<?xml version="1.0" encoding="utf-8"?>
<!--
/*******************************************************************************
 * (c) Copyright 2009-2015 Microsemi  SoC Products Group.  All rights reserved.
 *
 * SmartFusion2 System View Description v2.0.32
 *
 * SVN $Revision: 7407 $
 * SVN $Date: 2015-05-12 18:33:13 +0100 (Tue, 12 May 2015) $
 */
-->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
	<vendor>Microsemi</vendor>
	<name>M2Sxxx</name>
	<series>SmartFusion2</series>
	<version>2.0.32</version>
	<description>Microcontroller Subsystem (MSS)&#10; - Hard 166 MHz 32-Bit ARM Cortex-M3 Processor (r2p1)&#10;   Embedded Trace Macrocell (ETM)&#10;   Memory Protection Unit (MPU)&#10;   JTAG Debug (4 wires), SW Debug (SWD, 2wires), SW Viewer (SWV)&#10; - 64 KB Embedded SRAM (eSRAM)&#10; - Up to 512 KB Embedded Nonvolatile Memory (eNVM)&#10; - Triple Speed Ethernet (TSE) 10/100/1000 Mbps MAC&#10; - USB 2.0 High Speed On-The-Go (OTG) Controller with ULPI Interface&#10; - CAN Controller, 2.0B Compliant, Conforms to ISO11898-1&#10; - 2 Each: SPI, I2C, Multi-Mode UARTs (MMUART) Peripherals&#10; - Hardware Based Watchdog Timer&#10; - 1 General Purpose 64-Bit (or two 32-bit) Timer(s)&#10; - Real-Time Calendar/Counter (RTC)&#10; - DDR Bridge (4 Port Data R/W Buffering Bridge to DDR Memory) with 64-Bit AXI IF&#10; - 2 AHB/APB Interfaces to FPGA Fabric (master/slave capable)&#10; - 2 DMA Controllers to Offload Data Transactions from the Cortex-M3 Processor&#10; - 8-Channel Peripheral DMA (PDMA)&#10; - High Performance DMA (HPDMA)&#10;&#10;Clocking Resources&#10; - Clock Sources&#10;   Up to 2 High Precision 32 KHz to 20 MHz Main Crystal Oscillator&#10;   1 MHz Embedded RC Oscillator&#10;   50 MHz Embedded RC Oscillator&#10; - Up to 8 Clock Conditioning Circuits (CCCs)&#10;   Output Clock with 8 Output Phases&#10;   Frequency: Input 1 to 200 MHz, Output 20 to 400MHz&#10;&#10;High Speed Serial Interfaces&#10; - Up to 16 SERDES Lanes, Each Supporting:&#10;   XGXS/XAUI Extension (to implement a 10 Gbps (XGMII) Ethernet PHY interface)&#10;   Native SERDES Interface Facilitates Implementation of Serial RapidIO&#10;   PCI Express (PCIe) Endpoint Controller&#10;&#10;High Speed Memory Interfaces&#10; - Up to 2 High Speed DDRx Memory Controllers&#10;   MSS DDR (MDDR) and Fabric DDR (FDDR) Controllers&#10;   Supports LPDDR/DDR2/DDR3&#10;   Maximum 333 MHz Clock Rate&#10;   SECDED Enable/Disable Feature&#10;   Supports Various DRAM Bus Width Modes, x16, x18, x32, x36&#10; - SDRAM Support</description>
	<cpu>
		<name>CM3</name>
		<revision>r2p1</revision>
		<endian>little</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
	<access>read-write</access>
	<peripherals>
		<peripheral>
			<name>System_Registers</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40038000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2B4</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>MSSDDR_PLL_LOCK_INT</name>
				<value>22</value>
			</interrupt>
			<interrupt>
				<name>MSSDDR_PLL_LOCKLOST_INT</name>
				<value>23</value>
			</interrupt>
			<interrupt>
				<name>SW_ERRORINTERRUPT</name>
				<value>24</value>
			</interrupt>
			<interrupt>
				<name>CACHE_ERRINTR</name>
				<value>25</value>
			</interrupt>
			<interrupt>
				<name>DDRB_INTR</name>
				<value>26</value>
			</interrupt>
			<interrupt>
				<name>ECCINTR</name>
				<value>29</value>
			</interrupt>
			<interrupt>
				<name>MDDR_IO_CALIB_INT</name>
				<value>30</value>
			</interrupt>
			<interrupt>
				<name>FAB_PLL_LOCK_INT</name>
				<value>31</value>
			</interrupt>
			<interrupt>
				<name>FAB_PLL_LOCKLOST_INT</name>
				<value>32</value>
			</interrupt>
			<interrupt>
				<name>FIC64_INT</name>
				<value>33</value>
			</interrupt>
			<registers>
				<register>
					<name>ESRAM_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_CC_ESRAMFWREMAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SW_CC_ESRAM1FWREMAP</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM_MAX_LAT_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_MAX_LAT_ESRAM0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SW_MAX_LAT_ESRAM1</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_CC_DDRFWREMAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_ENVMREMAPSIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>NV_FREQRNG</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>NV_DPD0</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NV_DPD1</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENVM_PERSIST</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENVM_SENSE_ON</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM_REMAP_BASE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_ENVMREMAPENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SW_ENVMREMAPBASE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM_REMAP_FAB_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_ENVMFABREMAPENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SW_ENVMFABREMAPBASE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_CACHE_ENB</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_SBUS_WR_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_CACHE_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_REGION_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_CACHE_REGION</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_LOCK_BASE_ADDR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_LOCK_BASEADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_FLUSH_INDX_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_FLUSH_INDEX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_BUF_TIMER_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_TIMER</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_NB_ADDR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_NB_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_NB_SIZE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_NB_SZ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_DS_WEN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_DS_REN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_HPD_WEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_HPD_REN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_SW_WEN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_SW_REN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_IDC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_BUF_SZ</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_DS_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DDR_HPD_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DDR_SW_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DDR_IDC_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EDAC_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MASTER_WEIGHT0_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_WEIGHT_IC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_S</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_GIGE</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_FAB_0</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_FAB_1</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_PDMA</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MASTER_WEIGHT1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_WEIGHT_HPDMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_USB</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SW_WEIGHT_G</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFT_IRQ_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SOFTINTERRUPT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFT_RESET_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ENVM0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENVM1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDMA_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMER_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMUART0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMUART1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>G4SPI0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>G4SPI1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COMBLK_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPGA_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HPDMA_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC32_0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC32_1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPOUT_7_0_SOFT_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPOUT_15_8_SOFT_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPOUT_23_16_SOFT_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPOUT_31_24_SOFT_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MDDR_CTLR_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MDDR_FIC64_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>M3_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>STCALIB_25_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>26</bitWidth>
						</field>
						<field>
							<name>STCLK_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>M3_MPU_DISABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FAB_IF_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FAB0_AHB_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB1_AHB_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB0_AHB_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB1_AHB_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SW_FIC_REG_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LOOPBACK_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_MMUARTLOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_SPILOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_I2CLOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIOLOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_SYSRESET_SEL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_GPIO_7_0_SYSRESET_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_15_8_SYSRESET_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_23_16_SYSRESET_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_31_24_SYSRESET_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIN_SRC_SEL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_GPINSOURCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MDDR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MDDR_CONFIG_LOCAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SDR_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>F_AXI_AHB_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PHY_SELF_REF_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_IO_INPUT_SEL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USB_IO_INPUT_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERIPH_CLK_MUX_SEL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SPI0_SCK_FAB_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPI1_SCK_FAB_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRACECLK_DIV2_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>G4_TESTWDOGENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>G4_TESTWDOGMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MDDR_IO_CALIB_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>NCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CALIB_TRIM</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_START</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPARE_OUT_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_SPARE_OUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EDAC_IRQ_ENABLE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM0_EDAC_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_1E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_2E_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MDDR_ECC_INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USB_UTMI_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_DDR_SELECT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM_PIPELINE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM_PIPELINE_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSS_IRQ_ENABLE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_INTERRUPT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>CC_INTERRUPT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDRB_INTERRUPT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RTC_WAKEUP_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RTC_WAKEUP_M3_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTC_WAKEUP_FAB_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTC_WAKEUP_G4C_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ETH_LINE_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ETH_PHY_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RGMII_TXC_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_PLL_STATUS_LOW_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FACC_PLL_DIVR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_DIVF</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_DIVQ</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_RANGE</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_LOCKWIN</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_LOCKCNT</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_PLL_STATUS_HIGH_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FACC_PLL_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_MODE_1V2</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_MODE_3V3</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_FSE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_SSE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_SSMD</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FACC_PLL_SSMF</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_FACC1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DIVISOR_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>APB0_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>APB1_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDR_CLK_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FCLK_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_GLMUX_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC32_0_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FIC32_1_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FIC64_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>BASE_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PERSIST_CC</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONTROLLER_PLL_INIT</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_FAB_REF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_FACC2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RTC_CLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FACC_SRC_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_PRE_SRC_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_STANDBY_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_25_50MHZ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_1MHZ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_CLK_ENVM_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_XTAL_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_XTAL_RTC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PLL_LOCK_EN_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MPLL_LOCK_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MPLL_LOCK_LOST_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCK_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCK_LOST_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_CLK_CALIB_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FAB_CALIB_START</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PLL_DELAY_LINE_SEL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_REF_DEL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PLL_FB_DEL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_STAT_CLRONRD_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_STAT_CLRONRD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RESET_SOURCE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PO_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONTROLLER_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONTROLLER_M3_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOFT_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOCKUP_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDOG_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USER_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USER_M3_RESET_DETECT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_ERRRSPADDRD_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_DC_ERR_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_ERRRSPADDRI_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_IC_ERR_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_ERRRSPADDRS_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_SB_ERR_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_ECCERRINDXADR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_DECC_ERR_1E_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DECC_ERR_2E_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_IC_MISS_CNTR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_IC_MISS_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_IC_HIT_CNTR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_IC_HIT_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_DC_MISS_CNTR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_DC_MISS_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_DC_HIT_CNTR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_DC_HIT_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_IC_TRANS_CNTR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_IC_TRANS_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_DC_TRANS_CNTR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_DC_TRANS_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_DS_ERR_ADR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_DS_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_HPD_ERR_ADR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_HPD_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_SW_ERR_ADR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_SW_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_BUF_EMPTY_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_DS_WBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_DS_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_SW_WBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_SW_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_HPD_WBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_HPD_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_IDC_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_DSBL_DN_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_DS_WDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_DS_RDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_SW_WDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_SW_RDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_HPD_WDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_HPD_RDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRB_IDC_DSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM0_EDAC_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ESRAM0_EDAC_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM1_EDAC_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM1_EDAC_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ESRAM1_EDAC_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CC_EDAC_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_EDAC_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_EDAC_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_EDAC_TX_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_EDAC_TX_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MAC_EDAC_TX_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_EDAC_RX_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_EDAC_RX_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MAC_EDAC_RX_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EDAC_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USB_EDAC_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>USB_EDAC_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CAN_EDAC_CNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CAN_EDAC_CNT_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CAN_EDAC_CNT_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM0_EDAC_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ESRAM0_EDAC_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ESRAM1_EDAC_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM1_EDAC_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ESRAM1_EDAC_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_EDAC_RX_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_EDAC_RX_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MAC_EDAC_RX_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_EDAC_TX_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_EDAC_TX_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MAC_EDAC_TX_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>10</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CAN_EDAC_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CAN_EDAC_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CAN_EDAC_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EDAC_ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USB_EDAC_1E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>USB_EDAC_2E_AD</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MM0_1_2_SECURITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MM0_1_2_MS0_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS0_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS1_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS1_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS2_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS2_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS3_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS3_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS6_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM0_1_2_MS6_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MM4_5_FIC64_SECURITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MM4_5_FIC64_MS0_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS0_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS1_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS1_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS2_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS2_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS3_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS3_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS6_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM4_5_FIC64_MS6_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MM3_6_7_8_SECURITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MM3_6_7_8_MS0_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS0_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS1_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS1_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS2_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS2_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS3_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS3_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS6_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM3_6_7_8_MS6_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MM9_SECURITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MM9_MS0_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS0_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS1_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS1_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS2_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS2_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS3_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS3_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS6_ALLOWED_R</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MM9_MS6_ALLOWED_W</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>M3_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CURRPRI</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ETM_COUNT_LOW</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ETMCOUNT_31_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ETM_COUNT_HIGH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ETMCOUNT_47_32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ETMINTNUM</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ETMINTSTAT</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DEVICE_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CORE_UP_SYNC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VIRGIN_PART</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FF_IN_PROGRESS_SYNC</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WATCHDOG_FREEZE_SYNC</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FLASH_VALID_SYNC</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>M3_DISABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>M3_DEBUG_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM_PROTECT_USER</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>NVM0_LOWER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_LOWER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_LOWER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_LOWER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_UPPER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_UPPER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_UPPER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0_UPPER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_LOWER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_LOWER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_LOWER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_LOWER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_UPPER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_UPPER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_UPPER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1_UPPER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>G4C_ENVM_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CODE_SHADOW_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEVICE_VERSION</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>IDP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>IDV</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_PLL_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FACC_PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FAB_PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MPLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RCOSC_DIV2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>POWERDN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPI_CARKIT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ENVM_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>SPARE_IN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_SPARE_IN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRB_DEBUG_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MDDR_IO_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CALIB_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CALIB_NCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CALIB_PCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CALIB_NCOMP</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CALIB_PCOMP</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MSSDDR_CLK_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FAB_CALIB_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOGLOAD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>G4_TESTWDOGLOAD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>26</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOGMVRP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>G4_TESTWDOGMVRP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USERCONFIG0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REG0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USERCONFIG1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REG1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USERCONFIG2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REG2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USERCONFIG3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REG3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FAB_PROT_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_PROTREGIONSIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FAB_PROT_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_PROTREGIONBASE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSS_GPIO_DEF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_GPIO_7_0_DEF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_15_8_DEF</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_23_16_DEF</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_GPIO_31_24_DEF</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EDAC_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM0_EDAC_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSS_INTERNAL_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MPLL_LOCK_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MPLL_LOCKLOST_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCK_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCKLOST_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MDDR_IO_CALIB_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MDDR_ECC_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC64_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSS_EXTERNAL_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SW_ERRORSTATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>DDRB_RDWR_ERR_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>DDRB_DS_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_SW_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_HPD_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_LCKOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_LOCK_MID</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_HRESP_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOGTIMEOUTEVENT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WDOGTIMEOUTEVENT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_MSS_COUNTERS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_IC_MISS_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_IC_HIT_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_DC_MISS_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_DC_HIT_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_IC_TRANS_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_DC_TRANS_CNTCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLR_EDAC_COUNTERS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ESRAM0_EDAC_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM0_EDAC_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ESRAM1_EDAC_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_EDAC_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_TX_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAC_EDAC_RX_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>USB_EDAC_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_CNTCLR_1E</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_EDAC_CNTCLR_2E</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FLUSH_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CC_FLUSH_CACHE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CC_FLUSH_CHLINE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_FLSHDS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_FLSHHPD</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_FLSHSW</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_INVALID_DS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_INVALID_SW</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_INVALID_HPD</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRB_INVALID_IDC</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAC_STAT_CLR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAC_STAT_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_0_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_0</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_0</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_0</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_1_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_1</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_1</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_1</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_2_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_2</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_2</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_2</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_3_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_3</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_3</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_3</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_3</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_4_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_4</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_4</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_4</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_4</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_5_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_5</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_5</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_5</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_5</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_5</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_5</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_6_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_6</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_6</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_6</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_6</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_6</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_6</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_7_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_7</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_7</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_7</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_7</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_7</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_8_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_8</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_8</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_8</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_8</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_8</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_9_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_9</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_9</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_9</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_9</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_9</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_9</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_10_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_10</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_10</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_10</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_10</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_10</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_10</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_11_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_11</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_11</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_11</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_11</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_11</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_12_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_12</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_12</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_12</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_12</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_12</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_13_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_13</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_13</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_13</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_13</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_13</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_13</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_14_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_14</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_14</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_14</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_14</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_14</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_14</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_15_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1EC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_15</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_15</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_15</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_15</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_15</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_16_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1F0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_16</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_16</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_16</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_16</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_16</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_16</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_17_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1F4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_17</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_17</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_17</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_17</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_17</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_17</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_18_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1F8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_18</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_18</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_18</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_18</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_18</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_18</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_19_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_19</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_19</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_19</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_19</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_19</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_19</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_20_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_20</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_20</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_20</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_20</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_20</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_20</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_21_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_21</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_21</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_21</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_21</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_21</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_21</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_22_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x208</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_22</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_22</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_22</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_22</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_22</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_22</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_23_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_23</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_23</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_23</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_23</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_23</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_23</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_24_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x210</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_24</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_24</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_24</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_24</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_24</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_24</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_25_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x214</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_25</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_25</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_25</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_25</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_25</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_25</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_26_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x218</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_26</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_26</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_26</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_26</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_26</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_26</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_27_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x21C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_27</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_27</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_27</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_27</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_27</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_27</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_28_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x220</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_28</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_28</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_28</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_28</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_28</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_28</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_29_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x224</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_29</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_29</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_29</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_29</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_29</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_29</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_30_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x228</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_30</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_30</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_30</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_30</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_30</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_30</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_31_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x22C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_31</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_31</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_31</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_31</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_31</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_31</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_32_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x230</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_32</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_32</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_32</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_32</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_32</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_33_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x234</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_33</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_33</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_33</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_33</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_33</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_33</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_34_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x238</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_34</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_34</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_34</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_34</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_34</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_34</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_35_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x23C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_35</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_35</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_35</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_35</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_35</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_35</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_36_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x240</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_36</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_36</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_36</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_36</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_36</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_36</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_37_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x244</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_37</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_37</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_37</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_37</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_37</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_37</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_38_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x248</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_38</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_38</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_38</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_38</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_38</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_38</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_39_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_39</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_39</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_39</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_39</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_39</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_39</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_40_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x250</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_40</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_40</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_40</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_40</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_40</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_40</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_41_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x254</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_41</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_41</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_41</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_41</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_41</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_41</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_42_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x258</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_42</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_42</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_42</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_42</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_42</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_42</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_43_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x25C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_43</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_43</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_43</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_43</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_43</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_43</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_44_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x260</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_44</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_44</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_44</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_44</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_44</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_44</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_45_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x264</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_45</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_45</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_45</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_45</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_45</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_45</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_46_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x268</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_46</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_46</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_46</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_46</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_46</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_46</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_47_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x26C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_47</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_47</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_47</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_47</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_47</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_47</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_48_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x270</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_48</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_48</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_48</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_48</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_48</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_48</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_49_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x274</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_49</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_49</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_49</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_49</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_49</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_49</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_50_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x278</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_50</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_50</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_50</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_50</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_50</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_50</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_51_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x27C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_51</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_51</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_51</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_51</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_51</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_51</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_52_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_52</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_52</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_52</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_52</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_52</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_52</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_53_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_53</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_53</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_53</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_53</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_53</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_53</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_54_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_54</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_54</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_54</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_54</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_54</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_54</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_55_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_55</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_55</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_55</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_55</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_55</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_55</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IOMUXCELL_56_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MSS_IOMUXSEL0_56</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL1_56</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL2_56</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL3_56</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL4_56</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSS_IOMUXSEL5_56</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NVM_PROTECT_FACTORY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>NVM0F_LOWER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_LOWER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_LOWER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_LOWER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_UPPER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_UPPER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_UPPER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM0F_UPPER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_LOWER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_LOWER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_LOWER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_LOWER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_UPPER_M3ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_UPPER_FABRIC_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_UPPER_OTHERS_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NVM1F_UPPER_WRITE_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEVICE_STATUS_FIXED</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>G4_FACTORY_TEST_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M3_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAN_ALLOWED</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENVM1_PRESENT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENVM_BLOCK_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FIC32_1_DISABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MBIST_ES0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x29C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MBIST_ES0_ADDR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>MBIST_ES0_ADDR1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>MBIST_ES0_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MBIST_ES1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MBIST_ES1_ADDR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>MBIST_ES1_ADDR1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>MBIST_ES1_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MSDDR_PLL_STAUS_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_TEST_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>REDUNDANCY_ESRAM0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RED_ESRAM0_ADDR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>RED_ESRAM0_ADDR1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>REDUNDANCY_ESRAM1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RED_ESRAM1_ADDR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>RED_ESRAM1_ADDR1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDESIF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SERDESIF0_GEN2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDESIF1_GEN2</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>MDDR</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40020800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x44C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DDRC_DYN_SOFT_RESET_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_SOFT_RSTB</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_APB_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AXIRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DYN_REFRESH_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_REFRESH_TO_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_SELFREF_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_REFRESH_UPDATE_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RFC_MIN</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DYN_REFRESH_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_REFRESH_BURST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RFC_NOM_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DYN_POWERDOWN_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DEEPPOWERDOWN_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_POWERDOWN_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DYN_DEBUG_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DIS_DQ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_MODE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DATA_BUS_WIDTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_DDRC__MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_TEST_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_SDRAM</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_MOBILE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DDR3</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_BANK_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_ADDRMAP_BANK_B2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_BANK_B1</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_BANK_B0</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ECC_DATA_MASK_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CO_WU_RXDATA_MASK_INT_ECC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CO_WU_RXDATA_INT_ECC</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_COL_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B3</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B2</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_COL_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B10</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B9</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B8</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_COL_3_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_DEBUG_CR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B6</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_COL_B5</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_ROW_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B2_11</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B1</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B0</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ADDR_MAP_ROW_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B14</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_ADDRMAP_ROW_B13</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_INIT_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_SKIP_OCD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_FINAL_WAIT_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_PRE_OCD_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_CKE_RSTN_CYCLES_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DRAM_RSTN_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_PRE_CKE_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_CKE_RSTN_CYCLES_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_PRE_CKE_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_POST_CKE_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_INIT_MR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_MR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_INIT_EMR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_EMR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_INIT_EMR2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_EMR2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_INIT_EMR3_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_EMR3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_BANK_TIMING_PARAM_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_FAW</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RC</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_RD_WR_LATENCY_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_READ_LATENCY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_WRITE_LATENCY</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_RD_WR_PRE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_RD2PRE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_WR2PRE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_MR_TIMING_PARAM_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_MRD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_MOD</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_RAS_TIMING_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_RAS_MIN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RAS_MAX</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_RD_WR_TRNARND_TIME_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_WR2RD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_RD2WR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_T_PD_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_CKE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_XP</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DRAM_BANK_ACT_TIMING_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_RP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RRD</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_CCD</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_RCD</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ODT_PARAM_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_RANK0_RD_ODT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_RANK0_WR_ODT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_WR_ODT_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_RD_ODT_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ODT_PARAM_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_WR_ODT_BLOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_WR_ODT_HOLD</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_RD_ODT_HOLD</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_MODE_REG_RD_WR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_MR_TYPE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_MR_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_MR_WR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_MODE_REG_DATA_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_MR_DATA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_PWR_SAVE_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_CLOCK_STOP_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_POWERDOWN_TO_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_POST_SELFREF_GAP_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_PWR_SAVE_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_PAD_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DEEPPOWERDOWN_TO_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DIS_PAD_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ZQ_LONG_TIME_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_ZQ_LONG_NOP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ZQ_SHORT_TIME_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_ZQ_SHORT_NOP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_REFRESH_MARGIN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_T_ZQ_SHORT_INTERVAL_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_T_ZQ_SHORT_INTERVAL_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_PERF_PARAM_1_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_LPR_NUM_ENTRIES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_PAGECLOSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_RDWR_IDLE_GAP</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_BURST_RDWR</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_HPR_QUEUE_PARAM_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_HPR_XACT_RUN_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_HPR_MIN_NON_CRITICAL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_HPR_MAX_STARVE_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_HPR_QUEUE_PARAM_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_HPR_MAX_STARVE_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LPR_QUEUE_PARAM_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_LPR_XACT_RUN_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_LPR_MIN_NON_CRITICAL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_LPR_MAX_STARVE_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LPR_QUEUE_PARAM_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_LPR_MAX_STARVE_X32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_WR_QUEUE_PARAM_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_W_XACT_RUN_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_W_MIN_NON_CRITICAL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_PERF_PARAM_2_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_FORCE_LOW_PRI_N</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_PREFER_WRITE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_GO2CRITICAL_HYSTERESIS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_BURST_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_BURSTCHOP</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_PERF_PARAM_3_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_EN_2T_TIMING_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_RDDATA_EN_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_T_RDDATA_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_MIN_CTRLUPD_TIMING_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_T_CTRLUP_MIN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_MAX_CTRLUPD_TIMING_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_T_CTRLUP_MAX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_WR_LVL_CONTROL_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_WRLVL_WW</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_WRLVL_MAX_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_WR_LVL_CONTROL_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_WRLVL_MAX_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_WR_LEVEL_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_T_WLMRD</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_RD_LVL_CONTROL_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_RDLVL_RR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_RDLVL_MAX_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_RD_LVL_CONTROL_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_RDLVL_MAX_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_RD_DQS_GATE_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_RD_DATA_EYE_TRAIN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DFI_CTRLUPD_TIME_INTERVAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_DDRC_DFI_T_CTRLUPD_INTERVAL_MAX_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>REG_DDRC_DFI_T_CTRLUPD_INTERVAL_MIN_X1024</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_AXI_FABRIC_PRI_ID_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PRIORITY_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PRIORITY_ENABLE_BIT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_MR_WR_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRC_REG_TWRLVL_MAX_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRC_REG_TRDLVL_MAX_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRC_CORE_REG_OPERATING_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_SINGLE_ERR_CNT_STATUS_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_SINGLE_ERR_CNT_STATUS_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_DOUBLE_ERR_CNT_STATUS_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_DOUBLE_ERR_CNT_STATUS_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_SYNDROME_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_SYNDROME_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_SYNDROME_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_SYNDROME_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_SYNDROME_SR5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_ADDRESS_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_ROW</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LUE_ADDRESS_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_COL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRC_REG_ECC_BANK</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_SYNDROME_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_SYNDROME_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_SYNDROME_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_SYNDROME_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_SYNDROME_SR5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_SYNDROMES</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_ADDRESS_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_ROW</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCE_ADDRESS_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_REG_ECC_COL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDRC_REG_ECC_BANK</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCB_NUMBER_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_LCB_BIT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCB_MASK_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_LCB_MASK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCB_MASK_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_LCB_MASK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCB_MASK_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_LCB_MASK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_LCB_MASK_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_LCB_MASK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ECC_INT_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_ECC_STATUS_SR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDRC_ECC_INT_CLR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDRC_ECC_INT_CLR_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ECC_OUTPUT_DATA_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ECC_OUTPUT_DATA_SR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_BIST_TEST_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_FORCE_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_BIST_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REG_PHY_BIST_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_AT_SPD_ATPG</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_BIST_TEST_ERRCLR_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_ERR_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_BIST_TEST_ERRCLR_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x208</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_ERR_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_BIST_TEST_ERRCLR_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_ERR_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_TEST_SHIFT_PATTERN_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x210</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_SHIFT_DQ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_TEST_SHIFT_PATTERN_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x214</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_SHIFT_DQ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_TEST_SHIFT_PATTERN_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x218</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BIST_SHIFT_DQ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_LOOPBACK_TEST_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x21C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_LOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BOARD_LOOPBACK_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x220</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_BOARD_LPBK_RX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_PHY_BOARD_LPBK_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CTRL_SLAVE_RATIO_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x224</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_CTRL_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CTRL_SLAVE_FORCE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x228</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_CTRL_SLAVE_FORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CTRL_SLAVE_DELAY_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x22C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_CTRL_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DATA_SLICE_IN_USE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x230</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DATA_SLICE_IN_USE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_LVL_NUM_OF_DQ0_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x234</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_NUM_OF_DQ0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REG_PHY_GATELVL_NUM_OF_DQ0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DQ_OFFSET_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x238</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DQ_OFFSET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DQ_OFFSET_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x23C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DQ_OFFSET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DQ_OFFSET_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x240</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DQ_OFFSET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DIS_CALIB_RST_Q</name>
					<description>No description provided for this register</description>
					<addressOffset>0x244</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DIS_CALIB_RST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DLL_LOCK_DIFF_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x248</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_DLL_LOCK_DIFF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_IN_DELAY_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_IN_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_IN_DELAY_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x250</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_IN_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_IN_DELAY_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x254</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_IN_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_IN_FORCE_Q</name>
					<description>No description provided for this register</description>
					<addressOffset>0x258</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_IN_FORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x25C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x260</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x264</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x268</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_FIFO_WE_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_GATELVL_INIT_MODE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x26C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_GATELVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_GATELVL_INIT_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x270</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_GATELVL_INIT_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_GATELVL_INIT_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x274</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_GATELVL_INIT_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_GATELVL_INIT_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x278</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_GATELVL_INIT_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_GATELVL_INIT_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x27C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_GATELVL_INIT_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_LOCAL_ODT_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_LOCAL_ODT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_WR_LOCAL_ODT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_IDLE_LOCAL_ODT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_INVERT_CLKOUT_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_INVERT_CLKOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DELAY_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DELAY_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DELAY_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_FORCE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_FORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x29C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DELAY_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DELAY_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DELAY_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_FORCE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_FORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DQS_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DELAY_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DELAY_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DELAY_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_FORCE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_FORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WR_DATA_SLAVE_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_INIT_MODE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2E8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_INIT_RATIO_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2EC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_INIT_RATIO_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2F0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_INIT_RATIO_CR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2F4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_INIT_RATIO_CR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2F8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_WRLVL_INIT_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_RD_RL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2FC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RD_RL_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_PHY_WR_RL_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_RDC_FIFO_RST_ERR_CNT_CLR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x300</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RDC_WE_TO_RE_DELAY_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x304</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RDC_WE_TO_RE_DELAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_USE_FIXED_RE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x308</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_USE_FIXED_RE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_USE_RANK0_DELAYS_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_USE_RANK0_DELAYS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_USE_LVL_TRNG_LEVEL_CTRL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x310</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_USE_RD_DATA_EYE_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_USE_RD_DQS_GATE_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_USE_WR_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_CONFIG_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x314</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_CMD_LATENCY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_CLK_STALL_LEVEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_BL2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_LPDDR1</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_PHY_DIS_PHY_CTRL_RSTN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_WR_GATE_LVL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x318</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_PHY_RDLVL_INC_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_PHY_WRLVL_INC_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>REG_PHY_GATELVL_INC_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DYN_RESET_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x31C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_LEVELLING_FAILURE_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x320</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_GATELVL_INC_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_REG_WRLVL_INC_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_REG_RDLVL_INC_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_ERROR_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x324</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_BIST_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_ERROR_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x328</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_BIST_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_BIST_ERROR_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x32C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_BIST_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQS_RATIO_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x330</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQS_RATIO_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x334</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQS_RATIO_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x338</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQS_RATIO_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x33C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQ_RATIO_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x340</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQ_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQ_RATIO_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x344</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQ_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQ_RATIO_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x348</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQ_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WRLVL_DQ_RATIO_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_WRLVL_DQ_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RDLVL_DQS_RATIO_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x350</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RDLVL_DQS_RATIO_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x354</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RDLVL_DQS_RATIO_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x358</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RDLVL_DQS_RATIO_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x35C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_DQS_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x360</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_FIFOWEIN_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x364</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_FIFOWEIN_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x368</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_RDLVL_FIFOWEIN_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_SR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x36C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_RDLVL_FIFOWEIN_RATIO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>REG_PHY_RDC_FIFO_RST_ERR_CNT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_MASTER_DLL_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x370</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_DLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_REG_STATUS_OF_IN_LOCK_STATE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DLL_SLAVE_VALUE_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x374</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_DLL_SLAVE_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DLL_SLAVE_VALUE_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x378</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_DLL_SLAVE_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_STATUS_OF_IN_DELAY_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x37C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_OF_IN_DELAY_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_STATUS_OF_IN_DELAY_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x380</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_OF_IN_DELAY_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_STATUS_OF_OUT_DELAY_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x384</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_OF_OUT_DELAY_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_STATUS_OF_OUT_DELAY_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x388</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_OF_OUT_DELAY_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_DLL_LOCK_AND_SLAVE_VAL_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_PHY_CTRL_DLL_SLAVE_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_REG_STATUS_PHY_CTRL_DLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CTRL_OUTPUT_FILTER_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x390</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_PHY_CTRL_OF_IN_DELAY_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_REG_STATUS_PHY_CTRL_OF_IN_LOCK_STATE</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DLL_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x398</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_STATUS_RD_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DLL_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x39C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_RD_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_RD_DQS_SLAVE_DLL_VAL_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_RD_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DLL_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DATA_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DLL_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DATA_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DATA_SLAVE_DLL_VAL_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DATA_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_DLL_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_FIFO_WE_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_DLL_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_FIFO_WE_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_FIFO_WE_SLAVE_DLL_VAL_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_FIFO_WE_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DLL_VAL_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DLL_VAL_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_WR_DQS_SLAVE_DLL_VAL_SR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_WR_DQS_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CTRL_SLAVE_DLL_VAL_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_REG_STATUS_PHY_CTRL_SLAVE_DLL_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_NB_ADDR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x400</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_NB_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_NBRWB_SIZE_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x404</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_NUBF_SZ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_WCB_SZ</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_BUF_TIMER_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x408</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_TIMER</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_HPD_SW_RW_EN_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M2_WEN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_M2_REN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_M1_WEN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_M1_REN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_HPD_SW_RW_INVAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x410</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_invalid_M2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_flshM2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_invalid_M1</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_flshM1</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_SW_WR_ERCLR_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x414</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M1_WR_ERCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_M2_WR_ERCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDR_FIC_LTO_CLR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_ERR_INT_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x418</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SYR_HPD_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYR_SW_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_NUM_AHB_MASTERS_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x41C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFG_NUM_AHB_MASTERS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_HPB_ERR_ADDR_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x420</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M1_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_HPB_ERR_ADDR_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x424</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M1_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_SW_ERR_ADDR_SR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x428</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M2_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_SW_ERR_ADDR_SR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x42C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M2_ERR_ADD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_HPD_SW_WRB_EMPTY_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x430</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M2_WBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M2_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M1_WBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M1_RBEMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_SW_HPB_LOCKOUT_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x434</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M1_RDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M1_WDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M2_RDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M2_WDSBL_DN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_LCKTOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_SW_HPD_WERR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x438</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_M2_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DDR_FIC_M1_WR_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_LOCK_TIMEOUTVAL_CR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x43C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_LOCK_TIMEOUT_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_LOCK_TIMEOUTVAL_CR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x440</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_LOCK_TIMEOUT_REG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_LOCK_TIMEOUT_EN_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x444</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_LOCK_TIMEOUT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DDR_FIC_RDWR_ERR_SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x448</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_FIC_CFG_RDWR_ERR_SR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_PCIE</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40028000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x318</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_PCIE_VID_DEVID</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_PRMSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CLASS_CODE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_BAR5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SUBSYSTEM_ID</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SERDES0_PCIE_DEVSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SERDES0_PCIE_LINKSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_TC_VC_MAPPING</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CAPTURED_BUS_DEVICE_NB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI_CTRL_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_LTSSM</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_POWER_MGT_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_PMSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AER_ECRC_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_VC1_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MAX_PAYLOAD_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CLKREQ</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ASPM_L0S_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ASPM_L1_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_TIMEOUT_COMPLETION</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_PM_DATA_SCALE0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_PM_DATA_SCALE1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_PM_DATA_SCALE2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_PM_DATA_SCALE3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_MSI7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ERROR_COUNTER0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ERROR_COUNTER1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ERROR_COUNTER2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ERROR_COUNTER3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CREDIT_ALLOCATION0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CREDIT_ALLOCATION1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CREDIT_ALLOCATION2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CREDIT_ALLOCATION3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_0_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_0_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_0_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_0_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_1_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_1_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_1_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_1_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_2_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_2_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_2_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_2_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_3_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_3_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_3_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_SLAVE_WINDOW_3_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_0_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_0_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_0_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_0_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_1_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_1_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_1_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_1_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_2_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_2_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_2_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_2_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_3_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_3_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_3_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_AXI_MASTER_WINDOW_3_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IMASK</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ISTATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ICMD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IRSTATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IMSIADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SLOTCAP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SLOTCSR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ROOTCSR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_WRITE_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_INFO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IO_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IO_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IO_WRITE_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_IO_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CFG_FBE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_PREFETCH_IO_WINDOW</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SERDES0_PCIE_DEV2SCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x230</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_SERDES0_PCIE_LINK2SCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x234</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_ASPM_L0S_GEN2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x260</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x300</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x304</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x308</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x310</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_PCIE_K_CNT_CONFIG5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x314</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_LANE_0</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40029000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_LANE0_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE0_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_LANE_1</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x20029400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_LANE1_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE1_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_LANE_2</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40029800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_LANE2_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE2_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_LANE_3</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40029C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_LANE3_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_LANE3_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_0_SYS_REG</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002A000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0xB4</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES0_SER_PLL_CONFIG_LOW</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_REF_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>PLL_FEEDBACK_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PLL_OUTPUT_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SER_PLL_CONFIG_HIGH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_FILTER_RANGE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKWIN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKCNT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_1V2</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_3V3</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_FSE</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SOFTRESET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_CTLR_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>XAUI_CTRL_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE2_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE3_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SER_INTERRUPT_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SPLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_CONFIG_AXI_AHB_BRIDGE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_AXI_AHB_SLAVE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_AXI_AHB_MASTER</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_CONFIG_ECC_INTR_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_PCIE_ECC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CFGR_PCIE_ECC_INTR_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PCIE_PM</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_SLOT_CONFIG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_PM_AUX_PWR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_L2_P2_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_TX_SWING</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PHY_MODE_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_PHY_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PHY_MODE_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_EPCS_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_LINKK2LANE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_REG_LANE_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PHY_MODE_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REXT_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PCIE_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_VENDOR_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_DEVICE_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PCIE_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_SUB_VENDOR_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_SUB_DEVICE_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PCIE_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_REV_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_CLASS_CODE</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_PCIE_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>K_BRIDGE_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>K_BRIDGE_EMPH</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>K_BRIDGE_SPEC_REV</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_BAR_SIZE_0_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_1</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_BAR_SIZE_2_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_2</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_3</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_3</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONFIG_BAR_SIZE_4_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_5</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_5</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SER_CLK_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SER_CLK_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABCALIBFAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_TEST_OUT_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TEST_OUT_READ_DATA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SER_INTERRUPT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_LOCK_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKLOST_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SERDESIF_INTR_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SERDESIF_INTR_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SER_CLK_CALIB_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABCALIBSTART</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_REFCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>LANE01_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LANE23_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_PCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_CORECLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PIPE_PCLKIN_LANE01_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PIPE_PCLKIN_LANE23_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_EPCS_RSTN_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABRIC_EPCS_RSTN_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CHIP_ENABLES</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>GEN2_SUPPORTED</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MBIST_CLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SERDES_TEST_OUT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SERDES_TEST_OUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_RC_OSC_SPLL_REFCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RC_OSC_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_SPREAD_SPECTRUM_CLK</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_SERDESIF_SSE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_SERDESIF_SSMD</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PLL_SERDESIF_SSMF</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_MSTR_WNDW_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_MSTR_WNDW_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_MSTR_WNDW_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_MSTR_WNDW_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_SLV_WNDW_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_SLV_WNDW_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_SLV_WNDW_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_CONF_AXI_SLV_WNDW_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_SYSREG_DESKEW_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DESKEW_PLL_REF_CLK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DESKEW_PLL_FDB_CLK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_DEBUG_MODE_KEY</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DEBUG_MODE_KEY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_ATSPEED_CLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ATSPEED_CLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES0_EXTRA_BITS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EXTRA_BITS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_PCIE</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002C000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x318</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_PCIE_VID_DEVID</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_PRMSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CLASS_CODE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_BAR5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SUBSYSTEM_ID</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SERDES1_PCIE_DEVSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SERDES1_PCIE_LINKSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_TC_VC_MAPPING</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CAPTURED_BUS_DEVICE_NB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI_CTRL_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_LTSSM</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_POWER_MGT_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_PMSCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AER_ECRC_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_VC1_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MAX_PAYLOAD_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CLKREQ</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ASPM_L0S_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ASPM_L1_CAPABILITY</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_TIMEOUT_COMPLETION</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_PM_DATA_SCALE0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_PM_DATA_SCALE1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_PM_DATA_SCALE2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_PM_DATA_SCALE3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_MSI7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ERROR_COUNTER0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ERROR_COUNTER1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ERROR_COUNTER2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ERROR_COUNTER3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CREDIT_ALLOCATION0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CREDIT_ALLOCATION1</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CREDIT_ALLOCATION2</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CREDIT_ALLOCATION3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_0_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_0_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_0_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_0_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_1_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_1_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_1_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_1_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_2_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_2_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_2_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_2_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_3_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_3_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_3_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_SLAVE_WINDOW_3_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_0_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_0_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_0_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_0_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_1_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_1_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_1_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_1_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_2_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_2_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_2_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_2_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_3_BASE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_3_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_3_LSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_AXI_MASTER_WINDOW_3_MSB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IMASK</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ISTATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ICMD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IRSTATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IMSIADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SLOTCAP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SLOTCSR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ROOTCSR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_WRITE_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_INFO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IO_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IO_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IO_WRITE_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_IO_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CFG_FBE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_PREFETCH_IO_WINDOW</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SERDES1_PCIE_DEV2SCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x230</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_SERDES1_PCIE_LINK2SCR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x234</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_ASPM_L0S_GEN2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x260</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x300</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x304</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x308</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x310</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_PCIE_K_CNT_CONFIG5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x314</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_LANE_0</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002D000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_LANE0_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE0_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_LANE_1</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002D400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_LANE1_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE1_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_LANE_2</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002D800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_LANE2_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE2_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_LANE_3</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002DC00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2BC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_LANE3_CR0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RXIDLE_MAX_ERRCNT_DEC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_IMPED_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PLL_F_PCLK_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PLL_M_N</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CNT250NS_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_CUT_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PST_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PRE_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ENDCALIB_MAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CALIB_STABILITY_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_POWER_DOWN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RX_OFFSET_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PLL_F_PCLK_RATIO_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PLL_M_N_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CNT250NS_MAX_5GBPS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PST_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PRE_RATIO_DEEMP0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PST_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PRE_RATIO_DEEMP1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN0_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN1_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN2_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN3_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN4_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN5_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN6_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN7_FULL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_AMP_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_CUT_RATIO_DEEMP0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_AMP_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_CUT_RATIO_DEEMP1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PST_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PRE_RATIO_DEEMP0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PST_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_PRE_RATIO_DEEMP1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN0_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN1_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN2_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN3_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN4_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN5_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN6_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_AMP_RATIO_MARGIN7_HALF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PMA_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_TX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RX_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RE_SWEEP_CENTER</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRR_14_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_DYN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_DYN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_DYN_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI1_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI1_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI1_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRP_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRA_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI2_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI2_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_ATXDRT_EI2_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_OVERRIDE_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRR_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRR_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRR_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRP_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRP_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRP_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x15C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRA_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRA_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRA_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRT_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRT_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_ATXDRT_20_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RXD_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_RXT_OFFSET_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_SCHMITT_TRIG_CALIB_RESULT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_RXD_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_RXT_OFFSET_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_FORCE_SCHMITT_TRIG_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERRCNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PHY_RESET_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PHY_POWER_OVERRIDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x19C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN55_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_63_56</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1BC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_71_64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_79_72</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CUSTOM_PATTERN_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1CC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PCS_LOOPBBACK_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_GEN1_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_GEN1_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_GEN2_TX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1DC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_GEN2_RX_PLL_CCP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_CDR_PLL_MANUAL_CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1E4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_UPDATE_SETTINGS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_FIRST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_7_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_15_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_23_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2A8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_31_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2AC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_39_32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_47_40</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_LANE3_PRBS_ERR_CYC_LAST_49_48</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2B8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>value</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SERDES_1_SYS_REG</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x4002E000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0xB4</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SERDES1_SER_PLL_CONFIG_LOW</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_REF_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>PLL_FEEDBACK_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PLL_OUTPUT_DIVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SER_PLL_CONFIG_HIGH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_FILTER_RANGE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKWIN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKCNT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_1V2</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_3V3</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_FSE</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SOFTRESET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_CTLR_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>XAUI_CTRL_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE0_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE1_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE2_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SERDES_LANE3_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SER_INTERRUPT_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SPLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_CONFIG_AXI_AHB_BRIDGE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_AXI_AHB_SLAVE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_AXI_AHB_MASTER</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_CONFIG_ECC_INTR_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_PCIE_ECC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CFGR_PCIE_ECC_INTR_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PCIE_PM</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGR_SLOT_CONFIG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_PM_AUX_PWR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_L2_P2_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGR_TX_SWING</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PHY_MODE_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_PHY_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PHY_MODE_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_EPCS_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_LINKK2LANE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_REG_LANE_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PHY_MODE_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_REXT_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PCIE_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_VENDOR_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_DEVICE_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PCIE_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_SUB_VENDOR_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_SUB_DEVICE_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PCIE_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_REV_ID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCIE_CLASS_CODE</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_PCIE_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>K_BRIDGE_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>K_BRIDGE_EMPH</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>K_BRIDGE_SPEC_REV</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_BAR_SIZE_0_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_1</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_BAR_SIZE_2_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_2</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_3</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_3</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONFIG_BAR_SIZE_4_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONFIG_BAR_CONTROL_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_CONTROL_5</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CONFIG_BAR_SIZE_5</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SER_CLK_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>FAB_PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SER_CLK_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABCALIBFAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_TEST_OUT_READ_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TEST_OUT_READ_DATA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SER_INTERRUPT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_LOCKLOST_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_LOCK_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SERDESIF_INTR_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SERDESIF_INTR_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_REFCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>LANE01_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LANE23_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_PCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCIE_CORECLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PIPE_PCLKIN_LANE01_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PIPE_PCLKIN_LANE23_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_EPCS_RSTN_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABRIC_EPCS_RSTN_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CHIP_ENABLES</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>GEN2_SUPPORTED</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MBIST_CLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SERDES_TEST_OUT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SERDES_TEST_OUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_RC_OSC_SPLL_REFCLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RC_OSC_REFCLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_SPREAD_SPECTRUM_CLK</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_SERDESIF_SSE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_SERDESIF_SSMD</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PLL_SERDESIF_SSMF</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_MSTR_WNDW_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_MSTR_WNDW_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_MSTR_WNDW_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_MSTR_WNDW_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_MSTR_WNDW_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_SLV_WNDW_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_SLV_WNDW_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_SLV_WNDW_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_CONF_AXI_SLV_WNDW_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CONF_AXI_SLV_WNDW_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_SYSREG_DESKEW_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DESKEW_PLL_REF_CLK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DESKEW_PLL_FDB_CLK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_DEBUG_MODE_KEY</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DEBUG_MODE_KEY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_ATSPEED_CLK_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ATSPEED_CLK_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SERDES1_EXTRA_BITS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EXTRA_BITS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
		  <name>MMUART_0</name>
		  <version>0.0.500</version>
		  <description>Multi-mode universal asynchronous/synchronous receiver/transmitter peripheral</description>
                  <groupName>MMUART</groupName>
		  <baseAddress>0x40000000</baseAddress>
		  <addressBlock>
		    <offset>0x0</offset>
		    <size>0x54</size>
		    <usage>registers</usage>
		  </addressBlock>
		  <interrupt>
		    <name>MMUART0_INTR</name>
		    <value>10</value>
		  </interrupt>
		  <registers>
		    <register>
		      <name>RBR</name>
		      <description>Receiver buffer register. This register holds the receive data bits for MMUART_x.
                          The default value is unknown since the register is loaded with data in the receive FIFO.
                          Bit 0 is the LSB and it is the first bit received. It may be configured as the MSB by configuring
                          the E_MSB_RX bit in the MM1. The divisor latch access bit (DLAB), bit 7 of LCR, must be 0 to read
                          this register. This register is read only. Writing to this register with the DLAB 0 changes the
                          transmit holding register (THR) register value.</description>
		      <addressOffset>0x0</addressOffset>
		      <size>8</size>
		    </register>
		    <register>
		      <name>THR</name>
		      <description>Transmit holding register. This register holds the data bits to be transmitted. Bit 0 is the LSB and is transmitted first. The MSB may be transmitted first, if it is configured with the E_MSB_TX bit in the MM1. The reset value is unknown since the register is loaded with data in the transmit FIFO. The DLAB, bit 7 of LCR, must be 0 to write to this register. This register is write only. Reading from this register with the DLAB 0 reads the RBR register value.</description>
		      <alternateRegister>RBR</alternateRegister>
		      <addressOffset>0x0</addressOffset>
		      <size>8</size>
		    </register>
		    <register>
		      <name>FCR</name>
		      <description>FIFO control register  </description>
		      <addressOffset>0x08</addressOffset>
		      <size>8</size>
		      <fields>
			<field>
			  <name>RX_TRIG</name>
			  <description>These bits are used to set the trigger level for the Rx FIFO interrupt. Rx FIFO trigger level (bytes) are:&#10; 0b00: 1 byte&#10; 0b01: 4 bytes&#10; 0b10: 8 bytes&#10; 0b11: 14 bytes</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>2</bitWidth>
			  <access>write-only</access>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>FIFO_1_Byte</name>
                              <description></description>
                              <value>0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>FIFO_4_Bytes</name>
                              <description></description>
                              <value>1</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>FIFO_8_Bytes</name>
                              <description></description>
                              <value>2</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>FIFO_14_Bytes</name>
                              <description></description>
                              <value>3</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>ENABLE_TXRDY_RXRDY</name>
			  <description>Software must always set this bit to 1 for efficient data transfer from transmit FIFO to PDMA.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			  <access>write-only</access>
			</field>
			<field>
			  <name>CLEAR_TX_FIFO</name>
			  <description>Clears all bytes in the Tx FIFO and resets its counter logic. The shift register is not cleared.&#10; 0: Disabled (default)&#10; 1: Enabled</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			  <access>write-only</access>
			</field>
			<field>
			  <name>CLEAR_RX_FIFO</name>
			  <description>Clears all bytes in Rx FIFO and resets counter logic. This shift register is not cleared.&#10; 0: Disabled (default)&#10; 1: Enabled</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			  <access>write-only</access>
			</field>
			<field>
			  <name>ENABLE_TX_RX_FIFO</name>
			  <description>It enables both the Tx and Rx FIFOs and is hardwired to 1, which means it is always enabled and cannot be changed.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			  <access>write-only</access>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>DLR</name>
		      <description>Divisor latch (LSB)  </description>
		      <alternateRegister>RBR</alternateRegister>
		      <addressOffset>0x0</addressOffset>
		      <size>8</size>
		      <fields>
			<field>
			  <name>DLR</name>
			  <description>This divisor latch LSB register (DLR) holds the LSB of the integer divisor value used to calculate the baud rate. The baud rate can be calculated using EQ 1, 2, 3, or 4.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>8</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>DMR</name>
		      <description>Divisor latch (MSB)  </description>
		      <addressOffset>0x04</addressOffset>
		      <size>8</size>
		      <fields>
			<field>
			  <name>DMR</name>
			  <description>This divisor latch MSB register (DMR) holds the MSB of the integer divisor value used to calculate the baud rate. The baud rate can be calculated using EQ 1, 2, 3, or 4.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>8</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>DFR</name>
		      <description>Divisor Fractional Register</description>
		      <addressOffset>0x3C</addressOffset>
		      <size>8</size>
                      <reset>0x0</reset>
		      <fields>
			<field>
			  <name>DFR</name>
			  <description>The fractional divisor register (DFR) is used to store the fractional divisor used to calculate the fractional baud rate value in 1/64th using EQ 5.
                          0x0: 0/64
                          0x1: 1/64
                          etc.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>6</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>IER</name>
		      <description>Interupt Enable Register</description>
		      <addressOffset>0x4</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
		      <fields>
			<field>
			  <name>ERBFI</name>
			  <description>Enables received data available interrupt</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ETBEI</name>
			  <description>Transmitter holding register empty interrupt enable</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ELSI</name>
			  <description>Receiver line status interrupt enable</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EDSSI</name>
			  <description>Modem status interrupt enable</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>IEM</name>
		      <description>Multi-mode interrupt enable register</description>
		      <addressOffset>0x24</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
		      <fields>
			<field>
			  <name>ERTOI</name>
			  <description>Enables receiver timeout interrupt</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ENACKI</name>
			  <description>Enables NACK interrupt</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EPID_PEI</name>
			  <description>Enables PID parity error interrupt</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ELINBI</name>
			  <description>Enables LIN break interrupt</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ELINSI</name>
			  <description>Enables the LIN sync detection interrupt</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>IIR</name>
		      <description>Interrupt identification register</description>
		      <addressOffset>0x08</addressOffset>
		      <size>8</size>
                      <resetValue>0x1</resetValue>
                      <access>read-only</access>
		      <fields>
			<field>
			  <name>IIR</name>
			  <description>Interrupt identification bits.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>4</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Receiver_Line_Status</name>
                              <description>Highest priority. Receiver line status interrupts due to overrun error, parity error, framing error, or break interrupt. Reading the line status register resets this interrupt.</description>
                              <value>#0110</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Receiver_Data_Available</name>
                              <description>Second priority. Receive data available interrupt modem status interrupt. Reading the receiver buffer register (RBR) or the FIFO drops below the trigger level resets this interrupt.</description>
                              <value>#0100</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Character_Timeout_Indication</name>
                              <description>Second priority. Character timeout indication interrupt occurs when no characters have been read from the Rx FIFO during the last four character times and there was at least one character in it during this time. Reading the RBR resets this interrupt.</description>
                              <value>#1100</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Transmitter_Holding_Register_Empty</name>
                              <description>Third priority. Transmit holding register empty interrupt. Reading the IIR or writing to the transmit holding register (THR) resets the interrupt.</description>
                              <value>#0010</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Modem_Status</name>
                              <description>Fourth priority. Modem status interrupt due to clear to send, data set ready, ring indicator, or data carrier detect being asserted. Reading the modem status register resets this interrupt.</description>
                              <value>#0000</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Multi_Mode_Interrupt</name>
                              <description>Fifth priority. Multi-mode interrupts can occur due to any of the interrupts mentioned in IIM. For more details refer to Table 12-15.</description>
                              <value>#0011</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>Mode</name>
			  <description>Always 0b11. Enables FIFO mode.</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>2</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>IIM</name>
		      <description>Multi-mode Interrupt identification register</description>
		      <addressOffset>0x28</addressOffset>
		      <size>8</size>
                      <resetValue>0x28</resetValue>
		      <fields>
			<field>
			  <name>RTOII</name>
			  <description>Receiver time-out (RTO) interrupt ID. RTO interrupt is asserted when RTO value is reached by the counter. It gets cleared when writing to the RTO register.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>NACKI</name>
			  <description>NACK interrupt is asserted when EERR bit is set in MM2. Reading the MM2 clears the interrupt.</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>PID_PEI</name>
			  <description>Protected identifier field (PID) parity error interrupt is generated when there is a mismatch in PID in LIN header, that is, when either the P0 or P1 bits in the incoming PID byte do not match the calculated P0 and P1 error.</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>LINBI</name>
			  <description>LIN break interrupt, set automatically when break length of 11.5 Tbits is detected. Reading the IIM register clears this interrupt.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>LINSI</name>
			  <description>LIN sync detection interrupt ID. This bit set when 5th falling edge is detected by the sync timer. It resets the FIFO address pointers so that the PID will be in the first location. Reading the IIM register clears this interrupt.</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>LCR</name>
		      <description>Line Control register</description>
		      <addressOffset>0x0C</addressOffset>
		      <size>8</size>
		      <fields>
			<field>
			  <name>WLS</name>
			  <description>Word length select</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>2</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Length_5_Bits</name>
                              <description></description>
                              <value>#00</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Length_6_Bits</name>
                              <description></description>
                              <value>#01</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Length_7_Bits</name>
                              <description></description>
                              <value>#10</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Length_8_Bits</name>
                              <description></description>
                              <value>#11</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>STB</name>
			  <description>Number of stop bits (STB)</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Stop_Bit_1</name>
                              <description>1 stop bit</description>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Stop_Bit_1_and_half</name>
                              <description>1 1/2 stop bits when WLS=00. The number of stop bits is 2 for all other cases not described above (STB=1 and WLS=01, 10, or 11).</description>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>PEN</name>
			  <description>Parity enable</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EPS</name>
			  <description>Even parity select</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Odd</name>
                              <description>Odd parity</description>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Even</name>
                              <description>Even parity</description>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>SP</name>
			  <description>Stick parity.
                          When stick parity is enabled, the parity is set according to bits [4:3] as follows:
                          11: 0 will be sent as a parity bit and checked when receiving.
                          01: 1 will be sent as a parity bit and checked when receiving.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>SB</name>
			  <description>Set break. Enabling this bit sets MMUART_x_TXD to 0. This does not have any effect on transmitter logic.</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>DLAB</name>
			  <description>Divisor latch access bit. Enables access to the divisor latch registers during read or write operation to address 0 and 1.</description>
			  <bitOffset>7</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>MCR</name>
		      <description>Modem Control register</description>
		      <addressOffset>0x10</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
		      <fields>
			<field>
			  <name>DTR</name>
			  <description>Data terminal ready (MMUART_x_DTR) output. Active Low</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Set_1</name>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Set_0</name>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>RTS</name>
			  <description>Controls the request to send (MMUART_x_RTS) signal. Active Low</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Set_1</name>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Set_0</name>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>OUT_1</name>
			  <description>Controls the output1 (OUT1) signal. Active Low</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Set_1</name>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Set_0</name>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>OUT_2</name>
			  <description>Controls the output2 (OUT2) signal. Active Low</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Set_1</name>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Set_0</name>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>Loopback</name>
			  <description>In the Loopback mode, MMUART_x_TXD is set to 1. The MMUART_x_RXD, MMUART_x_DSR, MMUART_x_CTS, MMUART_x_RI, and MMUART_x_DCD inputs are disconnected. The output of the transmitter shift register is looped back into the receiver shift register. The modem control outputs (MMUART_x_DTR, MMUART_x_RTS, MMUART_x_OUT1, and MMUART_x_OUT2) are connected internally to the modem control inputs, and the modem control output pins are set as 1. The transmitted data is immediately received, allowing Cortex-M3 processor to check the operation of the MMUART_x. The interrupts are operating in the Loopback mode.</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>RLoop</name>
			  <description>Remote loopback enable bits. In the Remote loopback mode, when a bit is received, it is sent directly out the transmit line, bypassing the transmitter block, and disabling the receiver.
In the Automatic echo mode, when a bit is received, it is sent directly out the transmit line, bypassing the transmitter block, while the receiver is still enabled.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>2</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Disabled</name>
                              <description></description>
                              <value>#00</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Enabled</name>
                              <description>Remote loopback enabled</description>
                              <value>#01</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Echo</name>
                              <description>Automatic echo enabled</description>
                              <value>#10</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>LSR</name>
		      <description>Line Status register</description>
		      <addressOffset>0x14</addressOffset>
		      <size>8</size>
                      <resetValue>0x60</resetValue>
                      <access>read-only</access>
		      <fields>
			<field>
			  <name>DR</name>
			  <description>Data ready (DR). Indicates when a data byte is received and stored in the receive buffer or the FIFO. DR is cleared to 0 when the Cortex-M3 processor reads the data from the receive buffer or the FIFO.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>OE</name>
			  <description>Overrun error (OE). Indicates that the new byte was received before the Cortex-M3 processor reads the byte from the receive buffer, and that the earlier data byte was destroyed. OE is cleared when the Cortex-M3 processor reads the LSR. If the data continues to fill the FIFO beyond the trigger level, an overrun error occurs once the FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the FIFO.</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>PE</name>
			  <description>Parity error (PE). Indicates that the receive byte had a parity error. PE is cleared when the Cortex-M3 processor reads the LSR. This error is revealed to the Cortex-M3 processor when it is associated character is at the top of the FIFO.</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>FE</name>
			  <description>Framing error (FE). Indicates that the receive byte did not have a valid stop bit. FE is cleared when Cortex-M3 processor reads the LSR. The MMUART_x tries to resynchronize after a framing error. To do this, it assumes that the framing error was due to the next start bit, so it samples this start bit twice, and then starts receiving the data. This error is revealed to Cortex-M3 processor when it is associated character is at the top of the FIFO.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>BI</name>
			  <description>Break interrupt (BI). Indicates that the receive data is at 0 longer than a full word transmission time (start bit + data bits + parity + stop bits). BI is cleared when Cortex-M3 processor reads the line status register (LSR). This error is revealed to the Cortex-M3 processor when it is associated character is at the top of the FIFO. When break occurs, only one zero character is loaded into the FIFO.</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>THRE</name>
			  <description>Transmitter holding register empty (THRE). Indicates that the MMUART_x is ready to transmit a new data byte. THRE causes an interrupt to the Cortex-M3 processor when bit 1 (ETBEI) in the interrupt enable register is 1. This bit is set when the Tx FIFO is empty. It is cleared when at least one byte is written to the Tx FIFO.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>TEMT</name>
			  <description>Transmit empty (TEMT). This bit is set to 1 when both the transmitter FIFO and shift registers are empty.</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>FIER</name>
			  <description>This bit is set when there is at least one parity error, framing error, or break indication in the FIFO. FIER is cleared when Cortex-M3 processor reads the LSR, if there are no subsequent errors in the FIFO.</description>
			  <bitOffset>7</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>MSR</name>
		      <description>Modem Status register</description>
		      <addressOffset>0x18</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-only</access>
		      <fields>
			<field>
			  <name>DCTS</name>
			  <description>Delta clear to send (DCTS) indicator. Indicates that the CTSn input has changed state since the last time it was read by the Cortex-M3 processor.
Whenever bit 0, 1, 2, or 3 is set to 1, a modem status interrupt is generated.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>DDSR</name>
			  <description>Delta data set ready (DDSR) indicator. Indicates that the DSRn input has changed state since the last time it was read by the Cortex-M3 processor.
Whenever bit 0, 1, 2, or 3 is set to 1, a modem status interrupt is generated.</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>TERI</name>
			  <description>Trailing edge of ring indicator (TERI) detector. Indicates that RI input has changed from 0 to 1.
Whenever bit 0, 1, 2, or 3 is set to 1, a modem status interrupt is generated.</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>DDCD</name>
			  <description>Delta data carrier detect (DDCD) indicator. Indicates that DCD input has changed state.
Whenever bit 0, 1, 2, or 3 is set to 1, a modem status interrupt is generated.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>CTS</name>
			  <description>Clear to send (CTS) (MMUART_x_CTS). The complement of the CTS input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to DTR in the MCR.</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>DSR</name>
			  <description>Data set ready (DSR) (MMUART_x_DSR). The complement of the DSR input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to RTS in the MCR.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>RI</name>
			  <description>Ring indicator (RI) (MMUART_x_RI). The complement of the RI input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT1 in the MCR.</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>DCD</name>
			  <description>Data carrier detect (DCD) (MMUART_x_DCD).The complement of DCD input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT2 in the MCR.</description>
			  <bitOffset>7</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>SR</name>
		      <description>Scratch register. This register has no effect on MMUART_x operation.</description>
		      <addressOffset>0x1C</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		    </register>
		    <register>
		      <name>MM0</name>
		      <description>Multi-mode control register 0</description>
		      <addressOffset>0x30</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		      <fields>
			<field>
			  <name>ESYN</name>
			  <description>Enable synchronous operation. There are four types of Synchronous Operation modes that can be enabled.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>3</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Disabled</name>
                              <description>Disabled, that is, Asynchronous mode</description>
                              <value>#000</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Slave_Positive_Edge</name>
                              <description>Synchronous slave enabled, positive-edge clock</description>
                              <value>#001</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Slave_Negative_Edge</name>
                              <description>Synchronous slave enabled, negative-edge clock</description>
                              <value>#010</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Master_Positive_Edge</name>
                              <description>Synchronous master enabled, positive-edge clock</description>
                              <value>#011</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Master_Negative_Edge</name>
                              <description>Synchronous master enabled, negative-edge clock</description>
                              <value>#100</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>ELIN</name>
			  <description>Enable LIN header detection and automatic baud rate calculation.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ETTG</name>
			  <description>Enable transmitter time guard (TTG). The time guard value is determined by the TTG Register.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ERTO</name>
			  <description>Enable receiver timeout (RTO). Writing this bit enables the timeout and restarts the counter value. The timeout value is determined by the RTO register.</description>
			  <bitOffset>6</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EFBR</name>
			  <description>Enable fractional baud rate (FBR) mode.</description>
			  <bitOffset>7</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>MM1</name>
		      <description>Multi-mode control register 1</description>
		      <addressOffset>0x34</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		      <fields>
			<field>
			  <name>E_MSB_RX</name>
			  <description>LSB or MSB can be received first by configuring this bit. By default, the receiver buffer register's (RBR) bit 0 is the LSB, and is the first received bit. Bit 0 of the RBR may be configured as the last received bit, MSB.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>E_MSB_TX</name>
			  <description>LSB or MSB can be sent first by configuring this bit. By default, the "THR" bit 0 is the LSB, and is the first transmitted bit. Bit 0 of the THR may be configured as the last transmitted bit, MSB.</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EIRD</name>
			  <description>Enables RZI modulation/demodulation.</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EIRX</name>
			  <description>You can configure input polarity for RZI demodulation.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Active_Low</name>
                              <description>RZI input pulses are active Low, signifying a low NRZ value</description>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Active_High</name>
                              <description>RZI input pulses are active High, signifying a high NRZ value</description>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>EITX</name>
			  <description>You can configure output polarity for RZI modulation.</description>
			  <bitOffset>4</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Active_Low</name>
                              <description>RZI output pulses are active Low, signifying a low NRZ value</description>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Active_High</name>
                              <description>RZI output pulses are active High, signifying a high NRZ value</description>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
			<field>
			  <name>EITP</name>
			  <description>Output pulse width for RZI mod can be modified using this bit.</description>
			  <bitOffset>5</bitOffset>
			  <bitWidth>1</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Width_3_16</name>
                              <description>3/16th Tbit pulse width</description>
                              <value>#0</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Width_1_4</name>
                              <description>1/4th Tbit pulse width.</description>
                              <value>#1</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>MM2</name>
		      <description>Multi-mode control register 2</description>
		      <addressOffset>0x38</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		      <fields>
			<field>
			  <name>EERR</name>
			  <description>When the EERR bit is set, the receiver forces an error signal transmit out, if an incoming parity error is detected. Error signal (ACK/NACK) is sent during stop time enable.</description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EAFM</name>
			  <description>Enable automatic 9-bit address flag mode (EAFM). It should be noted that for enabling this bit it requires, the LCR should be in an 8-bit and stick parity (SP) bit configured to 0. If EAFM bit is disabled, the Rx FIFO is enabled by receiving all the bytes. When EAFM bit is enabled, the Rx FIFO is disabled until an address flag with matching address is received.</description>
			  <bitOffset>1</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>EAFC</name>
			  <description>Enable a flag clear (EAFC). When EAFM is enabled the Rx FIFO is disabled until another address flag with matching address is received. The bit gets cleared on write in multi-mode control registers 2.</description>
			  <bitOffset>2</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
			<field>
			  <name>ESWM</name>
			  <description>Enable single-wire, half-duplex mode.</description>
			  <bitOffset>3</bitOffset>
			  <bitWidth>1</bitWidth>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>GFR</name>
		      <description>Glitch filter register</description>
		      <addressOffset>0x44</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		      <fields>
			<field>
			  <name>GLR</name>
			  <description></description>
			  <bitOffset>0</bitOffset>
			  <bitWidth>3</bitWidth>
                          <enumeratedValues>
                            <enumeratedValue>
                              <name>Two_Flip_Flops_No_Spike</name>
                              <description>Two resynchronize flip-flops are used but there is no spike suppression.</description>
                              <value>#000</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_No_Spike</name>
                              <description>Three resynchronize flip-flops are used but there is no spike suppression.</description>
                              <value>#001</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_1_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 1 APB clock cycle suppression.</description>
                              <value>#010</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_2_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 2 APB clock cycle suppression.</description>
                              <value>#011</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_3_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 3 APB clock cycle suppression.</description>
                              <value>#100</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_4_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 4 APB clock cycle suppression.</description>
                              <value>#101</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_5_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 5 APB clock cycle suppression.</description>
                              <value>#110</value>
                            </enumeratedValue>
                            <enumeratedValue>
                              <name>Three_Flip_Flops_6_Cycle_Suppression</name>
                              <description>Three resynchronize flip-flops are used and it also causes 6 APB clock cycle suppression.</description>
                              <value>#111</value>
                            </enumeratedValue>
                          </enumeratedValues>
			</field>
		      </fields>
		    </register>
		    <register>
		      <name>TTG</name>
		      <description>Transmitter time guard register. If the transmitter time guard is enabled from the multi-mode control register 0 (MM0), the transmitter time guard value determines the amount of system clock cycles to wait between transmissions. The time guard equation is based on the baud rate bit time (Tbit) value as follows:
Tx Time Guard Value = TTG x Bit Time (Tbit)</description>
		      <addressOffset>0x48</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		    </register>
		    <register>
		      <name>RTO</name>
		      <description>Receiver time-tou receiver. Writing to the RTO register sets the counter value and enables, if the ERTO bit in the MM0 is enabled. You can configure the timeout value by writing into this register. The RTO counts when the Rx block input state is idle; is reset when a start condition occurs, and restarts counting upon returning to the idle state. When the RTO value is reached, the RTOII interrupt is set. Re-writing the RTO register clears the interrupt and sets the counter.
The receiver timeout value equation is based on the baud rate bit time (Tbit) as follows:
Rx Timeout Value = 4 x RTO x Bit Time (Tbit)</description>
		      <addressOffset>0x4C</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		    </register>
		    <register>
		      <name>ADR</name>
		      <description>Address register. The address register is used in 9-bit Address Flag mode. When an address flag is received on the 9th bit, and EAFM is set in MM2, the incoming data is checked against the address register. If a match occurs, the Rx FIFO is enabled.</description>
		      <addressOffset>0x50</addressOffset>
		      <size>8</size>
                      <resetValue>0x0</resetValue>
                      <access>read-write</access>
		    </register>
		  </registers>
		</peripheral>
		<peripheral derivedFrom="MMUART_0">
			<name>MMUART_1</name>
			<description>Multi-mode universal asynchronous/synchronous receiver/transmitter peripheral</description>
			<baseAddress>0x40010000</baseAddress>
			<interrupt>
				<name>MMUART1_INTR</name>
				<value>11</value>
			</interrupt>
		</peripheral>
		<peripheral>
			<name>GPIO</name>
			<version>0.0.500</version>
			<description>General-purpose IO peripheral</description>
			<baseAddress>0x40013000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x8C</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>GPIO_INT_0</name>
				<value>50</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_1</name>
				<value>51</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_2</name>
				<value>52</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_3</name>
				<value>53</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_4</name>
				<value>54</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_5</name>
				<value>55</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_6</name>
				<value>56</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_7</name>
				<value>57</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_8</name>
				<value>58</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_9</name>
				<value>59</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_10</name>
				<value>60</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_11</name>
				<value>61</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_12</name>
				<value>62</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_13</name>
				<value>63</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_14</name>
				<value>64</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_15</name>
				<value>65</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_16</name>
				<value>66</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_17</name>
				<value>67</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_18</name>
				<value>68</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_19</name>
				<value>69</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_20</name>
				<value>70</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_21</name>
				<value>71</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_22</name>
				<value>72</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_23</name>
				<value>73</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_24</name>
				<value>74</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_25</name>
				<value>75</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_26</name>
				<value>76</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_27</name>
				<value>77</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_28</name>
				<value>78</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_29</name>
				<value>79</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_30</name>
				<value>80</value>
			</interrupt>
			<interrupt>
				<name>GPIO_INT_31</name>
				<value>81</value>
			</interrupt>
			<registers>
				<register>
					<name>CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
                                        <dim>32</dim>
					<fields>
						<field>
							<name>EN_OUT</name>
							<description>Output Reg Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_IN</name>
							<description>Input Reg Enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_OE_BUF</name>
							<description>Output Buffer Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_INT</name>
							<description>Interrupt Enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TYPES_INT</name>
							<description>Interrupt Type</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
                                                        <enumeratedValues>
                                                          <enumeratedValue>
                                                            <name>Int_Level_High</name>
                                                            <value>0</value>
                                                            <description>Level High</description>
                                                          </enumeratedValue>
                                                          <enumeratedValue>
                                                            <name>Int_Level_Low</name>
                                                            <value>1</value>
                                                            <description>Level Low</description>
                                                          </enumeratedValue>
                                                          <enumeratedValue>
                                                            <name>Int_Edge_Positive</name>
                                                            <value>2</value>
                                                            <description>Edge Positive</description>
                                                          </enumeratedValue>
                                                          <enumeratedValue>
                                                            <name>Int_Edge_Negative</name>
                                                            <value>3</value>
                                                            <description>Edge_Negative</description>
                                                          </enumeratedValue>
                                                          <enumeratedValue>
                                                            <name>Int_Edge_Both</name>
                                                            <value>4</value>
                                                            <description>Edge Both</description>
                                                          </enumeratedValue>
                                                        </enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>INTR</name>
					<description>GPIO Interrupt register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>INT0</name>
							<description>Interrupt from GPIO_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT1</name>
							<description>Interrupt from GPIO_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT2</name>
							<description>Interrupt from GPIO_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT3</name>
							<description>Interrupt from GPIO_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT4</name>
							<description>Interrupt from GPIO_4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT5</name>
							<description>Interrupt from GPIO_5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT6</name>
							<description>Interrupt from GPIO_6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT7</name>
							<description>Interrupt from GPIO_7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT8</name>
							<description>Interrupt from GPIO_8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT9</name>
							<description>Interrupt from GPIO_9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT10</name>
							<description>Interrupt from GPIO_10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT11</name>
							<description>Interrupt from GPIO_11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT12</name>
							<description>Interrupt from GPIO_12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT13</name>
							<description>Interrupt from GPIO_13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT14</name>
							<description>Interrupt from GPIO_14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT15</name>
							<description>Interrupt from GPIO_15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT16</name>
							<description>Interrupt from GPIO_16</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT17</name>
							<description>Interrupt from GPIO_17</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT18</name>
							<description>Interrupt from GPIO_18</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT19</name>
							<description>Interrupt from GPIO_19</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT20</name>
							<description>Interrupt from GPIO_20</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT21</name>
							<description>Interrupt from GPIO_21</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT22</name>
							<description>Interrupt from GPIO_22</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT23</name>
							<description>Interrupt from GPIO_23</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT24</name>
							<description>Interrupt from GPIO_24</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT25</name>
							<description>Interrupt from GPIO_25</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT26</name>
							<description>Interrupt from GPIO_26</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT27</name>
							<description>Interrupt from GPIO_27</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT28</name>
							<description>Interrupt from GPIO_28</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT29</name>
							<description>Interrupt from GPIO_29</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT30</name>
							<description>Interrupt from GPIO_30</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT31</name>
							<description>Interrupt from GPIO_31</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIN</name>
					<description>GPIO input register - Read-only for input configured Ports</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>IN0</name>
							<description>Input from GPIO_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN1</name>
							<description>Input from GPIO_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN2</name>
							<description>Input from GPIO_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN3</name>
							<description>Input from GPIO_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN4</name>
							<description>Input from GPIO_4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN5</name>
							<description>Input from GPIO_5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN6</name>
							<description>Input from GPIO_6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN7</name>
							<description>Input from GPIO_7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN8</name>
							<description>Input from GPIO_8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN9</name>
							<description>Input from GPIO_9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN10</name>
							<description>Input from GPIO_10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN11</name>
							<description>Input from GPIO_11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN12</name>
							<description>Input from GPIO_12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN13</name>
							<description>Input from GPIO_13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN14</name>
							<description>Input from GPIO_14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN15</name>
							<description>Input from GPIO_15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN16</name>
							<description>Input from GPIO_16</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN17</name>
							<description>Input from GPIO_17</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN18</name>
							<description>Input from GPIO_18</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN19</name>
							<description>Input from GPIO_19</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN20</name>
							<description>Input from GPIO_20</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN21</name>
							<description>Input from GPIO_21</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN22</name>
							<description>Input from GPIO_22</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN23</name>
							<description>Input from GPIO_23</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN24</name>
							<description>Input from GPIO_24</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN25</name>
							<description>Input from GPIO_25</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN26</name>
							<description>Input from GPIO_26</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN27</name>
							<description>Input from GPIO_27</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN28</name>
							<description>Input from GPIO_28</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN29</name>
							<description>Input from GPIO_29</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN30</name>
							<description>Input from GPIO_30</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IN31</name>
							<description>Input from GPIO_31</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPOUT</name>
					<description>GPIO Output register - Writeable/Readable for output configured ports. No action required for input configured ports.</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>OUT0</name>
							<description>Output from GPIO_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT1</name>
							<description>Output from GPIO_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT2</name>
							<description>Output from GPIO_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT3</name>
							<description>Output from GPIO_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT4</name>
							<description>Output from GPIO_4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT5</name>
							<description>Output from GPIO_5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT6</name>
							<description>Output from GPIO_6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT7</name>
							<description>Output from GPIO_7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT8</name>
							<description>Output from GPIO_8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT9</name>
							<description>Output from GPIO_9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT10</name>
							<description>Output from GPIO_10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT11</name>
							<description>Output from GPIO_11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT12</name>
							<description>Output from GPIO_12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT13</name>
							<description>Output from GPIO_13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT14</name>
							<description>Output from GPIO_14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT15</name>
							<description>Output from GPIO_15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT16</name>
							<description>Output from GPIO_16</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT17</name>
							<description>Output from GPIO_17</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT18</name>
							<description>Output from GPIO_18</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT19</name>
							<description>Output from GPIO_19</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT20</name>
							<description>Output from GPIO_20</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT21</name>
							<description>Output from GPIO_21</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT22</name>
							<description>Output from GPIO_22</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT23</name>
							<description>Output from GPIO_23</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT24</name>
							<description>Output from GPIO_24</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT25</name>
							<description>Output from GPIO_25</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT26</name>
							<description>Output from GPIO_26</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT27</name>
							<description>Output from GPIO_27</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT28</name>
							<description>Output from GPIO_28</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT29</name>
							<description>Output from GPIO_29</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT30</name>
							<description>Output from GPIO_30</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OUT31</name>
							<description>Output from GPIO_31</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>Watchdog</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40005000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x20</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>WDOGWAKEUPINT</name>
				<value>0</value>
			</interrupt>
			<registers>
				<register>
					<name>WDOG_VALUE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WDOGVALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_LOAD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WDOGLOAD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_MVRP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WDOGMVRP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_REFRESH</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WDOGREFRESH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DISABLE_KEY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>31</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WAKEUPINTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMEOUTINTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REFRESHSTATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>WDOG_RIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIMEOUTRS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WAKEUPRS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI_0</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40001000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x50</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPIINT0</name>
				<value>2</value>
			</interrupt>
			<registers>
				<register>
					<name>CONTROL</name>
					<description>Control register </description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RESET</name>
							<description>0: SPI is enabled&#10; 1: SPI is held in Power reset state.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OENOFF</name>
							<description>0: SPI output enable active as required&#10; 1: SPI output enable is not asserted. Allows multiple slaves to share a single slave select signal with a single master.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIGFIFO</name>
							<description>Alters FIFO depth when frame size is [4-8] bits.&#10; 0: FIFO depth is 4 frames.&#10; 1: FIFO depth is 32 frames when frame size is [9-16] bits FIFO depth is 16; and when frame size is [17-32] bits FIFO depth is 8.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLKMODE</name>
							<description>Specifies the methodology used to calculate the SPICLK divider.&#10; 0: SPICLK = 1 / (2 CLK_GEN + 1) where CLK_GEN = 0 to 15.&#10; 1: SPICLK = 1 / (2 * (CLK_GEN + 1)) where CLK_GEN = 0 to 255.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAMEURUN</name>
							<description>0: The under-runs are generated whenever a read is attempted from an empty transmit FIFO.&#10; 1: The under-run condition will be ignored for the complete frame, if the first data frame read resulted in a potential overflow; that is, the slave was not ready to transmit any data. If the first data frame is read from the FIFO and transmitted, an under-run will be generated, when the FIFO becomes empty for any of the remaining packet frames (that is, while SSEL is active). Master operation does not create a transmit FIFO under-run condition.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPS</name>
							<description>Defines slave select behavior.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPH</name>
							<description>Clock phase</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPO</name>
							<description>Clock polarity</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXRXDFCOUNT</name>
							<description>Number of data frames to be sent or received. Counts from 1.&#10; Maximum value is 64K.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>INTTXTURUN</name>
							<description>Interrupt on transmit the under-run&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRXOVRFLO</name>
							<description>Interrupt on receive overflow&#10; 0: Interrupt disable&#10; 1: Interrupt enabled</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTTXDATA</name>
							<description>Interrupt on transmit data&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRXDATA</name>
							<description>Interrupt on receive data&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFPRTL</name>
							<description>Transfer protocol&#10; Decode:&#10; 0b00: Motorola SPI&#10; 0b01: TI synchronous serial&#10; 0b10: National Semiconductor MICROWIRE&#10; 0b11: Reserved&#10; Note: The transfer protocol cannot be changed while the SPI is enabled.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>SPI implementation&#10; 0: Slave&#10; 1: Master (default)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Core enable&#10; 0: Disable (default)&#10; 1: Enable&#10; The core will not respond to external signals (SPI_X_DI,SPI_X_DO) until this bit is enabled. SPI_X_CLK is driven low and SPI_X_OEN and SPI_X_SS (slave select) are driven inactive.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXRXDF_SIZE</name>
					<description>Transmit and receive data frame size </description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXRXDFS</name>
							<description>Transmit and receive data size. Maximum value is 32. Number of bits shifted out and received per frame (count starts from 1).&#10; In National Semiconductor MICROWIRE mode, this is the number of shifts to be done after the control byte is sent.&#10; Note: This register must be set before SPI is enabled. Writes to this register are ignored after the SPI is enabled.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS</name>
					<description>Status register </description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ACTIVE</name>
							<description>SPI is still transmitting or receiving data.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SSEL</name>
							<description>Current state of SPI_X_SS[0]</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRAMESTART</name>
							<description>0: SPI output enable is active as required.&#10; 1: SPI output enable is not asserted. Allows multiple slaves to share a single slave select signal with a single master.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOEMPNXT</name>
							<description>Transmit FIFO empty on next read</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOEMP</name>
							<description>Transmit FIFO is empty</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFULNXT</name>
							<description>Transmit FIFO full on next write</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFUL</name>
							<description>Transmit FIFO is full</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMPNXT</name>
							<description>Receive FIFO empty on next read</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMP</name>
							<description>Receive FIFO empty</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOFULNXT</name>
							<description>Receive FIFO full on next write</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOFUL</name>
							<description>Receive FIFO is full</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXUNDERRUN</name>
							<description>No data available for transmission. The channel cannot read data from the transmit FIFO because the transmit FIFO is empty. Certainly this can only be raised in Slave mode because the master will not attempt to transmit unless there is data in FIFO.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXOVERFLOW</name>
							<description>Channel is unable to write to receive FIFO as it is full. Applies to Master and Slave modes.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXDATRCED</name>
							<description>When set, it indicates that the number of frames specified by TxRXDFCOUNT has been received and can be read. Applies to Master and Slave modes.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDATSENT</name>
							<description>When set, it indicates that the numbers of frames specified by TxRXDFCOUNT has been sent. Applies to Master and Slave modes.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_CLEAR</name>
					<description>Interrupt clear register </description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Write one to clear the interrupt</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Write one to clear the interrupt</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXCHUNDRUN</name>
							<description>Transmit channel under-run</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>RXCHOVRFLW</name>
							<description>Receive channel over flow</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>RXRDYCLR</name>
							<description>Clears receive ready (RX_RDY)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>TXDONECLR</name>
							<description>Clears transmit done (TX_DONE)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_DATA</name>
					<description>Receive data register </description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RXDATA</name>
							<description>Received data. Reading this clears the register of the received data.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_DATA</name>
					<description>Transmit data register </description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXDATA</name>
							<description>Data to be transmitted. Writing to this clears the last data transmitted.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CLK_GEN</name>
					<description>Output clock generator (Master mode) </description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CLK_GEN</name>
							<description>Specifies the methodology used to calculate the SPICLK divider.&#10; CLK_MODE = 0: SPICLK = 1 / (2^(CLK_GEN + 1)) where CLK_GEN = 0 to 15.&#10; CLK_MODE = 1: SPICLK = 1 / (2 * CLK_GEN + 1) where CLK_GEN = 0 to 255.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SLAVE_SELECT</name>
					<description>Specifies slave selected (Master mode) </description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SLAVESELECT</name>
							<description>Specifies the slave selected. Writing one to a bit position selects the corresponding slave.&#10; SLAVESELECT[7:1] are available at the FPGA fabric interface, while SLAVESELECT[0] is available at the SPI_X_SS[0] pin.&#10; Note: The slave select output signal is active low.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MIS</name>
					<description>Masked interrupt status </description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Equals RIS[5] and CONTROL2[5]. When this is high, the interrupt is active.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Equals RIS[4] and CONTROL2[4]. When this is high, the interrupt is active.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXCHUNDDMSKINT</name>
							<description>Masked interrupt status. Reading this returns interrupt status.&#10; Masked interrupt status = Raw interrupt status and interrupt mask (Control Register).&#10; MIS = RIS and CONTROL[7:4].&#10; Masked status of transmit channel under-run TXCHUNDMSKINT=TXCHUNDRINT and INTTXUNRRUN</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCHOVRFMSKINT</name>
							<description>Masked status of receive channel overflow.&#10; RXCHOVRFMSKINT = RXCHOVRFINT and INTRXOVRFLO</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXRDYMSKINT</name>
							<description>Masked status of receive data ready (data received in FIFO).&#10; RXRDYMSKINT = RXRDY and INTTXDATA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDONEMSKINT</name>
							<description>Masked status of transmit done (data shifted out)&#10; TXDONEMSKINT = TXDONE and INTRXDATA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RIS</name>
					<description>Raw interrupt status </description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Indicates that SPI_X_SS[x] has gone inactive.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Indicates that the number of frames set by the CMDSIZE register has been received as a single packet of frames (SPI_X_SS[x] held active).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXCHUNDR</name>
							<description>RAW interrupt status. Reading this returns raw interrupt status.&#10; Raw status of transmit channel under-run</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCHOVRF</name>
							<description>Raw status of receive channel overflow</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXRDY</name>
							<description>Receive data ready (data received in FIFO)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDONE</name>
							<description>Raw status of transmit done (data shifted out)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CONTROL2</name>
					<description>Control bits for enhanced modes </description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>INTEN_SSEND</name>
							<description>Indicates that SPI_X_SS[x] has gone inactive.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTEN_CMD</name>
							<description>Indicates that the number of frames set by the CMDSIZE register have been received as a single packet of frames (SPI_X_SS[x] held active).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DISFRMCNT</name>
							<description>0: The internal frame counter is active. When the counter reaches the programmed limit, it will pause the current SPI transfer inserting idle cycles and generate the appropriate interrupts.&#10; 1: The internal frame counter is not active.The core transmits data until the transmit FIFO empties. The FRAMECNT (CONTROL register) should also be programmed to zero.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOPOLL</name>
							<description>0: No effect&#10; 1: The first receive frame after SPI_X_SS[0] is active. It is discarded (not written to the FIFO) and supports the POLL function.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSTATUS</name>
							<description>0: No effect&#10; 1: The first transmitted frame (Slave mode) contains the hardware status, not data from the transmit FIFO.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMMAND</name>
					<description>Command register </description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXNOW</name>
							<description>0: No effect&#10; 1: Writing one clears the TxBUSY bit in Slave mode immediately rather than waiting for PKTSIZE frames to be available, telling the master that there is data available. This is intended to use when less than the programmed PKTSIZE data frames are being transmitted, removing the requirement to transmit PKTSIZE frames. This bit stays set until the first data frame is transmitted.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSTALL</name>
							<description>0: No effect&#10; 1: Writing one will cause the master to delay transmission until the transmit FIFO contains the number of frames specified by the PKTSIZE register. This guarantee that the frames are transmitted with no idle cycles or time gaps between them. This bit will be automatically cleared as soon as the core starts transmitting the frames.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLRFRAMECNT</name>
							<description>0: No effect&#10; 1: Writing one clears the internal frame counter. This bit always reads as zero. The counter is also cleared when the core is disabled, CTL1, or CTL2 are written (that is, the frame count limit changed).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFIFORST</name>
							<description>0: No effect&#10; 1: Writing one resets the Tx FIFO. This bit always reads as zero.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIFORST</name>
							<description>0: No effect&#10; Writing one resets the Rx FIFO. This bit always reads as zero.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOEMPTY</name>
							<description>0: No effect&#10; 1: Writing one causes the SPI core to automatically discard any further received data until the number of frames requested in the FRAMECNT register has been received or (in Slave mode) SSEL goes inactive. This bit will stay set until all the frames are complete or it is cleared.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOFILL</name>
							<description>0: No effect&#10; 1: Writing one causes the SPI core to automatically fill the transmit FIFO with zeros to match the number of frames requested in the FRAMECNT register. Typically, the five command bytes must be written to the TxDATA register and then this bit must be set. Data can be read from the receive FIFO until the complete set of frames has been read. This bit will stay set until all the frames are complete or it is cleared.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PKTSIZE</name>
					<description>Packet size </description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PKTSIZE</name>
							<description>Sets the size of the SPI CMD/data frame. PKTSIZE cannot be greater than the FIFO size.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMD_SIZE</name>
					<description>Command size </description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CMDSIZE</name>
							<description>Number of frames after SPI_SS[0] going active that the CMD interrupt should be generated.&#10; Note: This controls the RxCMD interrupt. The internal counters count frames from SPI_SS[0] going low. It automatically resets and starts counting again once SSEL goes inactive. In TI mode, back- to-back frames are counted, any gaps in data causes the counter to start counting again.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HWSTATUS</name>
					<description>Slave hardware status </description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USER</name>
							<description>These bits are set by the CPU. Their function is undefined but could be used to send additional status or request information to the master.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TXBUSY</name>
							<description>0: Master may request the requested data. There are PKTSIZE frames of data in the transmit FIFO (when AUTOPOLL is set to PKTSIZE - 1)&#10; 1: Indicates not ready to transmit data.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXBUSY</name>
							<description>1: Indicates that the receive buffer is busy (not empty).&#10; 0: Indicates that up to PKTSIZE frames of command followed by data may be sent to the slave.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STAT8</name>
					<description>Status register </description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ACTIVE</name>
							<description>SPI is still transmitting the data</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SSEL</name>
							<description>Current state of SPI_X_SS[0]</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXUNDERRUN</name>
							<description>Transmit FIFO underflowed</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXOVERFLOW</name>
							<description>Receive FIFO overflowed</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFUL</name>
							<description>Transmit FIFO is full</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMP</name>
							<description>Receive FIFO is empty</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DONE</name>
							<description>The number of request frames have been transmitted and received.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRAMESTART</name>
							<description>Next frame in receive FIFO was received after SPI_X_SS[x] went active (command frame).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL0</name>
							<description>Aliased CONTROL register bits 7:0. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL1</name>
							<description>Aliased CONTROL register bits 15:8. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL2</name>
							<description>Aliased CONTROL register bits 23:16. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL3</name>
							<description>Aliased CONTROL register bits 25:24. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI_1</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40011000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x50</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPIINT1</name>
				<value>3</value>
			</interrupt>
			<registers>
				<register>
					<name>CONTROL</name>
					<description>Control register </description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RESET</name>
							<description>0: SPI is enabled&#10; 1: SPI is held in Power reset state.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OENOFF</name>
							<description>0: SPI output enable active as required&#10; 1: SPI output enable is not asserted. Allows multiple slaves to share a single slave select signal with a single master.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIGFIFO</name>
							<description>Alters FIFO depth when frame size is [4-8] bits.&#10; 0: FIFO depth is 4 frames.&#10; 1: FIFO depth is 32 frames when frame size is [9-16] bits FIFO depth is 16; and when frame size is [17-32] bits FIFO depth is 8.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLKMODE</name>
							<description>Specifies the methodology used to calculate the SPICLK divider.&#10; 0: SPICLK = 1 / (2 CLK_GEN + 1) where CLK_GEN = 0 to 15.&#10; 1: SPICLK = 1 / (2 * (CLK_GEN + 1)) where CLK_GEN = 0 to 255.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAMEURUN</name>
							<description>0: The under-runs are generated whenever a read is attempted from an empty transmit FIFO.&#10; 1: The under-run condition will be ignored for the complete frame, if the first data frame read resulted in a potential overflow; that is, the slave was not ready to transmit any data. If the first data frame is read from the FIFO and transmitted, an under-run will be generated, when the FIFO becomes empty for any of the remaining packet frames (that is, while SSEL is active). Master operation does not create a transmit FIFO under-run condition.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPS</name>
							<description>Defines slave select behavior.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPH</name>
							<description>Clock phase</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPO</name>
							<description>Clock polarity</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXRXDFCOUNT</name>
							<description>Number of data frames to be sent or received. Counts from 1.&#10; Maximum value is 64K.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>INTTXTURUN</name>
							<description>Interrupt on transmit the under-run&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRXOVRFLO</name>
							<description>Interrupt on receive overflow&#10; 0: Interrupt disable&#10; 1: Interrupt enabled</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTTXDATA</name>
							<description>Interrupt on transmit data&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRXDATA</name>
							<description>Interrupt on receive data&#10; 0: Interrupt disabled&#10; 1: Interrupt enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFPRTL</name>
							<description>Transfer protocol&#10; Decode:&#10; 0b00: Motorola SPI&#10; 0b01: TI synchronous serial&#10; 0b10: National Semiconductor MICROWIRE&#10; 0b11: Reserved&#10; Note: The transfer protocol cannot be changed while the SPI is enabled.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>SPI implementation&#10; 0: Slave&#10; 1: Master (default)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Core enable&#10; 0: Disable (default)&#10; 1: Enable&#10; The core will not respond to external signals (SPI_X_DI,SPI_X_DO) until this bit is enabled. SPI_X_CLK is driven low and SPI_X_OEN and SPI_X_SS (slave select) are driven inactive.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXRXDF_SIZE</name>
					<description>Transmit and receive data frame size </description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXRXDFS</name>
							<description>Transmit and receive data size. Maximum value is 32. Number of bits shifted out and received per frame (count starts from 1).&#10; In National Semiconductor MICROWIRE mode, this is the number of shifts to be done after the control byte is sent.&#10; Note: This register must be set before SPI is enabled. Writes to this register are ignored after the SPI is enabled.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS</name>
					<description>Status register </description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ACTIVE</name>
							<description>SPI is still transmitting or receiving data.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SSEL</name>
							<description>Current state of SPI_X_SS[0]</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRAMESTART</name>
							<description>0: SPI output enable is active as required.&#10; 1: SPI output enable is not asserted. Allows multiple slaves to share a single slave select signal with a single master.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOEMPNXT</name>
							<description>Transmit FIFO empty on next read</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOEMP</name>
							<description>Transmit FIFO is empty</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFULNXT</name>
							<description>Transmit FIFO full on next write</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFUL</name>
							<description>Transmit FIFO is full</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMPNXT</name>
							<description>Receive FIFO empty on next read</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMP</name>
							<description>Receive FIFO empty</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOFULNXT</name>
							<description>Receive FIFO full on next write</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOFUL</name>
							<description>Receive FIFO is full</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXUNDERRUN</name>
							<description>No data available for transmission. The channel cannot read data from the transmit FIFO because the transmit FIFO is empty. Certainly this can only be raised in Slave mode because the master will not attempt to transmit unless there is data in FIFO.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXOVERFLOW</name>
							<description>Channel is unable to write to receive FIFO as it is full. Applies to Master and Slave modes.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXDATRCED</name>
							<description>When set, it indicates that the number of frames specified by TxRXDFCOUNT has been received and can be read. Applies to Master and Slave modes.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDATSENT</name>
							<description>When set, it indicates that the numbers of frames specified by TxRXDFCOUNT has been sent. Applies to Master and Slave modes.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_CLEAR</name>
					<description>Interrupt clear register </description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Write one to clear the interrupt</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Write one to clear the interrupt</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXCHUNDRUN</name>
							<description>Transmit channel under-run</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>RXCHOVRFLW</name>
							<description>Receive channel over flow</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>RXRDYCLR</name>
							<description>Clears receive ready (RX_RDY)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>TXDONECLR</name>
							<description>Clears transmit done (TX_DONE)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_DATA</name>
					<description>Receive data register </description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RXDATA</name>
							<description>Received data. Reading this clears the register of the received data.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_DATA</name>
					<description>Transmit data register </description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXDATA</name>
							<description>Data to be transmitted. Writing to this clears the last data transmitted.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CLK_GEN</name>
					<description>Output clock generator (Master mode) </description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CLK_GEN</name>
							<description>Specifies the methodology used to calculate the SPICLK divider.&#10; CLK_MODE = 0: SPICLK = 1 / (2^(CLK_GEN + 1)) where CLK_GEN = 0 to 15.&#10; CLK_MODE = 1: SPICLK = 1 / (2 * CLK_GEN + 1) where CLK_GEN = 0 to 255.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SLAVE_SELECT</name>
					<description>Specifies slave selected (Master mode) </description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SLAVESELECT</name>
							<description>Specifies the slave selected. Writing one to a bit position selects the corresponding slave.&#10; SLAVESELECT[7:1] are available at the FPGA fabric interface, while SLAVESELECT[0] is available at the SPI_X_SS[0] pin.&#10; Note: The slave select output signal is active low.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MIS</name>
					<description>Masked interrupt status </description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Equals RIS[5] and CONTROL2[5]. When this is high, the interrupt is active.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Equals RIS[4] and CONTROL2[4]. When this is high, the interrupt is active.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXCHUNDDMSKINT</name>
							<description>Masked interrupt status. Reading this returns interrupt status.&#10; Masked interrupt status = Raw interrupt status and interrupt mask (Control Register).&#10; MIS = RIS and CONTROL[7:4].&#10; Masked status of transmit channel under-run TXCHUNDMSKINT=TXCHUNDRINT and INTTXUNRRUN</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCHOVRFMSKINT</name>
							<description>Masked status of receive channel overflow.&#10; RXCHOVRFMSKINT = RXCHOVRFINT and INTRXOVRFLO</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXRDYMSKINT</name>
							<description>Masked status of receive data ready (data received in FIFO).&#10; RXRDYMSKINT = RXRDY and INTTXDATA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDONEMSKINT</name>
							<description>Masked status of transmit done (data shifted out)&#10; TXDONEMSKINT = TXDONE and INTRXDATA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RIS</name>
					<description>Raw interrupt status </description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SSEND</name>
							<description>Indicates that SPI_X_SS[x] has gone inactive.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDINT</name>
							<description>Indicates that the number of frames set by the CMDSIZE register has been received as a single packet of frames (SPI_X_SS[x] held active).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXCHUNDR</name>
							<description>RAW interrupt status. Reading this returns raw interrupt status.&#10; Raw status of transmit channel under-run</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCHOVRF</name>
							<description>Raw status of receive channel overflow</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXRDY</name>
							<description>Receive data ready (data received in FIFO)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXDONE</name>
							<description>Raw status of transmit done (data shifted out)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CONTROL2</name>
					<description>Control bits for enhanced modes </description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>INTEN_SSEND</name>
							<description>Indicates that SPI_X_SS[x] has gone inactive.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTEN_CMD</name>
							<description>Indicates that the number of frames set by the CMDSIZE register have been received as a single packet of frames (SPI_X_SS[x] held active).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DISFRMCNT</name>
							<description>0: The internal frame counter is active. When the counter reaches the programmed limit, it will pause the current SPI transfer inserting idle cycles and generate the appropriate interrupts.&#10; 1: The internal frame counter is not active.The core transmits data until the transmit FIFO empties. The FRAMECNT (CONTROL register) should also be programmed to zero.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOPOLL</name>
							<description>0: No effect&#10; 1: The first receive frame after SPI_X_SS[0] is active. It is discarded (not written to the FIFO) and supports the POLL function.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSTATUS</name>
							<description>0: No effect&#10; 1: The first transmitted frame (Slave mode) contains the hardware status, not data from the transmit FIFO.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMMAND</name>
					<description>Command register </description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXNOW</name>
							<description>0: No effect&#10; 1: Writing one clears the TxBUSY bit in Slave mode immediately rather than waiting for PKTSIZE frames to be available, telling the master that there is data available. This is intended to use when less than the programmed PKTSIZE data frames are being transmitted, removing the requirement to transmit PKTSIZE frames. This bit stays set until the first data frame is transmitted.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSTALL</name>
							<description>0: No effect&#10; 1: Writing one will cause the master to delay transmission until the transmit FIFO contains the number of frames specified by the PKTSIZE register. This guarantee that the frames are transmitted with no idle cycles or time gaps between them. This bit will be automatically cleared as soon as the core starts transmitting the frames.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLRFRAMECNT</name>
							<description>0: No effect&#10; 1: Writing one clears the internal frame counter. This bit always reads as zero. The counter is also cleared when the core is disabled, CTL1, or CTL2 are written (that is, the frame count limit changed).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFIFORST</name>
							<description>0: No effect&#10; 1: Writing one resets the Tx FIFO. This bit always reads as zero.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIFORST</name>
							<description>0: No effect&#10; Writing one resets the Rx FIFO. This bit always reads as zero.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOEMPTY</name>
							<description>0: No effect&#10; 1: Writing one causes the SPI core to automatically discard any further received data until the number of frames requested in the FRAMECNT register has been received or (in Slave mode) SSEL goes inactive. This bit will stay set until all the frames are complete or it is cleared.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOFILL</name>
							<description>0: No effect&#10; 1: Writing one causes the SPI core to automatically fill the transmit FIFO with zeros to match the number of frames requested in the FRAMECNT register. Typically, the five command bytes must be written to the TxDATA register and then this bit must be set. Data can be read from the receive FIFO until the complete set of frames has been read. This bit will stay set until all the frames are complete or it is cleared.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PKTSIZE</name>
					<description>Packet size </description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PKTSIZE</name>
							<description>Sets the size of the SPI CMD/data frame. PKTSIZE cannot be greater than the FIFO size.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMD_SIZE</name>
					<description>Command size </description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CMDSIZE</name>
							<description>Number of frames after SPI_SS[0] going active that the CMD interrupt should be generated.&#10; Note: This controls the RxCMD interrupt. The internal counters count frames from SPI_SS[0] going low. It automatically resets and starts counting again once SSEL goes inactive. In TI mode, back- to-back frames are counted, any gaps in data causes the counter to start counting again.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HWSTATUS</name>
					<description>Slave hardware status </description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>USER</name>
							<description>These bits are set by the CPU. Their function is undefined but could be used to send additional status or request information to the master.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TXBUSY</name>
							<description>0: Master may request the requested data. There are PKTSIZE frames of data in the transmit FIFO (when AUTOPOLL is set to PKTSIZE - 1)&#10; 1: Indicates not ready to transmit data.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXBUSY</name>
							<description>1: Indicates that the receive buffer is busy (not empty).&#10; 0: Indicates that up to PKTSIZE frames of command followed by data may be sent to the slave.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STAT8</name>
					<description>Status register </description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ACTIVE</name>
							<description>SPI is still transmitting the data</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SSEL</name>
							<description>Current state of SPI_X_SS[0]</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXUNDERRUN</name>
							<description>Transmit FIFO underflowed</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXOVERFLOW</name>
							<description>Receive FIFO overflowed</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXFIFOFUL</name>
							<description>Transmit FIFO is full</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXFIFOEMP</name>
							<description>Receive FIFO is empty</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DONE</name>
							<description>The number of request frames have been transmitted and received.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRAMESTART</name>
							<description>Next frame in receive FIFO was received after SPI_X_SS[x] went active (command frame).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL0</name>
							<description>Aliased CONTROL register bits 7:0. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL1</name>
							<description>Aliased CONTROL register bits 15:8. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL2</name>
							<description>Aliased CONTROL register bits 23:16. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CTRL3</name>
							<description>Aliased CONTROL register bits 25:24. This register allows byte operations from an 8-bit processor in the fabric. It is not intended for access from internal MSS masters.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C0</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40002000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x20</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C_INT0</name>
				<value>4</value>
			</interrupt>
			<interrupt>
				<name>I2C_SMBALERT0</name>
				<value>5</value>
			</interrupt>
			<interrupt>
				<name>I2C_SMBSUS0</name>
				<value>6</value>
			</interrupt>
			<registers>
				<register>
					<name>I2C0_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CR1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AA</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SI</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STA</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENS1</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CR2</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Status_Register</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>sd0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd5</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd6</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd7</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_SLAVE0ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>gc</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr3</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr4</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr5</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr6</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_SMBUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SMBALERT_Interrupt_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_Interrupt_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBus_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBALERT_NI_Status</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBALERT_NO_Control</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_NI_Status</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_NO_Control</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBus_Reset</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_FREQ</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Frequency</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_GLITCHREG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>GlitchReg_Num</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C0_SLAVE1ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>enadr</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr3</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr4</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr5</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr6</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C1</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40012000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x20</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C_INT1</name>
				<value>7</value>
			</interrupt>
			<interrupt>
				<name>I2C_SMBALERT1</name>
				<value>8</value>
			</interrupt>
			<interrupt>
				<name>I2C_SMBSUS1</name>
				<value>9</value>
			</interrupt>
			<registers>
				<register>
					<name>I2C1_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CR0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CR1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AA</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SI</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STA</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENS1</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CR2</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Status_Register</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_DATA</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>sd0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd4</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd5</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd6</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>sd7</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_SLAVE0ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>gc</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr3</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr4</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr5</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr6</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_SMBUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SMBALERT_Interrupt_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_Interrupt_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBus_Enable</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBALERT_NI_Status</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBALERT_NO_Control</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_NI_Status</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBSUS_NO_Control</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBus_Reset</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_FREQ</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Frequency</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_GLITCHREG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>GlitchReg_Num</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C1_SLAVE1ADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>enadr</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr3</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr4</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr5</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>adr6</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>HPDMA</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40014000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x5C</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>HPD_XFR_CMP_INT</name>
				<value>27</value>
			</interrupt>
			<interrupt>
				<name>HPD_XFR_ERR_INT</name>
				<value>28</value>
			</interrupt>
			<registers>
				<register>
					<name>HPDMAEDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dma_dcp_empty_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_empty_1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_empty_2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_empty_3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_1</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_2</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_3</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_err_0</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_err_1</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_err_2</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_err_3</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_non_word_err_0</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_non_word_err_1</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_non_word_err_2</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_non_word_err_3</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD0SAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp0_src_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD0DAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp0_dst_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD0CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp0_xfr_size</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>hd_dcp_valid_0</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_xfr_dir_0</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_clr_0</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_pause_0</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_cmp_inten_0</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_err_inten_0</name>
							<description>No description provided for this field</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_non_word_inten_0</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD0SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp_active_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_0</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_serr_0</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_derr_0</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD0PTR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_d0_src_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_d0_dst_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD1SAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp1_src_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD1DAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp1_dst_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD1CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp1_xfr_size</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>hd_dcp_valid_1</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_xfr_dir_1</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_clr_1</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_pause_1</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_cmp_inten_1</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_err_inten_1</name>
							<description>No description provided for this field</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_non_word_inten_1</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD1SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp_active_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_serr_1</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_derr_1</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD1PTR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_d1_src_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_d1_dst_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD2SAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp2_src_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD2DAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp2_dst_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD2CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp2_xfr_size</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>hd_dcp_valid_2</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_xfr_dir_2</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_clr_2</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_pause_2</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_cmp_inten_2</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_err_inten_2</name>
							<description>No description provided for this field</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_non_word_inten_2</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD2SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp_active_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_2</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_serr_2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_derr_2</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD2PTR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_d2_src_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_d2_dst_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD3SAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp3_src_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD3DAR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp3_dst_adrs</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD3CR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp3_xfr_size</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>hd_dcp_valid_3</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_xfr_dir_3</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_clr_3</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_dcp_pause_3</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_cmp_inten_3</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_xfr_err_inten_3</name>
							<description>No description provided for this field</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>hd_non_word_inten_3</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD3SR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_dcp_active_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_cmplet_3</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_serr_3</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_dcp_derr_3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPD3PTR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_d3_src_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_d3_dst_pndng</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPDMAICR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_clr_xfr_int_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_xfr_int_1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_xfr_int_2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_xfr_int_3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_non_word_int_0</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_non_word_int_1</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_non_word_int_2</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>hd_clr_non_word_int_3</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>HPDMADR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>hd_bfr_empty</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_bfr_full</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_bfr_rd_pntr_2_0</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_bfr_wr_pntr_2_0</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_ahm1_cst_dbg_3_0</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_ahm2_cst_dbg_3_0</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_wbc_cst_dbg_2_0</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_rbc_cst_dbg_2_0</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_rrbn_cst_dbg_3_0</name>
							<description>No description provided for this field</description>
							<bitOffset>22</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>hd_dma_cst_dbg_1_0</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PDMA</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40003000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x120</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>PDMAINTERRUPT</name>
				<value>13</value>
			</interrupt>
			<registers>
				<register>
					<name>RATIO_HIGH_LOW_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RATIOHILO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BUFFER_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH0BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH0BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH1BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH1BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH2BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH2BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH3BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH3BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH4BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH4BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH5BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH5BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH6BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH6BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH7BUFA</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH7BUFB</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_0_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_1_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_2_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_3_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_4_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_5_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_6_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_CONTROL_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PERIPHERAL_DMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRANSFER_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HI_PRIORITY</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRC_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEST_ADDR_INC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WRITE_ADJ</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PERIPHERAL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_STATUS_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CH_COMP_A</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH_COMP_B</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_A_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_A_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_A_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_A_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_B_SRC_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_SRC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_B_DST_ADDR_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_DST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHANNEL_7_BUFFER_B_TRANSFER_COUNT_Register</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUF_B_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>COMBLK</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40016000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x20</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>COMM_BLK_INTR</name>
				<value>19</value>
			</interrupt>
			<registers>
				<register>
					<name>COMBLK_CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FLUSHOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHIN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIZETX</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIZERX</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMBLK_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXTOKAY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVOKAY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERFLOW</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERFLOW</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIIDONE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHRCVD</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIIERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COMMAND</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INTENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>Data8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DATA8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>Data32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DATA32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FRAME_START8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Frame_Start8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FRAME_START32</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Frame_Start32</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RTC</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40017000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x70</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RTC_WAKEUP_INTR</name>
				<value>1</value>
			</interrupt>
			<registers>
				<register>
					<name>CONTROL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Start</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Stop</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Alarm_on</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Alarm_off</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Reset</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Upload</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Download</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Match</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wakeup_clear</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wakeup_set</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Updated</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Clock_mode</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wake_enable</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wake_reset</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wake_continue</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Wake_reset_ps</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PRESCALER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Prescaler</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>26</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ALARM_LOWER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Alarm_lower</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ALARM_UPPER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Alarm_upper</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMPARE_LOWER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Compare_lower</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMPARE_UPPER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Compare_upper</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATE_TIME_LOWER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Datetime_Lower</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATE_TIME_UPPER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Datetime_Upper</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SECONDS_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Seconds</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MINUTES_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Minutes</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HOURS_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Hours</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DAY_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Day</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MONTH_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Month</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>YEAR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Year</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WEEKDAY_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Weekday</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WEEK_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Week</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SECONDS_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Seconds</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MINUTES_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Minutes</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HOURS_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Hours</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DAY_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Day</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MONTH_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Month</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>YEAR_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Year</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WEEKDAY_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Weekday</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WEEK_CNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Week</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CAN</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40015000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x620</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>CAN_INTR</name>
				<value>16</value>
			</interrupt>
			<registers>
				<register>
					<name>CAN_CONFIG</name>
					<description>CAN configuration register.</description>
					<addressOffset>0x018</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFG_BITRATE</name>
							<description>Configuration bit rate&#10; Prescaler for generating the time quantum which defines the TQ:&#10; 0: One time quantum equals 1 clock cycle&#10; 1: One time quantum equals 2 clock cycles&#10; 32767: One time quantum equals 32768 clock cycles</description>
							<bitOffset>16</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
						<field>
							<name>ECR_MODE</name>
							<description>Error-capture mode&#10; 0: Free running. The ECR register shows the current bit position within the CAN frame.&#10; 1: Capture mode. The ECR register shows the bit position and type of the last captured CAN error.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWAP_ENDIAN</name>
							<description>The byte position of the CAN receive and transmit data fields can be modified to match the endian setting of the processor or the used CAN protocol.&#10; 0: CAN data byte position is not swapped (big endian).&#10; 1: CAN data byte position is swapped (little endian).</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFG_ARBITER</name>
							<description>Transmit buffer arbiter&#10; 0: Round robin arbitration.&#10; 1: Fixed priority arbitration.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFG_TSEG1</name>
							<description>Time segment 1. Time segment 1 includes the propagation time&#10; Length of the first time segment: tseg1 = CFG_TSEG1+1&#10; CFG_TSEG1 = 0 and CFG_TSEG1 = 1 are not allowed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CFG_TSEG2</name>
							<description>Time segment 2&#10; Length of the second time segment: tseg2 = CFG_TSEG2+1&#10; CFG_TSEG2 = 0 is not allowed.&#10; CFG_TSEG2 = 1 is only allowed in Direct-sampling mode.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>AUTO_RESTART</name>
							<description>The CAN can be set to restart either `by hand` or automatically after a bus-off.&#10; 0: After bus-off, the CAN must be restarted 'by hand'. This is the recommended setting.&#10; 1: After bus-off, the CAN restarts automatically after 128 groups of 11 recessive bits.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFG_SJW</name>
							<description>Synchronization Jump Width 1 sjw is less than or equal to tseg1 and sjw is less than or equal to tseg2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SAMPLING_MODE</name>
							<description>CAN bus bit sampling&#10; 0: One sampling point is used in the receiver path.&#10; 1: Three sampling points with majority decision are used.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EDGE_MODE</name>
							<description>CAN bus synchronization logic&#10; 0: Edge from 'R' to 'D' is used for synchronization.&#10; 1: Both edges are used.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CAN_COMMAND</name>
					<description>The CAN controller can be used in different operating modes. By disabling transmitting data, it is possible to use the CAN in Listen-only mode, enabling features such as automatic bit rate detection. Before starting the CAN controller, all the CAN configuration registers have to be set according to the target application.</description>
					<addressOffset>0x014</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Revision_Control</name>
							<description>This field contains the version of the CAN core in the following format. This is a read-only field. [major version].[minor version].[revision number]&#10; [31:28]: Major version&#10; [27:24]: Minor version&#10; [23:16]: Revision number</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SRAM_TEST_MODE</name>
							<description>SRAM Test mode&#10; 0: Normal operation&#10; 1: Enable SRAM Test mode.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK_TEST_MODE</name>
							<description>Loopback-test mode&#10; 0: Normal operation&#10; 1: Loopback mode is enabled[1]: Listen-only mode.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LISTEN_ONLY_MODE</name>
							<description>Listen-only mode&#10; 0: Active&#10; 1: CAN listen only. The output is held at 'R' level. The CAN controller is only listening.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RUN_STOP_MODE</name>
							<description>Run/Stop mode&#10; 0: Sets the CAN controller into Stop mode.&#10; Returns 0 when stopped.&#10; 1: Sets the CAN controller into Run mode.&#10; Returns 1 when running.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG0_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x020</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG0_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x024</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG0_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x028</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG0_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG0_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x02C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG0_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG1_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG1_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG1_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG1_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG1_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x3c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG1_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG2_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG2_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG2_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG2_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG2_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x4c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG2_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG3_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG3_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG3_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG3_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG3_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x5c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG3_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG4_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG4_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG4_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG4_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG4_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x6c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG4_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG5_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG5_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG5_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG5_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG5_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x7c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG5_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG6_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG6_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG6_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG6_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG6_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x8c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG6_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG7_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG7_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG7_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG7_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG7_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x9c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG7_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG8_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xa0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG8_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xa4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG8_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xa8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG8_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG8_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG8_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG9_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xb0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG9_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xb4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG9_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xb8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG9_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG9_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xbc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG9_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG10_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xc0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG10_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xc4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG10_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xc8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG10_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG10_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xcc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG10_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG11_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xd0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG11_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xd4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG11_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xd8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG11_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG11_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xdc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG11_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG12_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xe0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG12_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xe4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG12_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xe8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG12_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG12_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG12_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG13_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0xf0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG13_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0xf4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG13_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0xf8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG13_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG13_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0xfc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG13_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG14_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG14_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG14_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG14_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG14_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x10c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG14_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG15_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG15_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG15_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG15_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG15_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x11c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG15_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG16_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG16_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG16_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG16_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG16_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x12c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG16_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG17_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG17_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG17_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG17_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG17_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x13c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG17_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG18_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG18_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG18_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG18_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG18_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x14c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG18_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG19_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG19_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG19_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG19_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG19_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x15c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG19_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG20_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG20_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG20_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG20_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG20_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x16c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG20_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG21_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG21_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG21_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG21_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG21_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x17c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG21_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG22_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG22_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG22_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG22_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG22_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x18c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG22_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG23_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x190</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG23_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x194</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG23_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x198</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG23_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG23_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x19c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG23_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG24_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1a0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG24_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1a4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG24_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1a8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG24_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG24_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1ac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG24_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG25_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1b0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG25_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1b4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG25_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1b8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG25_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG25_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1bc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG25_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG26_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1c0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG26_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1c4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG26_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1c8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG26_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG26_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1cc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG26_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG27_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1d0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG27_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1d4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG27_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1d8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG27_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG27_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1dc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG27_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG28_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1e0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG28_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1e4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG28_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1e8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG28_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG28_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1ec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG28_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG29_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x1f0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG29_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x1f4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG29_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x1f8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG29_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG29_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x1fc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG29_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG30_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG30_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG30_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x208</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG30_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG30_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x20c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG30_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG31_CTRL_CMD</name>
					<description>Transmit Message0 buffer control and command register</description>
					<addressOffset>0x210</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPN_B</name>
							<description>Write protect not&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, by default.&#10; The read back value of this bit is undefined&#10; Note: Using the WPN flag enables simple retransmission of the same message by only having to set the TxReq and TxAbort flags without taking care of the special flags</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR; control flag bit&#10; 0: Standard message&#10; 1: RTR message</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control flag bit&#10; 0: This is a standard format message&#10; 1: This is an extended format message</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control flag bit&#10; Invalid values are transmitted as they are, but the number of data bytes is limited to eight&#10; 0: Message has 0 data bytes&#10; 1: Message has 1 data byte&#10; ...&#10; 8: Message has 8 data bytes&#10; 9:15: Message has 8 data bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPN_A</name>
							<description>Write protect not&#10; 0: Bit[2] remains unchanged.&#10; 1: The write protect is not set and Bit[2] is modified, default.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxIntEbl</name>
							<description>Tx interrupt enable; Control flag bit&#10; 0: Interrupt is disabled.&#10; 1: Interrupt enabled, successful message transmission sets the TX_MSG flag in the interrupt controller.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxAbort</name>
							<description>Transmit abort request; Command flag bit&#10; 0: Idle&#10; 1: Requests removal of a pending message.&#10; The message is removed the next time an arbitration loss happens. The flag is cleared when the message is removed or when the message wins arbitration. The TxReq flag is cleared at the same time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxReq</name>
							<description>Transmit request; Command flag bit&#10; Write:&#10; 0: Idle. No message transmit request.&#10; 1: Message transmit request&#10; Note: The Tx message buffer must not be changed while TxReq is 1.&#10; Read:&#10; 0: TxReq completed&#10; 1: TxReq pending</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG31_ID</name>
					<description>Transmit Message0 buffer identifier register</description>
					<addressOffset>0x214</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>Transmit message0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG31_DATA_HIGH</name>
					<description>Transmit Message0 buffer data high register</description>
					<addressOffset>0x218</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG31_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_MSG31_DATA_LOW</name>
					<description>Transmit Message0 buffer data low register</description>
					<addressOffset>0x21c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_MSG31_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit &#10;swap_endian = 0, default&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_BUF_STATUS</name>
					<description>Transmit (TX) message buffer status.</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TxMessage31</name>
							<description>Message available in TxMessage buffer 31</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage30</name>
							<description>Message available in TxMessage buffer 30</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage29</name>
							<description>Message available in TxMessage buffer 29</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage28</name>
							<description>Message available in TxMessage buffer 28</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage27</name>
							<description>Message available in TxMessage buffer 27</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage26</name>
							<description>Message available in TxMessage buffer 26</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage25</name>
							<description>Message available in TxMessage buffer 25</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage24</name>
							<description>Message available in TxMessage buffer 24</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage23</name>
							<description>Message available in TxMessage buffer 23</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage22</name>
							<description>Message available in TxMessage buffer 22</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage21</name>
							<description>Message available in TxMessage buffer 21</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage20</name>
							<description>Message available in TxMessage buffer 20</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage19</name>
							<description>Message available in TxMessage buffer 19</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage18</name>
							<description>Message available in TxMessage buffer 18</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage17</name>
							<description>Message available in TxMessage buffer 17</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage16</name>
							<description>Message available in TxMessage buffer 16</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage15</name>
							<description>Message available in TxMessage buffer 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage14</name>
							<description>Message available in TxMessage buffer 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage13</name>
							<description>Message available in TxMessage buffer 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage12</name>
							<description>Message available in TxMessage buffer 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage11</name>
							<description>Message available in TxMessage buffer 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage10</name>
							<description>Message available in TxMessage buffer 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage9</name>
							<description>Message available in TxMessage buffer 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage8</name>
							<description>Message available in TxMessage buffer 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage7</name>
							<description>Message available in TxMessage buffer 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage6</name>
							<description>Message available in TxMessage buffer 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage5</name>
							<description>Message available in TxMessage buffer 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage4</name>
							<description>Message available in TxMessage buffer 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage3</name>
							<description>Message available in TxMessage buffer 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage2</name>
							<description>Message available in TxMessage buffer 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage1</name>
							<description>Message available in TxMessage buffer 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TxMessage0</name>
							<description>Message available in TxMessage buffer 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_CTRL_CMD</name>
					<description>Receive Message0 buffer command and control register</description>
					<addressOffset>0x220</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_ID</name>
					<description>Receive Message0 buffer Identifier register</description>
					<addressOffset>0x224</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_DATA_HIGH</name>
					<description>Receive Message0 buffer data high register</description>
					<addressOffset>0x228</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_DATA_LOW</name>
					<description>Receive Message0 buffer data low register</description>
					<addressOffset>0x22C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x230</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_AMR</name>
							<description>Receive Message0 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x234</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_ACR</name>
							<description>Receive Message0 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x238</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_AMR_DATA</name>
							<description>Receive Message0 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG0_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x23C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG0_ACR_DATA</name>
							<description>Receive Message0 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_CTRL_CMD</name>
					<description>Receive Message1 buffer command and control register</description>
					<addressOffset>0x240</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_ID</name>
					<description>Receive Message1 buffer Identifier register</description>
					<addressOffset>0x244</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_DATA_HIGH</name>
					<description>Receive Message1 buffer data high register</description>
					<addressOffset>0x248</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_DATA_LOW</name>
					<description>Receive Message1 buffer data low register</description>
					<addressOffset>0x24c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x250</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_AMR</name>
							<description>Receive Message1 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x254</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_ACR</name>
							<description>Receive Message1 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x258</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_AMR_DATA</name>
							<description>Receive Message1 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG1_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x25c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG1_ACR_DATA</name>
							<description>Receive Message1 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_CTRL_CMD</name>
					<description>Receive Message2 buffer command and control register</description>
					<addressOffset>0x260</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_ID</name>
					<description>Receive Message2 buffer Identifier register</description>
					<addressOffset>0x264</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_DATA_HIGH</name>
					<description>Receive Message2 buffer data high register</description>
					<addressOffset>0x268</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_DATA_LOW</name>
					<description>Receive Message2 buffer data low register</description>
					<addressOffset>0x26c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x270</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_AMR</name>
							<description>Receive Message2 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x274</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_ACR</name>
							<description>Receive Message2 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x278</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_AMR_DATA</name>
							<description>Receive Message2 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG2_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x27c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG2_ACR_DATA</name>
							<description>Receive Message2 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_CTRL_CMD</name>
					<description>Receive Message3 buffer command and control register</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_ID</name>
					<description>Receive Message3 buffer Identifier register</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_DATA_HIGH</name>
					<description>Receive Message3 buffer data high register</description>
					<addressOffset>0x288</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_DATA_LOW</name>
					<description>Receive Message3 buffer data low register</description>
					<addressOffset>0x28c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x290</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_AMR</name>
							<description>Receive Message3 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x294</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_ACR</name>
							<description>Receive Message3 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x298</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_AMR_DATA</name>
							<description>Receive Message3 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG3_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x29c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG3_ACR_DATA</name>
							<description>Receive Message3 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_CTRL_CMD</name>
					<description>Receive Message4 buffer command and control register</description>
					<addressOffset>0x2a0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_ID</name>
					<description>Receive Message4 buffer Identifier register</description>
					<addressOffset>0x2a4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_DATA_HIGH</name>
					<description>Receive Message4 buffer data high register</description>
					<addressOffset>0x2a8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_DATA_LOW</name>
					<description>Receive Message4 buffer data low register</description>
					<addressOffset>0x2ac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x2b0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_AMR</name>
							<description>Receive Message4 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x2b4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_ACR</name>
							<description>Receive Message4 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x2b8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_AMR_DATA</name>
							<description>Receive Message4 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG4_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x2bc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG4_ACR_DATA</name>
							<description>Receive Message4 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_CTRL_CMD</name>
					<description>Receive Message5 buffer command and control register</description>
					<addressOffset>0x2c0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_ID</name>
					<description>Receive Message5 buffer Identifier register</description>
					<addressOffset>0x2c4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_DATA_HIGH</name>
					<description>Receive Message5 buffer data high register</description>
					<addressOffset>0x2c8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_DATA_LOW</name>
					<description>Receive Message5 buffer data low register</description>
					<addressOffset>0x2cc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x2d0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_AMR</name>
							<description>Receive Message5 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x2d4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_ACR</name>
							<description>Receive Message5 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x2d8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_AMR_DATA</name>
							<description>Receive Message5 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG5_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x2dc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG5_ACR_DATA</name>
							<description>Receive Message5 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_CTRL_CMD</name>
					<description>Receive Message6 buffer command and control register</description>
					<addressOffset>0x2e0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_ID</name>
					<description>Receive Message6 buffer Identifier register</description>
					<addressOffset>0x2e4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_DATA_HIGH</name>
					<description>Receive Message6 buffer data high register</description>
					<addressOffset>0x2e8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_DATA_LOW</name>
					<description>Receive Message6 buffer data low register</description>
					<addressOffset>0x2ec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x2f0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_AMR</name>
							<description>Receive Message6 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x2f4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_ACR</name>
							<description>Receive Message6 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x2f8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_AMR_DATA</name>
							<description>Receive Message6 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG6_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x2fc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG6_ACR_DATA</name>
							<description>Receive Message6 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_CTRL_CMD</name>
					<description>Receive Message7 buffer command and control register</description>
					<addressOffset>0x300</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_ID</name>
					<description>Receive Message7 buffer Identifier register</description>
					<addressOffset>0x304</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_DATA_HIGH</name>
					<description>Receive Message7 buffer data high register</description>
					<addressOffset>0x308</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_DATA_LOW</name>
					<description>Receive Message7 buffer data low register</description>
					<addressOffset>0x30c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x310</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_AMR</name>
							<description>Receive Message7 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x314</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_ACR</name>
							<description>Receive Message7 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x318</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_AMR_DATA</name>
							<description>Receive Message7 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG7_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x31c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG7_ACR_DATA</name>
							<description>Receive Message7 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_CTRL_CMD</name>
					<description>Receive Message8 buffer command and control register</description>
					<addressOffset>0x320</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_ID</name>
					<description>Receive Message8 buffer Identifier register</description>
					<addressOffset>0x324</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_DATA_HIGH</name>
					<description>Receive Message8 buffer data high register</description>
					<addressOffset>0x328</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_DATA_LOW</name>
					<description>Receive Message8 buffer data low register</description>
					<addressOffset>0x32c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x330</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_AMR</name>
							<description>Receive Message8 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x334</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_ACR</name>
							<description>Receive Message8 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x338</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_AMR_DATA</name>
							<description>Receive Message8 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG8_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x33c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG8_ACR_DATA</name>
							<description>Receive Message8 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_CTRL_CMD</name>
					<description>Receive Message9 buffer command and control register</description>
					<addressOffset>0x340</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_ID</name>
					<description>Receive Message9 buffer Identifier register</description>
					<addressOffset>0x344</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_DATA_HIGH</name>
					<description>Receive Message9 buffer data high register</description>
					<addressOffset>0x348</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_DATA_LOW</name>
					<description>Receive Message9 buffer data low register</description>
					<addressOffset>0x34c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x350</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_AMR</name>
							<description>Receive Message9 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x354</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_ACR</name>
							<description>Receive Message9 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x358</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_AMR_DATA</name>
							<description>Receive Message9 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG9_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x35c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG9_ACR_DATA</name>
							<description>Receive Message9 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_CTRL_CMD</name>
					<description>Receive Message10 buffer command and control register</description>
					<addressOffset>0x360</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_ID</name>
					<description>Receive Message10 buffer Identifier register</description>
					<addressOffset>0x364</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_DATA_HIGH</name>
					<description>Receive Message10 buffer data high register</description>
					<addressOffset>0x368</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_DATA_LOW</name>
					<description>Receive Message10 buffer data low register</description>
					<addressOffset>0x36c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x370</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_AMR</name>
							<description>Receive Message10 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x374</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_ACR</name>
							<description>Receive Message10 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x378</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_AMR_DATA</name>
							<description>Receive Message10 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG10_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x37c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG10_ACR_DATA</name>
							<description>Receive Message10 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_CTRL_CMD</name>
					<description>Receive Message11 buffer command and control register</description>
					<addressOffset>0x380</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_ID</name>
					<description>Receive Message11 buffer Identifier register</description>
					<addressOffset>0x384</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_DATA_HIGH</name>
					<description>Receive Message11 buffer data high register</description>
					<addressOffset>0x388</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_DATA_LOW</name>
					<description>Receive Message11 buffer data low register</description>
					<addressOffset>0x38c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x390</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_AMR</name>
							<description>Receive Message11 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x394</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_ACR</name>
							<description>Receive Message11 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x398</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_AMR_DATA</name>
							<description>Receive Message11 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG11_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x39c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG11_ACR_DATA</name>
							<description>Receive Message11 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_CTRL_CMD</name>
					<description>Receive Message12 buffer command and control register</description>
					<addressOffset>0x3a0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_ID</name>
					<description>Receive Message12 buffer Identifier register</description>
					<addressOffset>0x3a4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_DATA_HIGH</name>
					<description>Receive Message12 buffer data high register</description>
					<addressOffset>0x3a8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_DATA_LOW</name>
					<description>Receive Message12 buffer data low register</description>
					<addressOffset>0x3ac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x3b0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_AMR</name>
							<description>Receive Message12 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x3b4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_ACR</name>
							<description>Receive Message12 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x3b8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_AMR_DATA</name>
							<description>Receive Message12 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG12_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x3bc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG12_ACR_DATA</name>
							<description>Receive Message12 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_CTRL_CMD</name>
					<description>Receive Message13 buffer command and control register</description>
					<addressOffset>0x3c0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_ID</name>
					<description>Receive Message13 buffer Identifier register</description>
					<addressOffset>0x3c4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_DATA_HIGH</name>
					<description>Receive Message13 buffer data high register</description>
					<addressOffset>0x3c8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_DATA_LOW</name>
					<description>Receive Message13 buffer data low register</description>
					<addressOffset>0x3cc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x3d0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_AMR</name>
							<description>Receive Message13 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x3d4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_ACR</name>
							<description>Receive Message13 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x3d8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_AMR_DATA</name>
							<description>Receive Message13 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG13_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x3dc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG13_ACR_DATA</name>
							<description>Receive Message13 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_CTRL_CMD</name>
					<description>Receive Message14 buffer command and control register</description>
					<addressOffset>0x3e0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_ID</name>
					<description>Receive Message14 buffer Identifier register</description>
					<addressOffset>0x3e4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_DATA_HIGH</name>
					<description>Receive Message14 buffer data high register</description>
					<addressOffset>0x3e8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_DATA_LOW</name>
					<description>Receive Message14 buffer data low register</description>
					<addressOffset>0x3ec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x3f0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_AMR</name>
							<description>Receive Message14 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x3f4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_ACR</name>
							<description>Receive Message14 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x3f8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_AMR_DATA</name>
							<description>Receive Message14 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG14_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x3fc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG14_ACR_DATA</name>
							<description>Receive Message14 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_CTRL_CMD</name>
					<description>Receive Message15 buffer command and control register</description>
					<addressOffset>0x400</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_ID</name>
					<description>Receive Message15 buffer Identifier register</description>
					<addressOffset>0x404</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_DATA_HIGH</name>
					<description>Receive Message15 buffer data high register</description>
					<addressOffset>0x408</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_DATA_LOW</name>
					<description>Receive Message15 buffer data low register</description>
					<addressOffset>0x40c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x410</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_AMR</name>
							<description>Receive Message15 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x414</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_ACR</name>
							<description>Receive Message15 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x418</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_AMR_DATA</name>
							<description>Receive Message15 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG15_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x41c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG15_ACR_DATA</name>
							<description>Receive Message15 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_CTRL_CMD</name>
					<description>Receive Message16 buffer command and control register</description>
					<addressOffset>0x420</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_ID</name>
					<description>Receive Message16 buffer Identifier register</description>
					<addressOffset>0x424</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_DATA_HIGH</name>
					<description>Receive Message16 buffer data high register</description>
					<addressOffset>0x428</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_DATA_LOW</name>
					<description>Receive Message16 buffer data low register</description>
					<addressOffset>0x42c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x430</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_AMR</name>
							<description>Receive Message16 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x434</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_ACR</name>
							<description>Receive Message16 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x438</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_AMR_DATA</name>
							<description>Receive Message16 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG16_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x43c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG16_ACR_DATA</name>
							<description>Receive Message16 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_CTRL_CMD</name>
					<description>Receive Message17 buffer command and control register</description>
					<addressOffset>0x440</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_ID</name>
					<description>Receive Message17 buffer Identifier register</description>
					<addressOffset>0x444</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_DATA_HIGH</name>
					<description>Receive Message17 buffer data high register</description>
					<addressOffset>0x448</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_DATA_LOW</name>
					<description>Receive Message17 buffer data low register</description>
					<addressOffset>0x44c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x450</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_AMR</name>
							<description>Receive Message17 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x454</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_ACR</name>
							<description>Receive Message17 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x458</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_AMR_DATA</name>
							<description>Receive Message17 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG17_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x45c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG17_ACR_DATA</name>
							<description>Receive Message17 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_CTRL_CMD</name>
					<description>Receive Message18 buffer command and control register</description>
					<addressOffset>0x460</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_ID</name>
					<description>Receive Message18 buffer Identifier register</description>
					<addressOffset>0x464</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_DATA_HIGH</name>
					<description>Receive Message18 buffer data high register</description>
					<addressOffset>0x468</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_DATA_LOW</name>
					<description>Receive Message18 buffer data low register</description>
					<addressOffset>0x46c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x470</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_AMR</name>
							<description>Receive Message18 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x474</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_ACR</name>
							<description>Receive Message18 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x478</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_AMR_DATA</name>
							<description>Receive Message18 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG18_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x47c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG18_ACR_DATA</name>
							<description>Receive Message18 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_CTRL_CMD</name>
					<description>Receive Message19 buffer command and control register</description>
					<addressOffset>0x480</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_ID</name>
					<description>Receive Message19 buffer Identifier register</description>
					<addressOffset>0x484</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_DATA_HIGH</name>
					<description>Receive Message19 buffer data high register</description>
					<addressOffset>0x488</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_DATA_LOW</name>
					<description>Receive Message19 buffer data low register</description>
					<addressOffset>0x48c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x490</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_AMR</name>
							<description>Receive Message19 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x494</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_ACR</name>
							<description>Receive Message19 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x498</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_AMR_DATA</name>
							<description>Receive Message19 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG19_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x49c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG19_ACR_DATA</name>
							<description>Receive Message19 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_CTRL_CMD</name>
					<description>Receive Message20 buffer command and control register</description>
					<addressOffset>0x4a0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_ID</name>
					<description>Receive Message20 buffer Identifier register</description>
					<addressOffset>0x4a4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_DATA_HIGH</name>
					<description>Receive Message20 buffer data high register</description>
					<addressOffset>0x4a8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_DATA_LOW</name>
					<description>Receive Message20 buffer data low register</description>
					<addressOffset>0x4ac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x4b0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_AMR</name>
							<description>Receive Message20 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x4b4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_ACR</name>
							<description>Receive Message20 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x4b8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_AMR_DATA</name>
							<description>Receive Message20 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG20_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x4bc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG20_ACR_DATA</name>
							<description>Receive Message20 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_CTRL_CMD</name>
					<description>Receive Message21 buffer command and control register</description>
					<addressOffset>0x4c0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_ID</name>
					<description>Receive Message21 buffer Identifier register</description>
					<addressOffset>0x4c4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_DATA_HIGH</name>
					<description>Receive Message21 buffer data high register</description>
					<addressOffset>0x4c8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_DATA_LOW</name>
					<description>Receive Message21 buffer data low register</description>
					<addressOffset>0x4cc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x4d0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_AMR</name>
							<description>Receive Message21 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x4d4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_ACR</name>
							<description>Receive Message21 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x4d8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_AMR_DATA</name>
							<description>Receive Message21 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG21_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x4dc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG21_ACR_DATA</name>
							<description>Receive Message21 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_CTRL_CMD</name>
					<description>Receive Message22 buffer command and control register</description>
					<addressOffset>0x4e0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_ID</name>
					<description>Receive Message22 buffer Identifier register</description>
					<addressOffset>0x4e4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_DATA_HIGH</name>
					<description>Receive Message22 buffer data high register</description>
					<addressOffset>0x4e8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_DATA_LOW</name>
					<description>Receive Message22 buffer data low register</description>
					<addressOffset>0x4ec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x4f0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_AMR</name>
							<description>Receive Message22 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x4f4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_ACR</name>
							<description>Receive Message22 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x4f8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_AMR_DATA</name>
							<description>Receive Message22 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG22_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x4fc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG22_ACR_DATA</name>
							<description>Receive Message22 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_CTRL_CMD</name>
					<description>Receive Message23 buffer command and control register</description>
					<addressOffset>0x500</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_ID</name>
					<description>Receive Message23 buffer Identifier register</description>
					<addressOffset>0x504</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_DATA_HIGH</name>
					<description>Receive Message23 buffer data high register</description>
					<addressOffset>0x508</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_DATA_LOW</name>
					<description>Receive Message23 buffer data low register</description>
					<addressOffset>0x50c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x510</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_AMR</name>
							<description>Receive Message23 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x514</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_ACR</name>
							<description>Receive Message23 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x518</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_AMR_DATA</name>
							<description>Receive Message23 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG23_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x51c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG23_ACR_DATA</name>
							<description>Receive Message23 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_CTRL_CMD</name>
					<description>Receive Message24 buffer command and control register</description>
					<addressOffset>0x520</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_ID</name>
					<description>Receive Message24 buffer Identifier register</description>
					<addressOffset>0x524</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_DATA_HIGH</name>
					<description>Receive Message24 buffer data high register</description>
					<addressOffset>0x528</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_DATA_LOW</name>
					<description>Receive Message24 buffer data low register</description>
					<addressOffset>0x52c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x530</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_AMR</name>
							<description>Receive Message24 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x534</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_ACR</name>
							<description>Receive Message24 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x538</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_AMR_DATA</name>
							<description>Receive Message24 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG24_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x53c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG24_ACR_DATA</name>
							<description>Receive Message24 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_CTRL_CMD</name>
					<description>Receive Message25 buffer command and control register</description>
					<addressOffset>0x540</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_ID</name>
					<description>Receive Message25 buffer Identifier register</description>
					<addressOffset>0x544</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_DATA_HIGH</name>
					<description>Receive Message25 buffer data high register</description>
					<addressOffset>0x548</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_DATA_LOW</name>
					<description>Receive Message25 buffer data low register</description>
					<addressOffset>0x54c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x550</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_AMR</name>
							<description>Receive Message25 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x554</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_ACR</name>
							<description>Receive Message25 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x558</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_AMR_DATA</name>
							<description>Receive Message25 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG25_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x55c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG25_ACR_DATA</name>
							<description>Receive Message25 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_CTRL_CMD</name>
					<description>Receive Message26 buffer command and control register</description>
					<addressOffset>0x560</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_ID</name>
					<description>Receive Message26 buffer Identifier register</description>
					<addressOffset>0x564</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_DATA_HIGH</name>
					<description>Receive Message26 buffer data high register</description>
					<addressOffset>0x568</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_DATA_LOW</name>
					<description>Receive Message26 buffer data low register</description>
					<addressOffset>0x56c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x570</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_AMR</name>
							<description>Receive Message26 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x574</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_ACR</name>
							<description>Receive Message26 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x578</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_AMR_DATA</name>
							<description>Receive Message26 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG26_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x57c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG26_ACR_DATA</name>
							<description>Receive Message26 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_CTRL_CMD</name>
					<description>Receive Message27 buffer command and control register</description>
					<addressOffset>0x580</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_ID</name>
					<description>Receive Message27 buffer Identifier register</description>
					<addressOffset>0x584</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_DATA_HIGH</name>
					<description>Receive Message27 buffer data high register</description>
					<addressOffset>0x588</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_DATA_LOW</name>
					<description>Receive Message27 buffer data low register</description>
					<addressOffset>0x58c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x590</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_AMR</name>
							<description>Receive Message27 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x594</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_ACR</name>
							<description>Receive Message27 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x598</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_AMR_DATA</name>
							<description>Receive Message27 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG27_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x59c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG27_ACR_DATA</name>
							<description>Receive Message27 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_CTRL_CMD</name>
					<description>Receive Message28 buffer command and control register</description>
					<addressOffset>0x5a0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_ID</name>
					<description>Receive Message28 buffer Identifier register</description>
					<addressOffset>0x5a4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_DATA_HIGH</name>
					<description>Receive Message28 buffer data high register</description>
					<addressOffset>0x5a8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_DATA_LOW</name>
					<description>Receive Message28 buffer data low register</description>
					<addressOffset>0x5ac</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x5b0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_AMR</name>
							<description>Receive Message28 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x5b4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_ACR</name>
							<description>Receive Message28 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x5b8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_AMR_DATA</name>
							<description>Receive Message28 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG28_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x5bc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG28_ACR_DATA</name>
							<description>Receive Message28 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_CTRL_CMD</name>
					<description>Receive Message29 buffer command and control register</description>
					<addressOffset>0x5c0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_ID</name>
					<description>Receive Message29 buffer Identifier register</description>
					<addressOffset>0x5c4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_DATA_HIGH</name>
					<description>Receive Message29 buffer data high register</description>
					<addressOffset>0x5c8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_DATA_LOW</name>
					<description>Receive Message29 buffer data low register</description>
					<addressOffset>0x5cc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x5d0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_AMR</name>
							<description>Receive Message29 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x5d4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_ACR</name>
							<description>Receive Message29 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x5d8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_AMR_DATA</name>
							<description>Receive Message29 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG29_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x5dc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG29_ACR_DATA</name>
							<description>Receive Message29 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_CTRL_CMD</name>
					<description>Receive Message30 buffer command and control register</description>
					<addressOffset>0x5e0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_ID</name>
					<description>Receive Message30 buffer Identifier register</description>
					<addressOffset>0x5e4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_DATA_HIGH</name>
					<description>Receive Message30 buffer data high register</description>
					<addressOffset>0x5e8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_DATA_LOW</name>
					<description>Receive Message30 buffer data low register</description>
					<addressOffset>0x5ec</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x5f0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_AMR</name>
							<description>Receive Message30 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x5f4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_ACR</name>
							<description>Receive Message30 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x5f8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_AMR_DATA</name>
							<description>Receive Message30 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG30_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x5fc</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG30_ACR_DATA</name>
							<description>Receive Message30 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_CTRL_CMD</name>
					<description>Receive Message31 buffer command and control register</description>
					<addressOffset>0x600</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WPNH</name>
							<description>Write protect not high&#10; 0: Bit[21:16] remain unchanged&#10; 1: The write protect is not set and bit[21:16] are modified, default&#10; The read back value of this bit is undefined</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR</name>
							<description>RTR bit; Control bit&#10; 0: This is a regular message&#10; 1: This is an RTR message.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDE</name>
							<description>Extended identifier bit; Control bit&#10; 0: This is a standard format message.&#10; 1: This is an extended format message.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DLC</name>
							<description>Data length code; Control bits&#10; 0: Message has 0 data byte.&#10; 1: Message has 1 data byte.&#10; ...&#10; 8: Message has 8 data bytes.&#10; 9:15: Message has 8 data bytes.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WPNL</name>
							<description>Write protect not low&#10; 0: Bits[6:3] remain unchanged&#10; 1: This write protect is not set and bits[6:3] are modified, default.&#10; This bit is always zero for read back</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LF</name>
							<description>Link flag; Control bit&#10; 0: This buffer is not linked to the next buffer&#10; 1: This buffer is linked with the next buffer</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<description>Receive interrupt enable; Control bit&#10; 0: Interrupt generation is disabled&#10; 1: Interrupt generation is enabled</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_REPLY</name>
							<description>Automatic message reply upon receipt of an RTR message; Control bit&#10; 0: Automatic RTR message handling disabled&#10; 1: Automatic RTR message handling enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TxBufferEbl</name>
							<description>Transaction buffer enable; Control bit&#10; 0: Buffer is disabled&#10; 1: Buffer is enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRabort</name>
							<description>RTR abort request; Command bit&#10; 0: Idle&#10; 1: Requests removal of a pending RTR message reply.&#10; The flag is cleared when the message was removed or when the message won arbitration.&#10; The TxReq flag is cleared at the same time</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTRP</name>
							<description>RTReply pending; Command bit&#10; 0: No RTR reply request pending&#10; 1: RTR reply request pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MsgAv_RTRS</name>
							<description>Message available/RTR sent; Command bit&#10; If RTRreply flag is set, this bit shows if an RTR auto-reply message has been sent, otherwise it indicates if the buffer contains a valid message.&#10; Read&#10; 0: Idle&#10; 1: New message available (RTRreply = 0), RTR auto-reply message sent (RTRreply = 1)&#10; Write&#10; 0: Idle&#10; 1: Acknowledges receipt of new message or transmission of RTR auto-reply message.&#10; Note: Before acknowledging receipt of a new message, the message content must be copied into system memory. Acknowledging a message clears the MsgAv flag.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_ID</name>
					<description>Receive Message31 buffer Identifier register</description>
					<addressOffset>0x604</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ID</name>
							<description>RxMessage0 buffer identifier (29-bit wide)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>29</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_DATA_HIGH</name>
					<description>Receive Message31 buffer data high register</description>
					<addressOffset>0x608</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_DATA_HIGH</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 1&#10; [23:16]: CAN data byte 2&#10; [15:8]: CAN data byte 3&#10; [7:0]: CAN data byte 4 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 4&#10; [23:16]: CAN data byte 3&#10; [15:8]: CAN data byte 2&#10; [7:0]: CAN data byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_DATA_LOW</name>
					<description>Receive Message31 buffer data low register</description>
					<addressOffset>0x60c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_DATA_LOW</name>
							<description>The byte mapping can be set using the CAN swap_endian configuration bit. &#10;swap_endian = 0, default:&#10; [31:24]: CAN data byte 5&#10; [23:16]: CAN data byte 6&#10; [15:8]: CAN data byte 7&#10; [7:0]: CAN data byte 8 &#10;swap_endian = 1&#10; [31:24]: CAN data byte 8&#10; [23:16]: CAN data byte 7&#10; [15:8]: CAN data byte 6&#10; [7:0]: CAN data byte 5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_AMR</name>
					<description>Acceptance mask register (AMR)</description>
					<addressOffset>0x610</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_AMR</name>
							<description>Receive Message31 buffer AMR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: Reserved&#10; AMR:&#10; 0: The incoming bit is checked against the respective ACR. The message is not accepted when the incoming bit does not match with the respective&#10; ACR flag.&#10; 1: The incoming bit is a "don't care"</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_ACR</name>
					<description>Acceptance code register (ACR)</description>
					<addressOffset>0x614</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_ACR</name>
							<description>Receive Message31 buffer ACR bits&#10; [31:3]: Identifier [2]: IDE [1]: RTR [0]: N/A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_AMR_DATA</name>
					<description>AMR- Data</description>
					<addressOffset>0x618</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_AMR_DATA</name>
							<description>Receive Message31 buffer AMR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_MSG31_ACR_DATA</name>
					<description>ACR- Data</description>
					<addressOffset>0x61c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RX_MSG31_ACR_DATA</name>
							<description>Receive Message31 buffer ACR Data bits&#10; [15:8]: CAN data byte 1&#10; [7:0]: CAN data byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_BUF_STATUS</name>
					<description>Receive (RX) message buffer status. This bundles message available (MsgAv) flags from all 32 receive message buffers.</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RxMessage31</name>
							<description>Message available in RxMessage buffer 31</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage30</name>
							<description>Message available in RxMessage buffer 30</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage29</name>
							<description>Message available in RxMessage buffer 29</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage28</name>
							<description>Message available in RxMessage buffer 28</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage27</name>
							<description>Message available in RxMessage buffer 27</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage26</name>
							<description>Message available in RxMessage buffer 26</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage25</name>
							<description>Message available in RxMessage buffer 25</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage24</name>
							<description>Message available in RxMessage buffer 24</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage23</name>
							<description>Message available in RxMessage buffer 23</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage22</name>
							<description>Message available in RxMessage buffer 22</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage21</name>
							<description>Message available in RxMessage buffer 21</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage20</name>
							<description>Message available in RxMessage buffer 20</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage19</name>
							<description>Message available in RxMessage buffer 19</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage18</name>
							<description>Message available in RxMessage buffer 18</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage17</name>
							<description>Message available in RxMessage buffer 17</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage16</name>
							<description>Message available in RxMessage buffer 16</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage15</name>
							<description>Message available in RxMessage buffer 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage14</name>
							<description>Message available in RxMessage buffer 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage13</name>
							<description>Message available in RxMessage buffer 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage12</name>
							<description>Message available in RxMessage buffer 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage11</name>
							<description>Message available in RxMessage buffer 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage10</name>
							<description>Message available in RxMessage buffer 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage9</name>
							<description>Message available in RxMessage buffer 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage8</name>
							<description>Message available in RxMessage buffer 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage7</name>
							<description>Message available in RxMessage buffer 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage6</name>
							<description>Message available in RxMessage buffer 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage5</name>
							<description>Message available in RxMessage buffer 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage4</name>
							<description>Message available in RxMessage buffer 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage3</name>
							<description>Message available in RxMessage buffer 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage2</name>
							<description>Message available in RxMessage buffer 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage1</name>
							<description>Message available in RxMessage buffer 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxMessage0</name>
							<description>Message available in RxMessage buffer 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ECR</name>
					<description>Error capture register</description>
					<addressOffset>0x01C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>Field</name>
							<description>This specifies the field of the ECR&#10; 0x00: Stopped&#10; 0x01: Synchronize&#10; 0x05: Interframe&#10; 0x06: Bus idle&#10; 0x07: Start of frame&#10; 0x08: Arbitration&#10; 0x09: Control&#10; 0x0A: Data&#10; 0x0B: CRC&#10; 0x0C: ACK&#10; 0x0D: End of frame&#10; 0x10: Error flag&#10; 0x11: Error echo&#10; 0x12: Error delimiter&#10; 0x18: Overload flag&#10; 0x19: Overload echo&#10; 0x1A: Overload delimiter Others: N/A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>Bit_number</name>
							<description>Bit number inside of field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>Rx_mode</name>
							<description>When asserted, the CAN controller is the receiver.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Tx_mode</name>
							<description>When asserted, the CAN controller is the transmitter.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Error_type</name>
							<description>Specifies different error types&#10; 0: Arbitration loss&#10; 1: Bit error&#10; 2: Bit stuffing error&#10; 3: Acknowledge error&#10; 4: Form error&#10; 5: CRC error Others: N/A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>Status</name>
							<description>Status of the ECR register&#10; 0: The ECR register captured an error or is in free running mode.&#10; 1: The ECR register set to sample the event.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ERROR_STATUS</name>
					<description>CAN error status indicator register</description>
					<addressOffset>0x010</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>rxgte96</name>
							<description>The receive error counter is greater or equal 96 dec.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>txgte96</name>
							<description>The transmit error counter is greater or equal 96 dec.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>error_state</name>
							<description>The error state of the CAN mode:&#10; 00: error active (normal operation)&#10; 01: error passive 1x: bus off</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>rx_err_cnt</name>
							<description>The receive error counter as defined in CAN 2.0 specification.&#10; When in bus-off state, this counter is used to count 128 groups of 11 receive bits.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>tx_err_cnt</name>
							<description>The transmit error counter as defined in CAN 2.0 specification.&#10; When it is greater than 255 dec, it is fixed at 255 dec.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_ENABLE</name>
					<description>Interrupt enable register</description>
					<addressOffset>0x004</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>sst_failure_enbl</name>
							<description>Single shot transmission failure interrupt enable.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>stuck_at_0_enbl</name>
							<description>Stuck at dominant error interrupt enable.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>rtr_msg_enbl</name>
							<description>RTR auto-reply message sent interrupt enable.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>rx_msg_enbl</name>
							<description>Receive message available interrupt enable.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>tx_msg_enbl</name>
							<description>Message transmitted interrupt enable.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>rx_msg_loss_enbl</name>
							<description>Received message lost interrupt enable.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>bus_off_enbl</name>
							<description>Bus off interrupt enable.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>crc_err_enbl</name>
							<description>CRC error interrupt enable.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>form_err_enbl</name>
							<description>Format error interrupt enable.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ack_err_enbl</name>
							<description>Acknowledge error interrupt enable.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>stuff_err_enbl</name>
							<description>Bit stuffing error interrupt enable.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>bit_err_enbl</name>
							<description>Bit error interrupt enable.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ovr_load_enbl</name>
							<description>Overload message detected interrupt enable.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>arb_loss_enbl</name>
							<description>Arbitration loss interrupt enable.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>Int_enbl</name>
							<description>Global interrupt enable flag.&#10; 0: All interrupts are disabled&#10; 1: Enabled interrupt sources are available</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_STATUS</name>
					<description>Interrupt status register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SST_FAILURE</name>
							<description>Single-shot transmission failure&#10; 0: Normal operation&#10; 1: A buffer set for single shot transmission experienced an arbitration loss or a bus error during transmission.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STUCK_AT_0</name>
							<description>Stuck at dominant error&#10; 0: Normal operation&#10; 1: Indicates if receive (RX) input remains stuck at 0 (dominant level) for more than 11 consecutive bit times.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTR_MSG</name>
							<description>RTR auto-reply message sent&#10; 0: Normal operation&#10; 1: Indicates that a RTR auto-reply message was sent.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_MSG</name>
							<description>Receive message available&#10; 0: Normal operation&#10; 1: Indicates a new message was successfully received and stored in a receive buffer which has its RxIntEbl flag asserted.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX_MSG</name>
							<description>Message transmitted&#10; 0: Normal operation&#10; 1: Indicates a message was successfully sent from a transmit buffer which has its TxIntEbl flag asserted.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_MSG_LOSS</name>
							<description>Received message lost&#10; 0: Normal operation&#10; 1: Indicates a newly received message couldn't be stored because the target message buffer was full (for example, its MsgAv flag was set).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUS_OFF</name>
							<description>Bus Off&#10; 0: Normal operation&#10; 1: Indicates that the CAN controller entered the bus-off error state.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRC_ERR</name>
							<description>CRC error&#10; 0: Normal operation&#10; 1: Indicates that a CAN crc error is detected.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORM_ERR</name>
							<description>Format error&#10; 0: Normal operation&#10; 1: Indicates that a CAN format error is detected.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACK_ERR</name>
							<description>Acknowledge error&#10; 0: Normal operation&#10; 1: Indicates that a CAN message acknowledgement error is detected.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STUFF_ERR</name>
							<description>Bit stuffing error&#10; 0: Normal operation&#10; 1: Indicates that a CAN bit stuffing error is detected.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_ERR</name>
							<description>Bit error&#10; 0: Normal operation&#10; 1: Indicates that a CAN bit error is detected.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVR_LOAD</name>
							<description>Overload message detected&#10; 0: Normal operation&#10; 1: Indicates that a CAN overload message is detected.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARB_LOSS</name>
							<description>Arbitration loss&#10; 0: Normal operation&#10; 1: The message arbitration was lost while sending a message. The message transmission is retried once the CAN bus is idle again.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>AHB_to_eNVM_0</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x60080000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x200</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ENVM_INT0</name>
				<value>17</value>
			</interrupt>
			<registers>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_5</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_6</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_9</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_9</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_10</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_10</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_11</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_12</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_13</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_13</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_14</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_14</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_15</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_16</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_17</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_17</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_18</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_18</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_19</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_19</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_20</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_20</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_21</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_21</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_22</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_22</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_23</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_23</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_24</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_25</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_25</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_26</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_26</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_27</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_27</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_28</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_28</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_29</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_29</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_30</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_30</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ASSEMBLY_BUFFER_31</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_31</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_5</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_6</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_9</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_9</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_10</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_10</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_11</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_12</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_13</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_13</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_14</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_14</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_15</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_16</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_17</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_17</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_18</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_18</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_19</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_19</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_20</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_20</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_21</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_21</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_22</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_22</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_23</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_23</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_24</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_25</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_25</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_26</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_26</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_27</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_27</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_28</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_28</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_29</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_29</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_30</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_30</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_WD_BUFFER_31</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_31</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_Status</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>READY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ERASE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_PROG_ERASE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_COUNT_THRE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>REFRESH_REQUIRED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ECC1</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ECC2</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD0_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD1_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD2_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD3_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DPD</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ACCESS_DENIED</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CMD_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LOCKED_REG_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_PAGE_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_FREQRNG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FREQRNG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_DPD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DPD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_ENB_CACHE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>NV_CE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_PAGE_LOCK_SET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PAGELOCKBIT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_DWSIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DWSIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_CMD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CMD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_INTEN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERASE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_PROG_ERASE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_COUNT_THRE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REFRESH_REQUIRED</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ECC1</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ECC2</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OPERATION_COMPLETE</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_DENIED_BY_PROTECTION</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_LOADED_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_CLRHINT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CLEAR_HINTERRUPT_OUTPUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLEAR_INTERNAL_ACCESS_DENIED_FLAG</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLEAR_INTERNAL_CMD_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM0_REQACCESS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RRA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>AHB_to_eNVM_1</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x600C0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x200</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ENVM_INT1</name>
				<value>18</value>
			</interrupt>
			<registers>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_5</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_6</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_9</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_9</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_10</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_10</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_11</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_12</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_13</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_13</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_14</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_14</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_15</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_16</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_17</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_17</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_18</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_18</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_19</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_19</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_20</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_20</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_21</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_21</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_22</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_22</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_23</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_23</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_24</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_25</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_25</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_26</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_26</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_27</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_27</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_28</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_28</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_29</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_29</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_30</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_30</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ASSEMBLY_BUFFER_31</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RD_DATA_ASSEM_BUFF_31</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_2</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_3</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_5</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_6</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_7</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_8</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_8</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_9</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_9</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_10</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_10</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_11</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_11</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_12</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_12</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_13</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_13</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_14</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_14</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_15</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_15</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_16</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_16</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_17</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_17</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_18</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_18</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_19</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_19</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_20</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_20</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_21</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_21</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_22</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_22</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_23</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_23</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_24</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_24</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_25</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_25</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_26</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_26</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_27</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_27</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_28</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_28</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_29</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_29</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_30</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_30</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_WD_BUFFER_31</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>WR_DATA_BUFF_31</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_Status</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>READY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ERASE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_PROG_ERASE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WRITE_COUNT_THRE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>REFRESH_REQUIRED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ECC1</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ECC2</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD0_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD1_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD2_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RD3_ECC_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DPD</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ACCESS_DENIED</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CMD_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LOCKED_REG_VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_PAGE_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_FREQRNG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FREQRNG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_DPD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DPD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_ENB_CACHE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>NV_CE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_PAGE_LOCK_SET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PAGELOCKBIT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_DWSIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DWSIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_CMD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CMD</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_INTEN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERASE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_VERIFY_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_PROG_ERASE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WRITE_COUNT_THRE_FAILURE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REFRESH_REQUIRED</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ECC1</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ECC2</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OPERATION_COMPLETE</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_DENIED_BY_PROTECTION</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_LOADED_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_CLRHINT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x158</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CLEAR_HINTERRUPT_OUTPUT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLEAR_INTERNAL_ACCESS_DENIED_FLAG</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLEAR_INTERNAL_CMD_WHEN_BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ENVM1_REQACCESS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RRA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>Timer</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40004000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x58</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIMER1_INTR</name>
				<value>14</value>
			</interrupt>
			<interrupt>
				<name>TIMER2_INTR</name>
				<value>15</value>
			</interrupt>
			<registers>
				<register>
					<name>TIM1VALUE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM1LOADVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1LOADVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM1BGLOADVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1BGLOADVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM1CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM1MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM1INTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM1RIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1RIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM1MIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM1MIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2VALUE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2VALUE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2LOADVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2LOADVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2BGLOADVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2BGLOADVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2INTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2RIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2RIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM2MIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM2MIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64VALUEU</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64VALUEU</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64VALUEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64VALUEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64LOADVALU</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64LOADVALU</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64LOADVALL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64LOADVALL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64BGLOADVALU</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64BGLOADVALU</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64BGLOADVALL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64BGLOADVALL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64CONTROL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM64MODECONTROL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM64INTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64RIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64RIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64MIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64MIS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TIM64MODE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TIM64MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>FDDR</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40021000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x54c</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>FDDR_PLL_CONFIG_LOW_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x500</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_REF_DEVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>PLL_FEEDBACK_DEVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_PLL_CONFIG_LOW_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x504</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_OUTPUT_DEVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PLL_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_PLL_CONFIG_HIGH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x508</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_FILTER_RANGE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKWIN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKCNT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PLL_BYPASS</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_1V2</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_MODE_3V3</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_FSE</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_PD</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FAC_CLKEN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DDR_CLK_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FACC_MUX_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x510</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FACC_STANDBY_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_SRC_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FACC_PRE_SRC_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_GMUX_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FACC_FAB_REF_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FACC_DEVISOR_RATIO</name>
					<description>No description provided for this register</description>
					<addressOffset>0x514</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FIC64_DEVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DEVISOR_A</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>BASE_DEVISOR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_PLL_DELAY_LINE_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x518</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_REF_DEL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PLL_FB_DEL_SEL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_SOFT_RESET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x51C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FDDR_CTLR_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FDDR_FIC64_SOFTRESET</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_IO_CALIB</name>
					<description>No description provided for this register</description>
					<addressOffset>0x520</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>NCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CALIB_START</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_TRIM</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_INTERRUPT_ENABLE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x524</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FPLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FPLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FABRIC_PLL_LOCK_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FABRIC_PLL_LOCKLOST_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FDDR_ECC_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IO_CALIB_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC64_INT_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_AXI_AHB_MODE_SEL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x528</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>F_AXI_AHB_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_PHY_SELF_REF_EN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x52C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PHY_SELF_REF_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FAB_PLL_CLK_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x530</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FAB_PLL_LOCK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FPLL_CLK_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x534</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FPLL_CLK_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_CLK_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x538</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABCALIBFAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_INTERRUPT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x53C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>PLL_LOCK_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLL_LOCKLOST_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FDDR_ECC_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IO_CALIB_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIC64_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_CLK_CALIB_CONFIG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x540</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FABCALIBSTART</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_IO_CALIB_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x544</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CALIB_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_NCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CALIB_PCODE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CALIB_NCOMP</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALIB_PCOMP</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FDDR_FATC_RESET</name>
					<description>No description provided for this register</description>
					<addressOffset>0x548</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FATC_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>Ethernet_MAC</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40041000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x200</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>MAC_INT</name>
				<value>12</value>
			</interrupt>
			<registers>
				<register>
					<name>EMAC_CFG1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TX_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNC_TX_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNC_RX_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX_FLOW_CTRL_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_FLOW_CTRL_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOP_BACK</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_TX_FUN</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_RX_FUN</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_TX_MAC_CTRL</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_RX_MAC_CTRL</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIMULATION_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOFT_RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_CFG2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>FULL_DUPLEX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRC_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PAD_CRC_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LENGTH_FIELD_CHECK</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HUGE_FRAME_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTERFACE_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PREAMBLE_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_IFG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BTOB_INTER_PACKET_GAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MIN_IFG_ENFORCE</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>NBTOB_INTER_PACKET_GAP_2</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>NBTOB_INTER_PACKET_GAP_1</name>
							<description>No description provided for this field</description>
							<bitOffset>24</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_HALF_DUPLEX</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>COLLISION_WINDOW</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>RETRANSMIT_MAX</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EXCESS_DEFER</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NO_BACK_OFF</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BACKPRESSURE_NOBACKOFF</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALT_BIN_EXP_BACKOFF_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALT_BIN_EXP_BACKOFF_TRUCATE</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FRAME_LENGTH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MAX_FRAME_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TEST</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1c</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>SLOT_TIME</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEST_PAUSE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REG_TX_FLOW_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MAX_FRAME_LENGTH</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_CFG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MGMT_CLK_SELECT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PREAMBLE_SUPPRESS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCAN_AUTO_INCR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_MII_MGMT</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_CMD</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>READ_CYCLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCAN_CYCLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>REG_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PHY_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MII_MGMT_CTRL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>MII_MGMT_STATUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_MII_INDICATOR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>BUSY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SCANNING</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>NOT_VALID</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_IF_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EN_JABBER_PROTECTION</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DISABLE_LINK_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NO_CIPHER</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_QUIET</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_PE100X</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_PERMII</name>
							<description>No description provided for this field</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PHYMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LHDMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GHDMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TBIMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESET_IF_MODULE</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_IF_STATUS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>LINK_FAIL</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FULL_DUPLEX</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LINK_OK</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>JABBER</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CLASH</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EXCESS_DEFER</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_STATION_ADDR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ADDR_BYTE4</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>ADDR_BYTE3</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>ADDR_BYTE2</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>ADDR_BYTE1</name>
							<description>No description provided for this field</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_STATION_ADDR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ADDR_BYTE6</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>ADDR_BYTE5</name>
							<description>No description provided for this field</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTRSTWT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTRSTSR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTRSTFR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTRSTST</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTRSTFT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WTMENREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRFENREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRFENREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STFENREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FTFENREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WTMENREPLY</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRFENREPLY</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRFENREPLY</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STFENREPLY</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FTFENREPLY</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGXOFFRTX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CFGSRTH_11_0</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGLWM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>CFGHWM</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>CFGFTTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>CFGHWMFT</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTFTRFM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_CFG5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTFTRMDC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
						<field>
							<name>HSTDFTRP</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CFGBYTMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTSRFULLCLR</name>
							<description>No description provided for this field</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS0</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMWADX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>HSTTRAMWADT</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>HSTTRAMWACK</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTTRAMWREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMWDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMADX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>HSTTRAMRDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>HSTTRAMACK</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTTRAMRREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS3</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMRDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS4</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMWADX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
						</field>
						<field>
							<name>HSTTRAMWDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS5</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTTRAMWDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS6</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTRRAMRADX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
						</field>
						<field>
							<name>HSTRAMRDATA</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>HSTRAMRACK</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSTRAMREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_FIFO_RAM_ACCESS7</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>HSTRAMRDAT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TR64</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TR64</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TR127</name>
					<description>No description provided for this register</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TR127</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TR255</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TR255</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TR511</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TR511</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TR1K</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TR1K</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TRMAX</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TRMAX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TRMGV</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TRMGV</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RBYT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RBYT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RPKT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RPKT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RFCS</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RFCS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RMCA</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RMAC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RBCA</name>
					<description>No description provided for this register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RBCA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>22</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RXCF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RXCF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RXPF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RXPF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RXUO</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RXUO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RALN</name>
					<description>No description provided for this register</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RALN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RFLR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RFLR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RCDE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RCDE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RCSE</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RCSE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RUND</name>
					<description>No description provided for this register</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RUND</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_ROVR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>ROVR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RFRG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RFRG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RJBR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RJBR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_RDRP</name>
					<description>No description provided for this register</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>RDRP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TBYT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TBKT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TPKT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TPKT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TMCA</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TPKT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TBCA</name>
					<description>No description provided for this register</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TBCA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>18</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TXPF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXPF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TDFR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TDFR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TEDF</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TEDF</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TSCL</name>
					<description>No description provided for this register</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TSCL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TMCL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TMCL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TLCL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TLCL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TXCL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXCL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TNCL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TNCL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TPFH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TPFH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TDRP</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TDRP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TJBR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TJBR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TFCS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TFCS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TXCF</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TXCS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TOVR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TOVR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TUND</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TUND</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_TFRG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>TFRG</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_CAR1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>C1RDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RJB</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RFR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1ROV</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RUN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RCS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RCD</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RFL</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RAL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RXU</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RXP</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RXC</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RBC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RMC</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RFC</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RPK</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1RBY</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1MGV</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1MAX</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C11K</name>
							<description>No description provided for this field</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1511</name>
							<description>No description provided for this field</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1255</name>
							<description>No description provided for this field</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C1127</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C164</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_CAR2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>C2TDP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TPH</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TNC</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TXC</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TLC</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TMA</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TSC</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TED</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TDF</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TPF</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TBC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TMC</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TPK</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TBY</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TFG</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TUN</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TOV</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TCF</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TFC</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>C2TJB</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_CAM1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>M1RDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RJB</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RFR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1ROV</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RUN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RCS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RCD</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RFL</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RAL</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RXU</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RXP</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RXC</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RBC</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RMC</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RFC</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RPK</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1RBY</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1MGV</name>
							<description>No description provided for this field</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1MAX</name>
							<description>No description provided for this field</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M11K</name>
							<description>No description provided for this field</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1511</name>
							<description>No description provided for this field</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1255</name>
							<description>No description provided for this field</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1127</name>
							<description>No description provided for this field</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M164</name>
							<description>No description provided for this field</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMAC_CAM2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>M2TDP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TPH</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TNC</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TXC</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TLC</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TMA</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TSC</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TED</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TDF</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TPF</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TBC</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TMC</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TPK</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TBY</name>
							<description>No description provided for this field</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TFG</name>
							<description>No description provided for this field</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TUN</name>
							<description>No description provided for this field</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TOV</name>
							<description>No description provided for this field</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TCF</name>
							<description>No description provided for this field</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TFC</name>
							<description>No description provided for this field</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M2TJB</name>
							<description>No description provided for this field</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>USB</name>
			<version>0.0.500</version>
			<description>No description provided for this peripheral</description>
			<baseAddress>0x40043000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x36C</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>USB_MC_INT</name>
				<value>20</value>
			</interrupt>
			<interrupt>
				<name>USB_DMA_INT</name>
				<value>21</value>
			</interrupt>
			<registers>
				<register>
					<name>USB_IRQ_EN_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xB</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SU_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REBA_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOF_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CO_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DC_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>VB_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_FRAME_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xC</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>FRAME_NUMBER</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_INDEX_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xE</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SEL_END_POINT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TEST_MODE_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xF</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TEST_SE0_NAK</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEST_J</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEST_K</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEST_PACKET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_HS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_FS</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_ACCESS</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_HOST</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_MAX_P_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>TXMAXP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
						<field>
							<name>M_1</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CSROL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAEND</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUPEND</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRV_RX_PKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRV_SETUP_END</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CSROL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSROL_PERIPHERAL</alternateRegister>
					<addressOffset>0x12</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STATUS_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSROL_PERIPHERAL</alternateRegister>
					<addressOffset>0x12</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSROL_PERIPHERAL</alternateRegister>
					<addressOffset>0x12</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CSR0H_HOST</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>FLUSH_FIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIS_PING</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CSROH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSR0H_HOST</alternateRegister>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>FLUSH_FIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSR0H_HOST</alternateRegister>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CSR0H_HOST</alternateRegister>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_MAX_P_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
						<field>
							<name>M_1</name>
							<description>No description provided for this field</description>
							<bitOffset>11</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x16</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x16</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x17</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x17</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_COUNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ENDPOINT_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_COUNT0_REG</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_RX_COUNT_REG</alternateRegister>
					<addressOffset>0x18</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ENDPOINT_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TYPE0_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TXTYPE_REG</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_TYPE0_REG</alternateRegister>
					<addressOffset>0x1A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_NAK_LIMIT0_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ENDPOINT0_NAK_LIMIT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_INTERVAL_REG</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_NAK_LIMIT0_REG</alternateRegister>
					<addressOffset>0x1B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_TYPE_REG_1</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_TYPE_REG_2</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CFG_DATA_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1F</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>UTMI_DATA_WIDTH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SOFCONE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DYNFIFO_SIZING</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HBTXE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HBRXE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BIGENDIAN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MPTXE</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MPRXE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_FIFO_SIZE_REG</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_CFG_DATA_REG</alternateRegister>
					<addressOffset>0x1F</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FIFO_ZIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_FIFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EP0_TXRXDATA_ACC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_FIFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EP1_TXRXDATA_ACC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_FIFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EP2_TXRXDATA_ACC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_FIFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EP3_TXRXDATA_ACC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_FIFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>EP4_TXRXDATA_ACC</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_DEV_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x60</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SESSION</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HOSTREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HOSTMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VBUS</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LSDEV</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FSDEV</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>B_DEVICE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_MISC_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x61</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_EDMA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TX_EDMA</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x62</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DPB</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x63</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DPB</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_FIFO_ADD_RANGE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x64</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ADDRESS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_FIFO_ADD_RANGE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x66</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ADDRESS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_VBUS_CSR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x68</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>VCONTROL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_HW_VERSION</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>MINOR_VERSION_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MAJOR_VERSION_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_VBUS_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x70</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>USE_EXT_VBUS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>USE_EXT_VBUS_IND</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_CARKIT_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x71</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DISABLE_UTMI</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CARKIT_ACTIVE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALT_INT_EVENT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CANCEL_CARKIT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RX_CMD_EVENT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CARKIT_ACTIVE_END</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_IRQ_MASK_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x72</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>REG_INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALT_INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ACTIVEEND_INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCMD_INT_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_IRQ_SRC_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x73</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>REG_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALT_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ACTIVEEND_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXCMD_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_DATA_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x74</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ULPI_REG_DATA</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_ADDR_RANGE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x75</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ULPI_REG_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_REG_CTRL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x76</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ULPI_REG_REQ</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ULPI_REG_CMPLT</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ULPI_RDNWR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_RAW_DATA_ASYNC</name>
					<description>No description provided for this register</description>
					<addressOffset>0x77</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DATA_1</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DATA_2</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DATA_3</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_ULPI_RAW_DATA_SYNC</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_ULPI_RAW_DATA_ASYNC</alternateRegister>
					<addressOffset>0x77</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LINE_STAT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VBUS_STATE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RX_EVENT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ID</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALT_INT</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP_INFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x78</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_END_POINT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RX_END_POINT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RAM_INFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x79</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RAM_BITS</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DMA_CHAINS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LINK_INFO_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>WTID</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WTCON</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_VP_LEN_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>VPLEN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_HS_EOF1_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>HS_EOF1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_FS_EOF1_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>FS_EOF1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LS_EOF1_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LS_EOF1</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_SOFT_RESET_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x7F</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>NRST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NRSTX</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x100</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0_TX_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x102</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP0_TX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x102</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x103</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP0_TX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x103</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x104</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0_RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x106</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP0_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x106</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x107</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP0_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x107</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x108</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP0_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP0_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP0_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP0_TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP0_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EP0_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EP0_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_RX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP0_RX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x10E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP0_TX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP0_RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x110</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_TX_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x112</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP1_TX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x112</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x113</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP1_TX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x113</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x114</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x116</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP1_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x116</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x117</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP1_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x117</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x118</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP1_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP1_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP1_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP1_TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP1_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EP1_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EP1_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP1_RX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x11E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP1_TX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP1_RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x120</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP2_TX_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x122</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP2_TX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x122</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x123</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP2_TX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x123</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x124</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP2_RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x126</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP2_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x126</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x127</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP2_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x127</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x128</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP2_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP2_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP2_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP2_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP2_TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP2_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EP2_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EP2_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP2_RX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x12E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP2_TX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP2_RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x130</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP3_TX_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x132</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP3_TX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x132</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x133</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP3_TX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x133</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x134</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP3_RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x136</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP3_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x136</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x137</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP3_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x137</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x138</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP3_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP3_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP3_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP3_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP3_TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP3_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EP3_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EP3_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP3_RX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x13E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP3_TX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP3_RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x140</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP4_TX_MAP</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x142</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNDERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP4_TX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x142</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFO_NOT_EMPTY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SETUP_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x143</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP4_TX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x143</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_REQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRC_DATA_TOG</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOSET</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_MAX_P</name>
					<description>No description provided for this register</description>
					<addressOffset>0x144</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP4_RX_MAX_P</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_CSRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x146</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVERRUN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENDSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SENTSTALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_CSRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP4_RX_CSRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x146</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RXPKTRDY</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOFULL</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NAK_TIMEOUT</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLUSHFIFO</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REQ_PKT</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_STALL</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_DATA_TAG</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_CSRH_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x147</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISO</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_CSRH_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_EP4_RX_CSRH_PERIPHERAL</alternateRegister>
					<addressOffset>0x147</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>INCOMP_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TOGGLE_WRITE_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PID_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAREQ_EN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOREQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCLEAR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x148</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP4_RX_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP4_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP4_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>EP4_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP4_TX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_TYPE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP4_TGT_ENDPOINT_NUM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>EP4_PROTOCOL</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EP4_SPEED</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_INTERVAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14D</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP4_RX_INTERVAL</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_FIFO_SIZE</name>
					<description>No description provided for this register</description>
					<addressOffset>0x14E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>EP4_TX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP4_RX_FIFO_SIZE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_REQ_PKT_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x300</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0_REQ_PKT_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_REQ_PKT_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x304</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_REQ_PKT_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_REQ_PKT_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x308</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP2_REQ_PKT_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_REQ_PKT_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x30C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP3_REQ_PKT_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_REQ_PKT_COUNT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x310</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP4_REQ_PKT_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_DPKT_BUF_DIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x340</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_RXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP2_RXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP3_RXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP4_RXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_DPKT_BUF_DIS</name>
					<description>No description provided for this register</description>
					<addressOffset>0x342</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_TXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP2_TXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP3_TXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP4_TXDPKTBUF_DIS</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_C_T_UCH</name>
					<description>No description provided for this register</description>
					<addressOffset>0x344</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>C_T_UCH</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_C_T_HHSRTN_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x346</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>C_T_HHSRTN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_C_T_HSBT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x348</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>HS_TIMEOUT_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_DMA_INT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x200</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>CH1_DMA_INTR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH2_DMA_INTR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH3_DMA_INTR</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CH4_DMA_INTR</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH1_DMA_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x204</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_IE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_EP</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DMA_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_BRSTM</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH1_DMA_ADDR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x208</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH1_DMA_COUNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x20C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH2_DMA_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x214</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_IE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_EP</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DMA_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_BRSTM</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH2_DMA_ADDR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x218</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH2_DMA_COUNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x21C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH3_DMA_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x224</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_IE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_EP</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DMA_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_BRSTM</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH3_DMA_ADDR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x228</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH3_DMA_COUNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x22C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH4_DMA_CTRL_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x234</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA_ENABLE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DIR</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_IE</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_EP</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DMA_ERR</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_BRSTM</name>
							<description>No description provided for this field</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH4_DMA_ADDR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x238</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_CH4_DMA_COUNT_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x23C</addressOffset>
					<size>32</size>
					<fields>
						<field>
							<name>DMA_COUNT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x80</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x82</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP0_TX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x83</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x88</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_TX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP1_RX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8F</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x90</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x92</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_TX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x93</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x94</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x96</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP2_RX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x97</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x98</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9A</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_TX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9B</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9C</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9E</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP3_RX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0x9F</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA0</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA2</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_TX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA3</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>TX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_FUNC_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA4</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_HUB_ADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA6</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_AADR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MULTI_TRANSLATOR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_EP4_RX_HUB_PORT</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA7</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>RX_HUB_PORT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_ATTR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x360</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>LINK_STATE</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HIRD</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RMTWAK</name>
							<description>No description provided for this field</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ENDPNT</name>
							<description>No description provided for this field</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_CTRL_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x362</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMXMT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMRES</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNAK</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_CTRL_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_LPM_CTRL_PERIPHERAL</alternateRegister>
					<addressOffset>0x362</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMXMT</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMRES</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_INTR_EN</name>
					<description>No description provided for this register</description>
					<addressOffset>0x363</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMSTEN</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNYEN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMACKEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNCEN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMRESEN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMERREN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_INTR_PERIPHERAL</name>
					<description>No description provided for this register</description>
					<addressOffset>0x364</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMACK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNC</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMRES</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMERR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_INTR_HOST</name>
					<description>No description provided for this register</description>
					<alternateRegister>USB_LPM_INTR_PERIPHERAL</alternateRegister>
					<addressOffset>0x364</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMST</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNY</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMACK</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMNC</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMRES</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LPMERR</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_LPM_FADDR</name>
					<description>No description provided for this register</description>
					<addressOffset>0x365</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>LPMFADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_FADDR_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x0</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>FUNC_ADDR</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_POWER_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x1</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>ENABLE_SUSPENDM</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SUSPEND_MODE</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RESUME</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HSMODE</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HSENAB</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SOFT_CONN</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ISO_UPDATE</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_IRQ_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x2</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP1_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP2_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP3_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP4_TX</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RX_IRQ_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x4</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_RX</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP2_RX</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP3_RX</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EP4_RX</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_TX_IRQ_EN_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x6</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP0</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP1_TXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP2_TXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP3_TXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP4_TXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_RXIRQ_EN_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0x8</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EP1_RXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP2_RXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP3_RXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EP4_RXEN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USB_IRQ_REG</name>
					<description>No description provided for this register</description>
					<addressOffset>0xA</addressOffset>
					<size>8</size>
					<fields>
						<field>
							<name>SUSPEND</name>
							<description>No description provided for this field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RESUME</name>
							<description>No description provided for this field</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RESET</name>
							<description>No description provided for this field</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SOF</name>
							<description>No description provided for this field</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CONN</name>
							<description>No description provided for this field</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DISCONN</name>
							<description>No description provided for this field</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SESS_REQ</name>
							<description>No description provided for this field</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>VBUS_ERROR</name>
							<description>No description provided for this field</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>
