\hypertarget{tmt_8hh_source}{}\doxysection{tmt.\+hh}
\label{tmt_8hh_source}\index{tmt.hh@{tmt.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::tmt\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} tmt : uint64\_t \{}
\DoxyCodeLine{00005         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00006         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         OCR = 0x01b7, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00010         OCR\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f0400000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00011         OCR\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.}}
\DoxyCodeLine{00012         OCR\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3f0400000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00013         OCR\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00014         OFFCORE\_RESPONSE\_0 = 0x01b7, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00015         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f0400000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00016         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.}}
\DoxyCodeLine{00017         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3f0400000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00018         OFFCORE\_RESPONSE\_0\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00019         OFFCORE\_RESPONSE\_1 = 0x02b7, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00020         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_L3\_MISS = 0x3f0400000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.}}
\DoxyCodeLine{00021         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_RFO\_ANY\_RESPONSE = 0x1000200ull, \textcolor{comment}{// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.}}
\DoxyCodeLine{00022         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_L3\_MISS = 0x3f0400000100ull, \textcolor{comment}{// Counts demand data reads that was not supplied by the L3 cache.}}
\DoxyCodeLine{00023         OFFCORE\_RESPONSE\_1\_\_MASK\_\_INTEL\_TMT\_OCR\_\_DEMAND\_DATA\_RD\_ANY\_RESPONSE = 0x1000100ull, \textcolor{comment}{// Counts demand data reads that have any response type.}}
\DoxyCodeLine{00024         MEM\_LOAD\_UOPS\_RETIRED = 0x00d1, \textcolor{comment}{// Counts the number of load uops retired that hit the level 1 data cache}}
\DoxyCodeLine{00025         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_MISS = 0x1000ull, \textcolor{comment}{// Counts the number of load uops retired that miss in the level 2 cache}}
\DoxyCodeLine{00026         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_MISS = 0x0800ull, \textcolor{comment}{// Counts the number of load uops retired that miss in the level 1 data cache}}
\DoxyCodeLine{00027         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_HIT = 0x0400ull, \textcolor{comment}{// Counts the number of load uops retired that miss in the level 3 cache}}
\DoxyCodeLine{00028         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_HIT = 0x0200ull, \textcolor{comment}{// Counts the number of load uops retired that hit in the level 2 cache}}
\DoxyCodeLine{00029         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_HIT = 0x0100ull, \textcolor{comment}{// Counts the number of load uops retired that hit the level 1 data cache}}
\DoxyCodeLine{00030         MEM\_UOPS\_RETIRED = 0x00d0, \textcolor{comment}{// Counts the number of load uops retired.}}
\DoxyCodeLine{00031         MEM\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8200ull, \textcolor{comment}{// Counts the number of store uops retired.}}
\DoxyCodeLine{00032         MEM\_UOPS\_RETIRED\_\_MASK\_\_INTEL\_TMT\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x8100ull, \textcolor{comment}{// Counts the number of load uops retired.}}
\DoxyCodeLine{00033         CYCLES\_DIV\_BUSY = 0x00cd, \textcolor{comment}{// Counts cycles the floating point divider or integer divider or both are busy.  Does not imply a stall waiting for either divider.}}
\DoxyCodeLine{00034         CYCLES\_DIV\_BUSY\_\_MASK\_\_INTEL\_TMT\_CYCLES\_DIV\_BUSY\_\_ANY = 0x0000ull, \textcolor{comment}{// Counts cycles the floating point divider or integer divider or both are busy.  Does not imply a stall waiting for either divider.}}
\DoxyCodeLine{00035         BR\_MISP\_RETIRED = 0x00c5, \textcolor{comment}{// Counts the number of mispredicted branch instructions retired.}}
\DoxyCodeLine{00036         BR\_MISP\_RETIRED\_\_MASK\_\_INTEL\_TMT\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000ull, \textcolor{comment}{// Counts the number of mispredicted branch instructions retired.}}
\DoxyCodeLine{00037         BR\_INST\_RETIRED = 0x00c4, \textcolor{comment}{// Counts the number of branch instructions retired for all branch types.}}
\DoxyCodeLine{00038         BR\_INST\_RETIRED\_\_MASK\_\_INTEL\_TMT\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0000ull, \textcolor{comment}{// Counts the number of branch instructions retired for all branch types.}}
\DoxyCodeLine{00039         MACHINE\_CLEARS = 0x00c3, \textcolor{comment}{// Counts all machine clears due to}}
\DoxyCodeLine{00040         MACHINE\_CLEARS\_\_MASK\_\_INTEL\_TMT\_MACHINE\_CLEARS\_\_ANY = 0x0000ull, \textcolor{comment}{// Counts all machine clears due to}}
\DoxyCodeLine{00041         ITLB\_MISSES = 0x0085, \textcolor{comment}{// Page walk completed due to an instruction fetch in a 4K page.}}
\DoxyCodeLine{00042         ITLB\_MISSES\_\_MASK\_\_INTEL\_TMT\_ITLB\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Page walk completed due to an instruction fetch in a 2M or 4M page.}}
\DoxyCodeLine{00043         ITLB\_MISSES\_\_MASK\_\_INTEL\_TMT\_ITLB\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Page walk completed due to an instruction fetch in a 4K page.}}
\DoxyCodeLine{00044         ITLB = 0x0081, \textcolor{comment}{// Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.}}
\DoxyCodeLine{00045         ITLB\_\_MASK\_\_INTEL\_TMT\_ITLB\_\_FILLS = 0x0400ull, \textcolor{comment}{// Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.}}
\DoxyCodeLine{00046         ICACHE = 0x0080, \textcolor{comment}{// Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss).}}
\DoxyCodeLine{00047         ICACHE\_\_MASK\_\_INTEL\_TMT\_ICACHE\_\_ACCESSES = 0x0300ull, \textcolor{comment}{// Counts requests to the Instruction Cache (ICache) for one or more bytes cache Line.}}
\DoxyCodeLine{00048         ICACHE\_\_MASK\_\_INTEL\_TMT\_ICACHE\_\_MISSES = 0x0200ull, \textcolor{comment}{// Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss).}}
\DoxyCodeLine{00049         DTLB\_STORE\_MISSES = 0x0049, \textcolor{comment}{// Page walk completed due to a demand data store to a 4K page.}}
\DoxyCodeLine{00050         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_TMT\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Page walk completed due to a demand data store to a 2M or 4M page.}}
\DoxyCodeLine{00051         DTLB\_STORE\_MISSES\_\_MASK\_\_INTEL\_TMT\_DTLB\_STORE\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Page walk completed due to a demand data store to a 4K page.}}
\DoxyCodeLine{00052         LONGEST\_LAT\_CACHE = 0x002e, \textcolor{comment}{// Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache}}
\DoxyCodeLine{00053         LONGEST\_LAT\_CACHE\_\_MASK\_\_INTEL\_TMT\_LONGEST\_LAT\_CACHE\_\_REFERENCE = 0x4f00ull, \textcolor{comment}{// Counts memory requests originating from the core that reference a cache line in the last level cache. If the platform has an L3 cache}}
\DoxyCodeLine{00054         LONGEST\_LAT\_CACHE\_\_MASK\_\_INTEL\_TMT\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100ull, \textcolor{comment}{// Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache}}
\DoxyCodeLine{00055         DTLB\_LOAD\_MISSES = 0x0008, \textcolor{comment}{// Page walk completed due to a demand load to a 4K page.}}
\DoxyCodeLine{00056         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_TMT\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x0400ull, \textcolor{comment}{// Page walk completed due to a demand load to a 2M or 4M page.}}
\DoxyCodeLine{00057         DTLB\_LOAD\_MISSES\_\_MASK\_\_INTEL\_TMT\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x0200ull, \textcolor{comment}{// Page walk completed due to a demand load to a 4K page.}}
\DoxyCodeLine{00058         CPU\_CLK\_UNHALTED = 0x003c, \textcolor{comment}{// Counts the number of unhalted core clock cycles. (Fixed event)}}
\DoxyCodeLine{00059         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_TMT\_CPU\_CLK\_UNHALTED\_\_REF = 0x0100ull, \textcolor{comment}{// Counts the number of unhalted reference clock cycles at TSC frequency.}}
\DoxyCodeLine{00060         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_TMT\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0000ull, \textcolor{comment}{// Counts the number of unhalted core clock cycles.}}
\DoxyCodeLine{00061         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_TMT\_CPU\_CLK\_UNHALTED\_\_CORE = 0x0000ull, \textcolor{comment}{// Counts the number of unhalted core clock cycles.}}
\DoxyCodeLine{00062         CPU\_CLK\_UNHALTED\_\_MASK\_\_INTEL\_TMT\_CPU\_CLK\_UNHALTED\_\_REF\_TSC = 0x0300ull, \textcolor{comment}{// Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)}}
\DoxyCodeLine{00063         }
\DoxyCodeLine{00064     \};}
\DoxyCodeLine{00065 \};}
\DoxyCodeLine{00066 }
\DoxyCodeLine{00067 \textcolor{keyword}{namespace }tmt = optkit::intel::tmt;}

\end{DoxyCode}
