Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/VM_share/Nexys2_programmer/testbench_isim_beh.exe -prj /home/ise/VM_share/Nexys2_programmer/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/UART.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/queue_8_8.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/ps2_host.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/reg_file.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/PC.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/hazard_unit.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/decode_unit.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/ALU.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/timer.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/serial.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/Nexys2_PS2_driver.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/Nexys2_memory_controller.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/Nexys2_hex_driver.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/keyboard.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/PLL0.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/ipcore_dir/BRAM_16K.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/IOMM16.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/interrupt_controller.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/CPU/NeonFox.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/button_debounce.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/Toplevel.v" into library work
Analyzing Verilog file "/home/ise/VM_share/Nexys2_programmer/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/VM_share/Nexys2_programmer/Toplevel.v" Line 398: Size mismatch in connection of port <p2_address>. Formal port size is 23-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 97928 KB
Fuse CPU Usage: 510 ms
Compiling module BUFG
Compiling module IBUFG
Compiling module dcm_sp_clock_divide_by_2
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_clock_lost
Compiling module DCM_SP(CLKIN_PERIOD=20.0)
Compiling module PLL0
Compiling module hexdriver
Compiling module frame_clk
Compiling module Nexys2_hex_driver
Compiling module button_debounce
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module BRAM_16K
Compiling module queue_8_8
Compiling module UART
Compiling module serial
Compiling module ps2_host
Compiling module keyboard
Compiling module Nexys2_PS2_driver
Compiling module timer
Compiling module interrupt_controller
Compiling module IOMM
Compiling module Nexys2_memory_controller
Compiling module reg_file
Compiling module ALU
Compiling module call_stack
Compiling module PC
Compiling module decode_unit
Compiling module hazard_unit
Compiling module NeonFox
Compiling module Nexys2_programmer
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 37 Verilog Units
Built simulation executable /home/ise/VM_share/Nexys2_programmer/testbench_isim_beh.exe
Fuse Memory Usage: 104732 KB
Fuse CPU Usage: 750 ms
GCC CPU Usage: 2820 ms
