--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml fetch_module.twx fetch_module.ncd -o fetch_module.twr
fetch_module.pcf

Design file:              fetch_module.ncd
Physical constraint file: fetch_module.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
add_out<0>  |         8.242(R)|      SLOW  |         3.491(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<1>  |         8.491(R)|      SLOW  |         3.648(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<2>  |         8.681(R)|      SLOW  |         3.694(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<3>  |         8.777(R)|      SLOW  |         3.641(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<4>  |         8.865(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<5>  |         8.760(R)|      SLOW  |         3.591(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<6>  |         9.025(R)|      SLOW  |         3.652(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<7>  |         9.352(R)|      SLOW  |         3.737(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<8>  |         9.136(R)|      SLOW  |         3.563(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<9>  |         9.480(R)|      SLOW  |         3.757(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<10> |         9.399(R)|      SLOW  |         3.682(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<11> |         9.388(R)|      SLOW  |         3.641(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<12> |         9.680(R)|      SLOW  |         3.701(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<13> |         9.781(R)|      SLOW  |         3.767(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<14> |         9.941(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<15> |        10.342(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<16> |         9.720(R)|      SLOW  |         3.815(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<17> |         9.910(R)|      SLOW  |         3.744(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<18> |        10.286(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<19> |        10.351(R)|      SLOW  |         4.164(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<20> |        10.351(R)|      SLOW  |         4.059(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<21> |        10.216(R)|      SLOW  |         4.158(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<22> |        10.156(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<23> |        10.276(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<24> |        10.543(R)|      SLOW  |         4.103(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<25> |        10.033(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<26> |        10.107(R)|      SLOW  |         3.923(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<27> |         9.989(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<28> |        10.118(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<29> |         9.720(R)|      SLOW  |         3.657(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<30> |        10.199(R)|      SLOW  |         4.017(R)|      FAST  |clk_BUFGP         |   0.000|
add_out<31> |         9.726(R)|      SLOW  |         3.598(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<0> |         9.526(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         9.163(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         9.600(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         9.608(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         9.616(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         9.564(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         9.665(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         9.259(R)|      SLOW  |         3.883(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<8> |         9.098(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<9> |         9.424(R)|      SLOW  |         3.972(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<10>|         9.170(R)|      SLOW  |         3.971(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<11>|         9.271(R)|      SLOW  |         3.775(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<12>|         9.032(R)|      SLOW  |         3.683(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<13>|         9.451(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<14>|         9.207(R)|      SLOW  |         3.775(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.194|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 12 16:21:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



