EESchema-LIBRARY Version 2.3  Date: 25/05/2011 21:47:41
#encoding utf-8
#
# -NPN-2C-BCE
#
DEF -NPN-2C-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN2C
F0 "T" -400 300 50 H V L B
F1 "-NPN-2C-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -95
P 2 1 0 0 60 -95 80 -95
P 2 1 0 0 80 -95 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C@1 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-2C-ECB
#
DEF -NPN-2C-ECB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN2C
F0 "T" -400 300 50 H V L B
F1 "-NPN-2C-ECB" -400 200 50 H V L B
F2 "transistor-SOT89-ECB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -95
P 2 1 0 0 60 -95 80 -95
P 2 1 0 0 80 -95 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C@1 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-SOT23-EBC
#
DEF -NPN-SOT23-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-SOT23-EBC" -400 200 50 H V L B
F2 "transistor-SOT23-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-SOT89-BCE
#
DEF -NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-SOT93
#
DEF -NPN-SOT93 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-SOT93" -400 200 50 H V L B
F2 "transistor-SOT93" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-SOT93V
#
DEF -NPN-SOT93V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-SOT93V" -400 200 50 H V L B
F2 "transistor-SOT93V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO126
#
DEF -NPN-TO126 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO126" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO126V
#
DEF -NPN-TO126V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO126V" -400 200 50 H V L B
F2 "transistor-TO126V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO18-
#
DEF -NPN-TO18- T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO18-" -400 200 50 H V L B
F2 "transistor-TO18-" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO202
#
DEF -NPN-TO202 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO202" -400 200 50 H V L B
F2 "transistor-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO202V
#
DEF -NPN-TO202V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO202V" -400 200 50 H V L B
F2 "transistor-TO202V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO218
#
DEF -NPN-TO218 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO218" -400 200 50 H V L B
F2 "transistor-TO218" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO218V
#
DEF -NPN-TO218V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO218V" -400 200 50 H V L B
F2 "transistor-TO218V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO220
#
DEF -NPN-TO220 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO220" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO220V
#
DEF -NPN-TO220V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO220V" -400 200 50 H V L B
F2 "transistor-TO220V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO225AA
#
DEF -NPN-TO225AA T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO225AA" -400 200 50 H V L B
F2 "transistor-TO225AA" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO3/
#
DEF -NPN-TO3/ T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO3/" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO5
#
DEF -NPN-TO5 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO5" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO66
#
DEF -NPN-TO66 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO66" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO92
#
DEF -NPN-TO92 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO92" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO92-E1
#
DEF -NPN-TO92-E1 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO92-E1" -400 200 50 H V L B
F2 "transistor-TO92-E1" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO92-ECB
#
DEF -NPN-TO92-ECB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO92-ECB" -400 200 50 H V L B
F2 "transistor-TO92-ECB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TO92L
#
DEF -NPN-TO92L T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TO92L" -400 200 50 H V L B
F2 "transistor-TO92L" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TOP3
#
DEF -NPN-TOP3 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TOP3" -400 200 50 H V L B
F2 "transistor-TOP3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -NPN-TOP3V
#
DEF -NPN-TOP3V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "-NPN-TOP3V" -400 200 50 H V L B
F2 "transistor-TOP3V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-2C-BCE
#
DEF -PNP-2C-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP2C
F0 "T" -400 300 50 H V L B
F1 "-PNP-2C-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 106
P 2 1 0 0 62 106 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 75 87
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 60 100 30 65
P 2 1 0 0 30 65 75 70
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 45 70
P 2 1 0 0 45 70 65 75
P 2 1 0 0 65 75 60 80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X C@1 C@1 100 -100 100 D 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-2C-ECB
#
DEF -PNP-2C-ECB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP2C
F0 "T" -400 300 50 H V L B
F1 "-PNP-2C-ECB" -400 200 50 H V L B
F2 "transistor-SOT89-ECB" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 106
P 2 1 0 0 62 106 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 75 87
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 60 100 30 65
P 2 1 0 0 30 65 75 70
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 45 70
P 2 1 0 0 45 70 65 75
P 2 1 0 0 65 75 60 80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X C@1 C@1 100 -100 100 D 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-SOT23-BCE
#
DEF -PNP-SOT23-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-SOT23-BCE" -400 200 50 H V L B
F2 "transistor-SOT23-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-SOT23-EBC
#
DEF -PNP-SOT23-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-SOT23-EBC" -400 200 50 H V L B
F2 "transistor-SOT23-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-SOT89-ECB
#
DEF -PNP-SOT89-ECB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-SOT89-ECB" -400 200 50 H V L B
F2 "transistor-SOT89-ECB" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-SOT93
#
DEF -PNP-SOT93 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-SOT93" -400 200 50 H V L B
F2 "transistor-SOT93" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-SOT93V
#
DEF -PNP-SOT93V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-SOT93V" -400 200 50 H V L B
F2 "transistor-SOT93V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO126
#
DEF -PNP-TO126 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO126" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO126V
#
DEF -PNP-TO126V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO126V" -400 200 50 H V L B
F2 "transistor-TO126V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO18-
#
DEF -PNP-TO18- T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO18-" -400 200 50 H V L B
F2 "transistor-TO18-" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO18V
#
DEF -PNP-TO18V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO18V" -400 200 50 H V L B
F2 "transistor-TO18V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO202
#
DEF -PNP-TO202 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO202" -400 200 50 H V L B
F2 "transistor-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO202V
#
DEF -PNP-TO202V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO202V" -400 200 50 H V L B
F2 "transistor-TO202V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO218
#
DEF -PNP-TO218 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO218" -400 200 50 H V L B
F2 "transistor-TO218" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO218V
#
DEF -PNP-TO218V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO218V" -400 200 50 H V L B
F2 "transistor-TO218V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO220
#
DEF -PNP-TO220 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO220" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO220V
#
DEF -PNP-TO220V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO220V" -400 200 50 H V L B
F2 "transistor-TO220V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO225AA
#
DEF -PNP-TO225AA T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO225AA" -400 200 50 H V L B
F2 "transistor-TO225AA" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO3
#
DEF -PNP-TO3 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO3" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO5
#
DEF -PNP-TO5 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO5" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO66
#
DEF -PNP-TO66 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO66" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92
#
DEF -PNP-TO92 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92-BEC
#
DEF -PNP-TO92-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92-BEC" -400 200 50 H V L B
F2 "transistor-TO92-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92-CEB
#
DEF -PNP-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92-E1
#
DEF -PNP-TO92-E1 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92-E1" -400 200 50 H V L B
F2 "transistor-TO92-E1" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92/
#
DEF -PNP-TO92/ T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92/" -400 200 50 H V L B
F2 "transistor-TO92/" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TO92L
#
DEF -PNP-TO92L T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TO92L" -400 200 50 H V L B
F2 "transistor-TO92L" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TOP3
#
DEF -PNP-TOP3 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TOP3" -400 200 50 H V L B
F2 "transistor-TOP3" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# -PNP-TOP3V
#
DEF -PNP-TOP3V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "-PNP-TOP3V" -400 200 50 H V L B
F2 "transistor-TOP3V" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N1613
#
DEF 2N1613 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N1613" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N1613-NPN-TO39-EBC
#
DEF 2N1613-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N1613-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N1711-NPN-TO39-EBC
#
DEF 2N1711-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N1711-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N1893
#
DEF 2N1893 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N1893" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N1893-NPN-TO39-EBC
#
DEF 2N1893-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N1893-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2102
#
DEF 2N2102 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2102" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2102-NPN-TO39-EBC
#
DEF 2N2102-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2102-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2218-NPN-TO18-EBC
#
DEF 2N2218-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2218-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2218-NPN-TO39-EBC
#
DEF 2N2218-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2218-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2219
#
DEF 2N2219 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2219" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2219-NPN-TO39-EBC
#
DEF 2N2219-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2219-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2219A-NPN-TO39-EBC
#
DEF 2N2219A-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2219A-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2222
#
DEF 2N2222 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2222" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2222-NPN-TO18-EBC
#
DEF 2N2222-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2222-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2222A-NPN-TO18-EBC
#
DEF 2N2222A-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2222A-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2369
#
DEF 2N2369 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2369" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2369-NPN-TO18-EBC
#
DEF 2N2369-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2369-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2369A-NPN-TO18-EBC
#
DEF 2N2369A-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2369A-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2405
#
DEF 2N2405 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2405" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2484
#
DEF 2N2484 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2484" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2484-NPN-TO18-EBC
#
DEF 2N2484-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2484-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2646
#
DEF 2N2646 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: UJP-N
F0 "T" -400 100 50 H V L B
F1 "2N2646" -400 200 50 H V L B
F2 "transistor-TO72" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 75 31 75
P 2 1 0 0 100 -75 31 -75
P 2 1 0 0 100 -100 100 -75
P 2 1 0 0 100 100 100 75
P 2 1 0 0 -30 -60 -60 -30
P 2 1 0 0 0 0 -30 -60
P 2 1 0 0 -60 -30 0 0
P 2 1 0 0 -100 -100 -15 -15
P 2 1 0 0 -15 -15 0 0
P 2 1 0 0 -50 -30 -30 -50
P 2 1 0 0 -30 -50 -15 -15
P 2 1 0 0 -15 -15 -45 -30
P 2 1 0 0 -45 -30 -30 -40
P 2 1 0 0 -30 -40 -30 -25
S 0 -100 30 100 1 1 0 F
T 0 185 80 60 0 1 0 B2
T 0 185 -70 60 0 1 0 B1
T 0 -85 -170 60 0 1 0 E
X B1 2 100 -200 100 U 40 40 1 1 P 
X B2 4 100 200 100 D 40 40 1 1 P 
X E 1 -200 -100 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2896-NPN-TO18-EBC
#
DEF 2N2896-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N2896-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2904-PNP-TO39-EBC
#
DEF 2N2904-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2904-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2904A-PNP-TO39-EBC
#
DEF 2N2904A-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2904A-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2905-PNP-TO39-EBC
#
DEF 2N2905-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2905-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2905A-PNP-TO39-EBC
#
DEF 2N2905A-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2905A-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2906-PNP-TO18-EBC
#
DEF 2N2906-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2906-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2906A-PNP-TO18-EBC
#
DEF 2N2906A-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2906A-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2907-PNP-TO18-EBC
#
DEF 2N2907-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2907-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N2907A-PNP-TO18-EBC
#
DEF 2N2907A-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N2907A-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3019-NPN-TO39-EBC
#
DEF 2N3019-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3019-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3020-NPN-TO39-EBC
#
DEF 2N3020-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3020-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3054
#
DEF 2N3054 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3054" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X C@1 TO66 100 100 100 U 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3055
#
DEF 2N3055 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3055" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3251-PNP-TO18-EBC
#
DEF 2N3251-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N3251-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3439
#
DEF 2N3439 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3439" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3439-NPN-TO39-EBC
#
DEF 2N3439-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3439-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3440
#
DEF 2N3440 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3440" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3440-NPN-TO39-EBC
#
DEF 2N3440-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3440-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3441
#
DEF 2N3441 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3441" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X C@1 TO66 100 100 100 U 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3442
#
DEF 2N3442 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3442" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3467-PNP-TO39-EBC
#
DEF 2N3467-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N3467-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3565
#
DEF 2N3565 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3565" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3583
#
DEF 2N3583 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3583" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X C@1 TO66 100 100 100 U 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3585
#
DEF 2N3585 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3585" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X C@1 TO66 100 100 100 U 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3635-PNP-TO39-EBC
#
DEF 2N3635-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N3635-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3637-PNP-TO39-EBC
#
DEF 2N3637-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N3637-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3700-NPN-TO18-EBC
#
DEF 2N3700-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3700-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3704
#
DEF 2N3704 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3704" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3739
#
DEF 2N3739 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3739" -400 200 50 H V L B
F2 "transistor-TO66" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X C@1 TO66 100 100 100 U 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3772
#
DEF 2N3772 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N3772" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3904
#
DEF 2N3904 T 0 40 Y Y 1 L N
# Gate Name: G1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N3904" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N3963-PNP-TO18-EBC
#
DEF 2N3963-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N3963-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4013
#
DEF 2N4013 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N4013" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4033-PNP-TO39-EBC
#
DEF 2N4033-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N4033-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4104
#
DEF 2N4104 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N4104" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4124-NPN-TO92-CBE
#
DEF 2N4124-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N4124-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4126-PNP-TO92-CBE
#
DEF 2N4126-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N4126-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4347
#
DEF 2N4347 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N4347" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4348
#
DEF 2N4348 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N4348" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4416
#
DEF 2N4416 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N4416" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N4923
#
DEF 2N4923 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N4923" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5038
#
DEF 2N5038 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N5038" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5088
#
DEF 2N5088 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5088" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5089
#
DEF 2N5089 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5089" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5302
#
DEF 2N5302 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N5302" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5400-NPN-TO92-CBE
#
DEF 2N5400-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5400-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5401-NPN-TO92-CBE
#
DEF 2N5401-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5401-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5415-PNP-TO39-EBC
#
DEF 2N5415-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N5415-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5416-PNP-TO39-EBC
#
DEF 2N5416-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2N5416-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5496
#
DEF 2N5496 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5496" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5550-NPN-TO92-CBE
#
DEF 2N5550-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5550-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5551-NPN-TO92-CBE
#
DEF 2N5551-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5551-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5631
#
DEF 2N5631 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N5631" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5681
#
DEF 2N5681 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N5681" -400 200 50 H V L B
F2 "transistor-TO5" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5686
#
DEF 2N5686 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N5686" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N5878
#
DEF 2N5878 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "2N5878" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N6101
#
DEF 2N6101 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N6101" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N6292
#
DEF 2N6292 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N6292" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N6427-NPN-TO92-CBE
#
DEF 2N6427-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N6427-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N6517-NPN-TO92-CBE
#
DEF 2N6517-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N6517-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N6520-NPN-TO92-CBE
#
DEF 2N6520-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N6520-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N706
#
DEF 2N706 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N706" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2N930-NPN-TO18-EBC
#
DEF 2N930-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2N930-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SA798
#
DEF 2SA798 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DIF2
F0 "T" -100 200 50 H V L B
F1 "2SA798" 100 130 50 H V L B
F2 "transistor-SIP-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -117 66 -137 102
P 2 1 0 0 -137 102 -179 58
P 2 1 0 0 -179 58 -117 66
P 2 1 0 0 -100 100 -128 83
P 2 1 0 0 -100 -100 -180 -60
P 2 1 0 0 -125 70 -140 95
P 2 1 0 0 -140 95 -170 65
P 2 1 0 0 -170 65 -130 70
P 2 1 0 0 -130 70 -140 85
P 2 1 0 0 -140 85 -155 75
P 2 1 0 0 -155 75 -140 75
P 2 1 0 0 117 66 137 102
P 2 1 0 0 137 102 179 58
P 2 1 0 0 179 58 117 66
P 2 1 0 0 100 100 128 83
P 2 1 0 0 100 -100 180 -60
P 2 1 0 0 125 70 140 95
P 2 1 0 0 140 95 170 65
P 2 1 0 0 170 65 130 70
P 2 1 0 0 130 70 140 85
P 2 1 0 0 140 85 155 75
P 2 1 0 0 155 75 140 75
P 2 1 0 0 100 100 -100 100
S -210 -100 -180 100 1 1 0 F
S 180 -100 210 100 1 1 0 F
C 0 100 14 1 1 0 N
X B1 2 -300 0 100 R 40 40 1 1 P 
X B2 4 300 0 100 L 40 40 1 1 P 
X C1 1 -100 -200 100 U 40 40 1 1 P 
X C2 5 100 -200 100 U 40 40 1 1 P 
X E 3 0 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1306
#
DEF 2SC1306 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1306" -400 200 50 H V L B
F2 "transistor-TO220BV" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1307
#
DEF 2SC1307 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1307" -400 200 50 H V L B
F2 "transistor-TO220AV" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1815-PNP-TO92-BCE
#
DEF 2SC1815-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "2SC1815-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1944
#
DEF 2SC1944 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1944" -400 200 50 H V L B
F2 "transistor-T-30_V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1944H
#
DEF 2SC1944H T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1944H" -400 200 50 H V L B
F2 "transistor-T-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969AH
#
DEF 2SC1969AH T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969AH" -400 200 50 H V L B
F2 "transistor-T-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969AV
#
DEF 2SC1969AV T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969AV" -400 200 50 H V L B
F2 "transistor-T-30_V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969CH
#
DEF 2SC1969CH T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969CH" -400 200 50 H V L B
F2 "transistor-T-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969CV
#
DEF 2SC1969CV T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969CV" -400 200 50 H V L B
F2 "transistor-T-30_V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969H
#
DEF 2SC1969H T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969H" -400 200 50 H V L B
F2 "transistor-T-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969V
#
DEF 2SC1969V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969V" -400 200 50 H V L B
F2 "transistor-T-30_V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969XH
#
DEF 2SC1969XH T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969XH" -400 200 50 H V L B
F2 "transistor-T-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC1969XV
#
DEF 2SC1969XV T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC1969XV" -400 200 50 H V L B
F2 "transistor-T-30_V" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC2098H
#
DEF 2SC2098H T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC2098H" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC2098V
#
DEF 2SC2098V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC2098V" -400 200 50 H V L B
F2 "transistor-TO220AV" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC2395
#
DEF 2SC2395 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN2E
F0 "T" -400 300 50 H V L B
F1 "2SC2395" -400 200 50 H V L B
F2 "transistor-2-10H1A" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -95
P 2 1 0 0 60 -95 80 -95
P 2 1 0 0 80 -95 70 -85
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 4 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
X E@1 3 100 -100 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC2509H
#
DEF 2SC2509H T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC2509H" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC2509V
#
DEF 2SC2509V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC2509V" -400 200 50 H V L B
F2 "transistor-TO220AV" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC3212H
#
DEF 2SC3212H T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC3212H" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 2SC3212V
#
DEF 2SC3212V T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "2SC3212V" -400 200 50 H V L B
F2 "transistor-TO220AV" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 3SK59
#
DEF 3SK59 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-FET+D
F0 "T" 150 50 50 H V L B
F1 "3SK59" 150 -100 50 H V L B
F2 "transistor-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     10 0 60 20 60 20 60 -20 60 -20 10 0 F
P 6 1 1 0     -80 -120 -60 -120 -60 -120 -70 -130 -70 -130 -80 -120 F
P 6 1 1 0     -60 -140 -80 -140 -80 -140 -70 -130 -70 -130 -60 -140 F
P 6 1 1 0     -120 -120 -100 -120 -100 -120 -110 -130 -110 -130 -120 -120 F
P 6 1 1 0     -100 -140 -120 -140 -120 -140 -110 -130 -110 -130 -100 -140 F
P 2 1 0 0 -40 100 -40 130
P 2 1 0 0 -40 -100 -40 -70
P 2 1 0 0 10 130 10 100
P 2 1 0 0 10 100 10 -100
P 2 1 0 0 10 -100 10 -130
P 2 1 0 0 10 100 100 100
P 2 1 0 0 10 -100 100 -100
P 2 1 0 0 100 -100 100 -170
P 2 1 0 0 100 -170 100 -180
P 2 1 0 0 100 -100 100 0
P 2 1 0 0 100 0 20 0
P 2 1 0 0 -100 100 -40 100
P 2 1 0 0 -100 -100 -70 -100
P 2 1 0 0 -70 -100 -40 -100
P 2 1 0 0 -70 -100 -70 -170
P 2 1 0 0 -70 -170 100 -170
P 2 1 0 0 -80 -130 -60 -130
P 2 1 0 0 -110 100 -110 -170
P 2 1 0 0 -110 -170 -70 -170
P 2 1 0 0 -120 -130 -100 -130
C -110 100 10 1 1 0 N
C -70 -100 10 1 1 0 N
C -70 -170 10 1 1 0 N
C 100 -170 10 1 1 0 N
C 100 -100 10 1 1 0 N
T 0 -140 160 40 0 1 0 G1
T 0 -150 -160 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -200 100 100 R 40 40 1 1 P 
X G2 2 -200 -100 100 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# 3SK63
#
DEF 3SK63 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-FET+D
F0 "T" 150 50 50 H V L B
F1 "3SK63" 150 -100 50 H V L B
F2 "transistor-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     10 0 60 20 60 20 60 -20 60 -20 10 0 F
P 6 1 1 0     -80 -120 -60 -120 -60 -120 -70 -130 -70 -130 -80 -120 F
P 6 1 1 0     -60 -140 -80 -140 -80 -140 -70 -130 -70 -130 -60 -140 F
P 6 1 1 0     -120 -120 -100 -120 -100 -120 -110 -130 -110 -130 -120 -120 F
P 6 1 1 0     -100 -140 -120 -140 -120 -140 -110 -130 -110 -130 -100 -140 F
P 2 1 0 0 -40 100 -40 130
P 2 1 0 0 -40 -100 -40 -70
P 2 1 0 0 10 130 10 100
P 2 1 0 0 10 100 10 -100
P 2 1 0 0 10 -100 10 -130
P 2 1 0 0 10 100 100 100
P 2 1 0 0 10 -100 100 -100
P 2 1 0 0 100 -100 100 -170
P 2 1 0 0 100 -170 100 -180
P 2 1 0 0 100 -100 100 0
P 2 1 0 0 100 0 20 0
P 2 1 0 0 -100 100 -40 100
P 2 1 0 0 -100 -100 -70 -100
P 2 1 0 0 -70 -100 -40 -100
P 2 1 0 0 -70 -100 -70 -170
P 2 1 0 0 -70 -170 100 -170
P 2 1 0 0 -80 -130 -60 -130
P 2 1 0 0 -110 100 -110 -170
P 2 1 0 0 -110 -170 -70 -170
P 2 1 0 0 -120 -130 -100 -130
C -110 100 10 1 1 0 N
C -70 -100 10 1 1 0 N
C -70 -170 10 1 1 0 N
C 100 -170 10 1 1 0 N
C 100 -100 10 1 1 0 N
T 0 -140 160 40 0 1 0 G1
T 0 -150 -160 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -200 100 100 R 40 40 1 1 P 
X G2 2 -200 -100 100 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC107
#
DEF BC107 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC107" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC107A-NPN-TO18-EBC
#
DEF BC107A-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC107A-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC107B-NPN-TO18-EBC
#
DEF BC107B-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC107B-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC108B-NPN-TO18-EBC
#
DEF BC108B-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC108B-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC108C-NPN-TO18-EBC
#
DEF BC108C-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC108C-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC140-10-NPN-TO39-EBC
#
DEF BC140-10-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC140-10-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC140-16-NPN-TO39-EBC
#
DEF BC140-16-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC140-16-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC141-10-NPN-TO39-EBC
#
DEF BC141-10-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC141-10-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC141-16-NPN-TO39-EBC
#
DEF BC141-16-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC141-16-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC160-16-PNP-TO39-EBC
#
DEF BC160-16-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC160-16-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC161-16-PNP-TO39-EBC
#
DEF BC161-16-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC161-16-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC177B-PNP-TO18-EBC
#
DEF BC177B-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC177B-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC237
#
DEF BC237 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC237" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC238
#
DEF BC238 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC238" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC327-16-PNP-TO92-EBC
#
DEF BC327-16-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC327-16-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC327-25-PNP-TO92-EBC
#
DEF BC327-25-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC327-25-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC327-40-PNP-TO92-EBC
#
DEF BC327-40-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC327-40-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC327-PNP-TO92-EBC
#
DEF BC327-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC327-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC328-16-PNP-TO92-EBC
#
DEF BC328-16-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC328-16-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC328-25-PNP-TO92-EBC
#
DEF BC328-25-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC328-25-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC328-40-PNP-TO92-EBC
#
DEF BC328-40-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC328-40-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC328-PNP-TO92-EBC
#
DEF BC328-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC328-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC337
#
DEF BC337 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC337" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC337-16-NPN-TO92-EBC
#
DEF BC337-16-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC337-16-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC337-25-NPN-TO92-EBC
#
DEF BC337-25-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC337-25-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC337-40-NPN-TO92-EBC
#
DEF BC337-40-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC337-40-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC337-NPN-TO92-EBC
#
DEF BC337-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC337-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC338-16-NPN-TO92-EBC
#
DEF BC338-16-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC338-16-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC338-25-NPN-TO92-EBC
#
DEF BC338-25-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC338-25-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC338-40-NPN-TO92-EBC
#
DEF BC338-40-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC338-40-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC338-NPN-TO92-EBC
#
DEF BC338-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC338-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC368-NPN-TO92-ECB
#
DEF BC368-NPN-TO92-ECB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC368-NPN-TO92-ECB" -400 200 50 H V L B
F2 "transistor-TO92-ECB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC369-PNP-TO92-BCE
#
DEF BC369-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC369-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC372-NPN-TO92-CBE
#
DEF BC372-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC372-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC373-NPN-TO92-CBE
#
DEF BC373-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC373-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC393-PNP-TO18-EBC
#
DEF BC393-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC393-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC447-NPN-TO92-EBC
#
DEF BC447-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC447-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC448-PNP-TO92-EBC
#
DEF BC448-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC448-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC449-NPN-TO92-EBC
#
DEF BC449-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC449-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC450-PNP-TO92-EBC
#
DEF BC450-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC450-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC487-NPN-TO92-EBC
#
DEF BC487-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC487-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC488-PNP-TO92-EBC
#
DEF BC488-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC488-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC489-NPN-TO92-EBC
#
DEF BC489-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC489-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC490-PNP-TO92-EBC
#
DEF BC490-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC490-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC516-PNP-TO92-EBC
#
DEF BC516-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC516-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC517
#
DEF BC517 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BC517" -160 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 200 100 100 D 40 40 1 1 P 
X E 1 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC517-NPN-TO92-EBC
#
DEF BC517-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC517-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC546A-NPN-TO92-EBC
#
DEF BC546A-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC546A-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC546B-NPN-TO92-EBC
#
DEF BC546B-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC546B-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC547
#
DEF BC547 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC547" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC547A-NPN-TO92-EBC
#
DEF BC547A-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC547A-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC547B-NPN-TO92-EBC
#
DEF BC547B-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC547B-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC548A-NPN-TO92-EBC
#
DEF BC548A-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC548A-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC548B-NPN-TO92-EBC
#
DEF BC548B-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC548B-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC548C-NPN-TO92-EBC
#
DEF BC548C-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC548C-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC549B-NPN-TO92-EBC
#
DEF BC549B-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC549B-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC549C-NPN-TO92-EBC
#
DEF BC549C-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC549C-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC550B-NPN-TO92-EBC
#
DEF BC550B-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC550B-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC550C-NPN-TO92-EBC
#
DEF BC550C-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC550C-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC556A-PNP-TO92-EBC
#
DEF BC556A-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC556A-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC556B-PNP-TO92-EBC
#
DEF BC556B-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC556B-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC557A-PNP-TO92-EBC
#
DEF BC557A-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC557A-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC557B-PNP-TO92-EBC
#
DEF BC557B-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC557B-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC557C-PNP-TO92-EBC
#
DEF BC557C-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC557C-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC558A-PNP-TO92-EBC
#
DEF BC558A-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC558A-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC558B-PNP-TO92-EBC
#
DEF BC558B-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC558B-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC558C-PNP-TO92-EBC
#
DEF BC558C-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC558C-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC559A-PNP-TO92-EBC
#
DEF BC559A-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC559A-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC559B-PNP-TO92-EBC
#
DEF BC559B-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC559B-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC559C-PNP-TO92-EBC
#
DEF BC559C-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC559C-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC560C-PNP-TO92-EBC
#
DEF BC560C-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC560C-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC618-NPN-TO92-EBC
#
DEF BC618-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC618-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC635-NPN-TO92-BCE
#
DEF BC635-NPN-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC635-NPN-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC636-PNP-TO92-BCE
#
DEF BC636-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC636-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC637-NPN-TO92-BCE
#
DEF BC637-NPN-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC637-NPN-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC638-PNP-TO92-BCE
#
DEF BC638-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC638-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC639-NPN-TO92-BCE
#
DEF BC639-NPN-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC639-NPN-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC640-PNP-TO92-BCE
#
DEF BC640-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC640-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-16-PNP-SOT23-BEC
#
DEF BC807-16-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-16-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-16LT1-PNP-SOT23-BEC
#
DEF BC807-16LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-16LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-25-PNP-SOT23-BEC
#
DEF BC807-25-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-25-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-25LT1-PNP-SOT23-BEC
#
DEF BC807-25LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-25LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-40-PNP-SOT23-BEC
#
DEF BC807-40-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-40-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC807-40LT1-PNP-SOT23-BEC
#
DEF BC807-40LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC807-40LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC808-16-PNP-SOT23-BEC
#
DEF BC808-16-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC808-16-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC808-25-PNP-SOT23-BEC
#
DEF BC808-25-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC808-25-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC808-NPN-SOT23-BEC
#
DEF BC808-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC808-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-16-NPN-SOT23-BEC
#
DEF BC817-16-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-16-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-16LT1-NPN-SOT23-BEC
#
DEF BC817-16LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-16LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-25-NPN-SOT23-BEC
#
DEF BC817-25-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-25-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-25LT1-NPN-SOT23-BEC
#
DEF BC817-25LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-25LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-40-NPN-SOT23-BEC
#
DEF BC817-40-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-40-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-40LT1-NPN-SOT23-BEC
#
DEF BC817-40LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-40LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC817-NPN-SOT23-BEC
#
DEF BC817-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC817-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC818-16-NPN-SOT23-BEC
#
DEF BC818-16-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC818-16-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC818-25-NPN-SOT23-BEC
#
DEF BC818-25-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC818-25-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC818-40-NPN-SOT23-BEC
#
DEF BC818-40-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC818-40-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC818-NPN-SOT23-BEC
#
DEF BC818-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC818-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846
#
DEF BC846 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846-NPN-SOT23-BEC
#
DEF BC846-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846A-NPN-SOT23-BEC
#
DEF BC846A-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846A-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846ALT1-NPN-SOT23-BEC
#
DEF BC846ALT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846ALT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846B-NPN-SOT23-BEC
#
DEF BC846B-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846B-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC846BLT1-NPN-SOT23-BEC
#
DEF BC846BLT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC846BLT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847
#
DEF BC847 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847-NPN-SOT23-BEC
#
DEF BC847-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847A-NPN-SOT23-BEC
#
DEF BC847A-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847A-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847ALT1-NPN-SOT23-BEC
#
DEF BC847ALT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847ALT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847B-NPN-SOT23-BEC
#
DEF BC847B-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847B-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847BLT1-NPN-SOT23-BEC
#
DEF BC847BLT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847BLT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847C-NPN-SOT23-BEC
#
DEF BC847C-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847C-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC847CLT1-NPN-SOT23-BEC
#
DEF BC847CLT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC847CLT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848
#
DEF BC848 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848-NPN-SOT23-BEC
#
DEF BC848-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848A-NPN-SOT23-BEC
#
DEF BC848A-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848A-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848ALT1-NPN-SOT23-BEC
#
DEF BC848ALT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848ALT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848B-NPN-SOT23-BEC
#
DEF BC848B-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848B-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848BLT1-NPN-SOT23-BEC
#
DEF BC848BLT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848BLT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848C-NPN-SOT23-BEC
#
DEF BC848C-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848C-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC848CLT1-NPN-SOT23-BEC
#
DEF BC848CLT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC848CLT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC849
#
DEF BC849 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC849" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC849-NPN-SOT23-BEC
#
DEF BC849-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC849-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC850
#
DEF BC850 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC850" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC850-NPN-SOT23-BEC
#
DEF BC850-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC850-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC856A-PNP-SOT23-BEC
#
DEF BC856A-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC856A-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC856ALT1-PNP-SOT23-BEC
#
DEF BC856ALT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC856ALT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC856B-PNP-SOT23-BEC
#
DEF BC856B-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC856B-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC856BLT1-PNP-SOT23-BEC
#
DEF BC856BLT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC856BLT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC857A-PNP-SOT23-BEC
#
DEF BC857A-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC857A-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC857ALT1-PNP-SOT23-BEC
#
DEF BC857ALT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC857ALT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC857B-PNP-SOT23-BEC
#
DEF BC857B-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC857B-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC857BLT1-PNP-SOT23-BEC
#
DEF BC857BLT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC857BLT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC857C-PNP-SOT23-BEC
#
DEF BC857C-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC857C-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858A-PNP-SOT23-BEC
#
DEF BC858A-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858A-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858ALT1-PNP-SOT23-BEC
#
DEF BC858ALT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858ALT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858B-PNP-SOT23-BEC
#
DEF BC858B-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858B-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858BLT1-PNP-SOT23-BEC
#
DEF BC858BLT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858BLT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858C-PNP-SOT23-BEC
#
DEF BC858C-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858C-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC858CLT1-PNP-SOT23-BEC
#
DEF BC858CLT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BC858CLT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC868-NPN-SOT89-BCE
#
DEF BC868-NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BC868-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCF29-NPN-SOT23-BEC
#
DEF BCF29-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCF29-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCF30-NPN-SOT23-BEC
#
DEF BCF30-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCF30-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCF32-NPN-SOT23-BEC
#
DEF BCF32-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCF32-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCF33-NPN-SOT23-BEC
#
DEF BCF33-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCF33-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCF81-NPN-SOT23-BEC
#
DEF BCF81-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCF81-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCV71-NPN-SOT23-BEC
#
DEF BCV71-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCV71-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCV72-NPN-SOT23-BEC
#
DEF BCV72-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCV72-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW31-NPN-SOT23-BEC
#
DEF BCW31-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW31-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW32-NPN-SOT23-BEC
#
DEF BCW32-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW32-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW33-NPN-SOT23-BEC
#
DEF BCW33-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW33-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW60-NPN-SOT23-BEC
#
DEF BCW60-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW60-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW71-NPN-SOT23-BEC
#
DEF BCW71-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW71-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW72-NPN-SOT23-BEC
#
DEF BCW72-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW72-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCW81-NPN-SOT23-BEC
#
DEF BCW81-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCW81-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX19-NPN-SOT23-BEC
#
DEF BCX19-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX19-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX20-NPN-SOT23-BEC
#
DEF BCX20-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX20-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX54-NPN-SOT89-BCE
#
DEF BCX54-NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX54-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX55-NPN-SOT89-BCE
#
DEF BCX55-NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX55-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX56-NPN-SOT89-BCE
#
DEF BCX56-NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX56-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX59-NPN-TO92-EBC
#
DEF BCX59-NPN-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX59-NPN-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX70-NPN-SOT23-BEC
#
DEF BCX70-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX70-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX70SMD
#
DEF BCX70SMD T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCX70SMD" -400 200 50 H V L B
F2 "transistor-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCX79-PNP-TO92-EBC
#
DEF BCX79-PNP-TO92-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BCX79-PNP-TO92-EBC" -400 200 50 H V L B
F2 "transistor-TO92-EBC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY58-IX-NPN-TO18-EBC
#
DEF BCY58-IX-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY58-IX-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY58-VIII-NPN-TO18-EBC
#
DEF BCY58-VIII-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY58-VIII-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY59
#
DEF BCY59 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY59" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY59-VII-NPN-TO18-EBC
#
DEF BCY59-VII-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY59-VII-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY59-VIII-NPN-TO18-EBC
#
DEF BCY59-VIII-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY59-VIII-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY59-X-NPN-TO18-EBC
#
DEF BCY59-X-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY59-X-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY66
#
DEF BCY66 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BCY66" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY70-PNP-TO18-EBC
#
DEF BCY70-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BCY70-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY79-IX-PNP-TO18-EBC
#
DEF BCY79-IX-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BCY79-IX-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY79-VII-PNP-TO18-EBC
#
DEF BCY79-VII-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BCY79-VII-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BCY79-VIII-PNP-TO18-EBC
#
DEF BCY79-VIII-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BCY79-VIII-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD127
#
DEF BD127 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD127" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD139
#
DEF BD139 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD139" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD235
#
DEF BD235 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD235" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD239
#
DEF BD239 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD239" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD243
#
DEF BD243 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD243" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD244
#
DEF BD244 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BD244" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD249
#
DEF BD249 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD249" -400 200 50 H V L B
F2 "transistor-TOP3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD303
#
DEF BD303 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD303" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD535
#
DEF BD535 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD535" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD647
#
DEF BD647 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BD647" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD649
#
DEF BD649 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BD649" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD677
#
DEF BD677 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BD677" -160 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 1 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD705
#
DEF BD705 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD705" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD787
#
DEF BD787 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD787" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD795
#
DEF BD795 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD795" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BD865
#
DEF BD865 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BD865" -400 200 50 H V L B
F2 "transistor-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDV65
#
DEF BDV65 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BDV65" -160 200 50 H V L B
F2 "transistor-SOT93" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDW73
#
DEF BDW73 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BDW73" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDX53
#
DEF BDX53 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BDX53" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDX54
#
DEF BDX54 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BDX54" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDX67
#
DEF BDX67 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "BDX67" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDX87
#
DEF BDX87 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "BDX87" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDY56
#
DEF BDY56 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BDY56" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDY58
#
DEF BDY58 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BDY58" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDY92
#
DEF BDY92 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BDY92" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BDY93
#
DEF BDY93 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BDY93" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF199
#
DEF BF199 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF199" -400 200 50 H V L B
F2 "transistor-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF199-NPN-TO92-BEC
#
DEF BF199-NPN-TO92-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF199-NPN-TO92-BEC" -400 200 50 H V L B
F2 "transistor-TO92-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF224-NPN-TO92-BEC
#
DEF BF224-NPN-TO92-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF224-NPN-TO92-BEC" -400 200 50 H V L B
F2 "transistor-TO92-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF240-NPN-TO92-BEC
#
DEF BF240-NPN-TO92-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF240-NPN-TO92-BEC" -400 200 50 H V L B
F2 "transistor-TO92-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF259
#
DEF BF259 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF259" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF374-NPN-TO92-CEB
#
DEF BF374-NPN-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF374-NPN-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF391-NPN-TO92-CBE
#
DEF BF391-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF391-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF393-NPN-TO92-CBE
#
DEF BF393-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF393-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF420-NPN-TO92-BCE
#
DEF BF420-NPN-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF420-NPN-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF421-PNP-TO92-BCE
#
DEF BF421-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF421-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF422-NPN-TO92-BCE
#
DEF BF422-NPN-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF422-NPN-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF423-PNP-TO92-BCE
#
DEF BF423-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF423-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF459
#
DEF BF459 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF459" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF493S-PNP-TO92-CBE
#
DEF BF493S-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF493S-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF494-PNP-TO92-CEB
#
DEF BF494-PNP-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF494-PNP-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF495-PNP-TO92-CEB
#
DEF BF495-PNP-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF495-PNP-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF621-PNP-SOT98-BCE
#
DEF BF621-PNP-SOT98-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF621-PNP-SOT98-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF622-NPN-SOT89-BCE
#
DEF BF622-NPN-SOT89-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF622-NPN-SOT89-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF623-PNP-SOT98-BCE
#
DEF BF623-PNP-SOT98-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF623-PNP-SOT98-BCE" -400 200 50 H V L B
F2 "transistor-SOT89-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF820-NPN-SOT23-BEC
#
DEF BF820-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF820-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF821-PNP-SOT23-BEC
#
DEF BF821-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF821-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF822-NPN-SOT23-BEC
#
DEF BF822-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF822-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF823-PNP-SOT23-BEC
#
DEF BF823-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BF823-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF844-NPN-TO92-CBE
#
DEF BF844-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF844-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF859
#
DEF BF859 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF859" -400 200 50 H V L B
F2 "transistor-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BF959-NPN-TO92-CEB
#
DEF BF959-NPN-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BF959-NPN-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR53-NPN-SOT23-BEC
#
DEF BFR53-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR53-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR92-NPN-SOT23-BEC
#
DEF BFR92-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR92-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR92A-NPN-SOT23-BEC
#
DEF BFR92A-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR92A-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR93-NPN-SOT23-BEC
#
DEF BFR93-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR93-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR93A-NPN-SOT23-BEC
#
DEF BFR93A-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR93A-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFR96-NPN-SOT-37
#
DEF BFR96-NPN-SOT-37 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFR96-NPN-SOT-37" -400 200 50 H V L B
F2 "transistor-SOT37" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 2 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFS17-NPN-SOT23-BEC
#
DEF BFS17-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFS17-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFS19-NPN-SOT23-BEC
#
DEF BFS19-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFS19-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFS20-NPN-SOT23-BEC
#
DEF BFS20-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFS20-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFT25-NPN-SOT23-BEC
#
DEF BFT25-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFT25-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFX59
#
DEF BFX59 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFX59" -400 200 50 H V L B
F2 "transistor-TO72" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BFY50-NPN-TO39-EBC
#
DEF BFY50-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BFY50-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSR12-NPN-SOT23-BEC
#
DEF BSR12-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSR12-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSR13-NPN-SOT23-BEC
#
DEF BSR13-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSR13-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSR14-NPN-SOT23-BEC
#
DEF BSR14-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSR14-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS51
#
DEF BSS51 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BSS51" -160 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 200 100 100 D 40 40 1 1 P 
X E 1 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS52
#
DEF BSS52 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BSS52" -160 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 200 100 100 D 40 40 1 1 P 
X E 1 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS71-NPN-TO18-EBC
#
DEF BSS71-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSS71-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS72-NPN-TO18-EBC
#
DEF BSS72-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSS72-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS73-NPN-TO18-EBC
#
DEF BSS73-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSS73-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS74-PNP-TO18-EBC
#
DEF BSS74-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BSS74-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS75-PNP-TO18-EBC
#
DEF BSS75-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BSS75-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSS76-PNP-TO18-EBC
#
DEF BSS76-PNP-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "BSS76-PNP-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSV52LT1-NPN-SOT23-BEC
#
DEF BSV52LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSV52LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX20-NPN-TO18-EBC
#
DEF BSX20-NPN-TO18-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX20-NPN-TO18-EBC" -400 200 50 H V L B
F2 "transistor-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX45-16-NPN-TO39-EBC
#
DEF BSX45-16-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX45-16-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX46-10
#
DEF BSX46-10 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX46-10" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX46-10-NPN-TO39-EBC
#
DEF BSX46-10-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX46-10-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX46-16-NPN-TO39-EBC
#
DEF BSX46-16-NPN-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX46-16-NPN-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX47
#
DEF BSX47 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX47" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX62
#
DEF BSX62 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX62" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSX63
#
DEF BSX63 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSX63" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BSY34
#
DEF BSY34 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BSY34" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BU111
#
DEF BU111 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BU111" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BU205
#
DEF BU205 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BU205" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BU208
#
DEF BU208 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BU208" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BU807
#
DEF BU807 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "BU807" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUW74
#
DEF BUW74 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BUW74" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUW75
#
DEF BUW75 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BUW75" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX24
#
DEF BUX24 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BUX24" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX37
#
DEF BUX37 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "BUX37" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX40
#
DEF BUX40 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BUX40" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX80
#
DEF BUX80 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "BUX80" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX84
#
DEF BUX84 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BUX84" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BUX85
#
DEF BUX85 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "BUX85" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# CA3081
#
DEF CA3081 T 0 40 Y Y 7 L N
# Gate Name: A
# Symbol Name: NPN-PAD
F0 "T" -400 300 50 H V L B
F1 "CA3081" -400 200 50 H V L B
F2 "transistor-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 16 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 15 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 100 100 20 60
P 2 2 0 0 60 -80 12 -56
P 2 2 0 0 100 -120 100 -100
P 2 2 0 0 70 -60 100 -100
P 2 2 0 0 100 -100 50 -100
P 2 2 0 0 50 -100 70 -60
P 2 2 0 0 60 -95 90 -95
P 2 2 0 0 90 -95 70 -70
P 2 2 0 0 70 -70 60 -90
P 2 2 0 0 60 -90 75 -90
P 2 2 0 0 75 -90 70 -80
S -10 -100 20 100 2 1 0 F
X B 3 -100 0 100 R 40 40 2 1 P 
X C 2 100 200 100 D 40 40 2 1 P 
P 2 3 0 0 100 100 20 60
P 2 3 0 0 60 -80 12 -56
P 2 3 0 0 100 -120 100 -100
P 2 3 0 0 70 -60 100 -100
P 2 3 0 0 100 -100 50 -100
P 2 3 0 0 50 -100 70 -60
P 2 3 0 0 60 -95 90 -95
P 2 3 0 0 90 -95 70 -70
P 2 3 0 0 70 -70 60 -90
P 2 3 0 0 60 -90 75 -90
P 2 3 0 0 75 -90 70 -80
S -10 -100 20 100 3 1 0 F
X B 13 -100 0 100 R 40 40 3 1 P 
X C 14 100 200 100 D 40 40 3 1 P 
P 2 4 0 0 100 100 20 60
P 2 4 0 0 60 -80 12 -56
P 2 4 0 0 100 -120 100 -100
P 2 4 0 0 70 -60 100 -100
P 2 4 0 0 100 -100 50 -100
P 2 4 0 0 50 -100 70 -60
P 2 4 0 0 60 -95 90 -95
P 2 4 0 0 90 -95 70 -70
P 2 4 0 0 70 -70 60 -90
P 2 4 0 0 60 -90 75 -90
P 2 4 0 0 75 -90 70 -80
S -10 -100 20 100 4 1 0 F
X B 11 -100 0 100 R 40 40 4 1 P 
X C 12 100 200 100 D 40 40 4 1 P 
P 2 5 0 0 100 100 20 60
P 2 5 0 0 60 -80 12 -56
P 2 5 0 0 100 -120 100 -100
P 2 5 0 0 70 -60 100 -100
P 2 5 0 0 100 -100 50 -100
P 2 5 0 0 50 -100 70 -60
P 2 5 0 0 60 -95 90 -95
P 2 5 0 0 90 -95 70 -70
P 2 5 0 0 70 -70 60 -90
P 2 5 0 0 60 -90 75 -90
P 2 5 0 0 75 -90 70 -80
S -10 -100 20 100 5 1 0 F
X B 6 -100 0 100 R 40 40 5 1 P 
X C 4 100 200 100 D 40 40 5 1 P 
P 2 6 0 0 100 100 20 60
P 2 6 0 0 60 -80 12 -56
P 2 6 0 0 100 -120 100 -100
P 2 6 0 0 70 -60 100 -100
P 2 6 0 0 100 -100 50 -100
P 2 6 0 0 50 -100 70 -60
P 2 6 0 0 60 -95 90 -95
P 2 6 0 0 90 -95 70 -70
P 2 6 0 0 70 -70 60 -90
P 2 6 0 0 60 -90 75 -90
P 2 6 0 0 75 -90 70 -80
S -10 -100 20 100 6 1 0 F
X B 10 -100 0 100 R 40 40 6 1 P 
X C 9 100 200 100 D 40 40 6 1 P 
P 2 7 0 0 100 100 20 60
P 2 7 0 0 60 -80 12 -56
P 2 7 0 0 100 -120 100 -100
P 2 7 0 0 70 -60 100 -100
P 2 7 0 0 100 -100 50 -100
P 2 7 0 0 50 -100 70 -60
P 2 7 0 0 60 -95 90 -95
P 2 7 0 0 90 -95 70 -70
P 2 7 0 0 70 -70 60 -90
P 2 7 0 0 60 -90 75 -90
P 2 7 0 0 75 -90 70 -80
S -10 -100 20 100 7 1 0 F
X B 8 -100 0 100 R 40 40 7 1 P 
X C 7 100 200 100 D 40 40 7 1 P 
ENDDRAW
ENDDEF
#
# CA3081M
#
DEF CA3081M T 0 40 Y Y 7 L N
# Gate Name: A
# Symbol Name: NPN-PAD
F0 "T" -400 300 50 H V L B
F1 "CA3081M" -400 200 50 H V L B
F2 "transistor-SO16" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 16 -100 0 100 R 40 40 1 1 P 
X C 1 100 200 100 D 40 40 1 1 P 
X E 15 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 100 100 20 60
P 2 2 0 0 60 -80 12 -56
P 2 2 0 0 100 -120 100 -100
P 2 2 0 0 70 -60 100 -100
P 2 2 0 0 100 -100 50 -100
P 2 2 0 0 50 -100 70 -60
P 2 2 0 0 60 -95 90 -95
P 2 2 0 0 90 -95 70 -70
P 2 2 0 0 70 -70 60 -90
P 2 2 0 0 60 -90 75 -90
P 2 2 0 0 75 -90 70 -80
S -10 -100 20 100 2 1 0 F
X B 3 -100 0 100 R 40 40 2 1 P 
X C 2 100 200 100 D 40 40 2 1 P 
P 2 3 0 0 100 100 20 60
P 2 3 0 0 60 -80 12 -56
P 2 3 0 0 100 -120 100 -100
P 2 3 0 0 70 -60 100 -100
P 2 3 0 0 100 -100 50 -100
P 2 3 0 0 50 -100 70 -60
P 2 3 0 0 60 -95 90 -95
P 2 3 0 0 90 -95 70 -70
P 2 3 0 0 70 -70 60 -90
P 2 3 0 0 60 -90 75 -90
P 2 3 0 0 75 -90 70 -80
S -10 -100 20 100 3 1 0 F
X B 13 -100 0 100 R 40 40 3 1 P 
X C 14 100 200 100 D 40 40 3 1 P 
P 2 4 0 0 100 100 20 60
P 2 4 0 0 60 -80 12 -56
P 2 4 0 0 100 -120 100 -100
P 2 4 0 0 70 -60 100 -100
P 2 4 0 0 100 -100 50 -100
P 2 4 0 0 50 -100 70 -60
P 2 4 0 0 60 -95 90 -95
P 2 4 0 0 90 -95 70 -70
P 2 4 0 0 70 -70 60 -90
P 2 4 0 0 60 -90 75 -90
P 2 4 0 0 75 -90 70 -80
S -10 -100 20 100 4 1 0 F
X B 11 -100 0 100 R 40 40 4 1 P 
X C 12 100 200 100 D 40 40 4 1 P 
P 2 5 0 0 100 100 20 60
P 2 5 0 0 60 -80 12 -56
P 2 5 0 0 100 -120 100 -100
P 2 5 0 0 70 -60 100 -100
P 2 5 0 0 100 -100 50 -100
P 2 5 0 0 50 -100 70 -60
P 2 5 0 0 60 -95 90 -95
P 2 5 0 0 90 -95 70 -70
P 2 5 0 0 70 -70 60 -90
P 2 5 0 0 60 -90 75 -90
P 2 5 0 0 75 -90 70 -80
S -10 -100 20 100 5 1 0 F
X B 6 -100 0 100 R 40 40 5 1 P 
X C 4 100 200 100 D 40 40 5 1 P 
P 2 6 0 0 100 100 20 60
P 2 6 0 0 60 -80 12 -56
P 2 6 0 0 100 -120 100 -100
P 2 6 0 0 70 -60 100 -100
P 2 6 0 0 100 -100 50 -100
P 2 6 0 0 50 -100 70 -60
P 2 6 0 0 60 -95 90 -95
P 2 6 0 0 90 -95 70 -70
P 2 6 0 0 70 -70 60 -90
P 2 6 0 0 60 -90 75 -90
P 2 6 0 0 75 -90 70 -80
S -10 -100 20 100 6 1 0 F
X B 10 -100 0 100 R 40 40 6 1 P 
X C 9 100 200 100 D 40 40 6 1 P 
P 2 7 0 0 100 100 20 60
P 2 7 0 0 60 -80 12 -56
P 2 7 0 0 100 -120 100 -100
P 2 7 0 0 70 -60 100 -100
P 2 7 0 0 100 -100 50 -100
P 2 7 0 0 50 -100 70 -60
P 2 7 0 0 60 -95 90 -95
P 2 7 0 0 90 -95 70 -70
P 2 7 0 0 70 -70 60 -90
P 2 7 0 0 60 -90 75 -90
P 2 7 0 0 75 -90 70 -80
S -10 -100 20 100 7 1 0 F
X B 8 -100 0 100 R 40 40 7 1 P 
X C 7 100 200 100 D 40 40 7 1 P 
ENDDRAW
ENDDEF
#
# CA3082
#
DEF CA3082 T 0 40 Y Y 7 L N
# Gate Name: A
# Symbol Name: NPN-PAD
F0 "T" -400 300 50 H V L B
F1 "CA3082" -400 200 50 H V L B
F2 "transistor-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 16 -100 0 100 R 40 40 1 1 P 
X C 15 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 100 100 20 60
P 2 2 0 0 60 -80 12 -56
P 2 2 0 0 100 100 100 130
P 2 2 0 0 70 -60 100 -100
P 2 2 0 0 100 -100 50 -100
P 2 2 0 0 50 -100 70 -60
P 2 2 0 0 60 -95 90 -95
P 2 2 0 0 90 -95 70 -70
P 2 2 0 0 70 -70 60 -90
P 2 2 0 0 60 -90 75 -90
P 2 2 0 0 75 -90 70 -80
S -10 -100 20 100 2 1 0 F
X B 3 -100 0 100 R 40 40 2 1 P 
X E 2 100 -200 100 U 40 40 2 1 P 
P 2 3 0 0 100 100 20 60
P 2 3 0 0 60 -80 12 -56
P 2 3 0 0 100 100 100 130
P 2 3 0 0 70 -60 100 -100
P 2 3 0 0 100 -100 50 -100
P 2 3 0 0 50 -100 70 -60
P 2 3 0 0 60 -95 90 -95
P 2 3 0 0 90 -95 70 -70
P 2 3 0 0 70 -70 60 -90
P 2 3 0 0 60 -90 75 -90
P 2 3 0 0 75 -90 70 -80
S -10 -100 20 100 3 1 0 F
X B 13 -100 0 100 R 40 40 3 1 P 
X E 14 100 -200 100 U 40 40 3 1 P 
P 2 4 0 0 100 100 20 60
P 2 4 0 0 60 -80 12 -56
P 2 4 0 0 100 100 100 130
P 2 4 0 0 70 -60 100 -100
P 2 4 0 0 100 -100 50 -100
P 2 4 0 0 50 -100 70 -60
P 2 4 0 0 60 -95 90 -95
P 2 4 0 0 90 -95 70 -70
P 2 4 0 0 70 -70 60 -90
P 2 4 0 0 60 -90 75 -90
P 2 4 0 0 75 -90 70 -80
S -10 -100 20 100 4 1 0 F
X B 11 -100 0 100 R 40 40 4 1 P 
X E 12 100 -200 100 U 40 40 4 1 P 
P 2 5 0 0 100 100 20 60
P 2 5 0 0 60 -80 12 -56
P 2 5 0 0 100 100 100 130
P 2 5 0 0 70 -60 100 -100
P 2 5 0 0 100 -100 50 -100
P 2 5 0 0 50 -100 70 -60
P 2 5 0 0 60 -95 90 -95
P 2 5 0 0 90 -95 70 -70
P 2 5 0 0 70 -70 60 -90
P 2 5 0 0 60 -90 75 -90
P 2 5 0 0 75 -90 70 -80
S -10 -100 20 100 5 1 0 F
X B 6 -100 0 100 R 40 40 5 1 P 
X E 4 100 -200 100 U 40 40 5 1 P 
P 2 6 0 0 100 100 20 60
P 2 6 0 0 60 -80 12 -56
P 2 6 0 0 100 100 100 130
P 2 6 0 0 70 -60 100 -100
P 2 6 0 0 100 -100 50 -100
P 2 6 0 0 50 -100 70 -60
P 2 6 0 0 60 -95 90 -95
P 2 6 0 0 90 -95 70 -70
P 2 6 0 0 70 -70 60 -90
P 2 6 0 0 60 -90 75 -90
P 2 6 0 0 75 -90 70 -80
S -10 -100 20 100 6 1 0 F
X B 8 -100 0 100 R 40 40 6 1 P 
X E 7 100 -200 100 U 40 40 6 1 P 
P 2 7 0 0 100 100 20 60
P 2 7 0 0 60 -80 12 -56
P 2 7 0 0 100 100 100 130
P 2 7 0 0 70 -60 100 -100
P 2 7 0 0 100 -100 50 -100
P 2 7 0 0 50 -100 70 -60
P 2 7 0 0 60 -95 90 -95
P 2 7 0 0 90 -95 70 -70
P 2 7 0 0 70 -70 60 -90
P 2 7 0 0 60 -90 75 -90
P 2 7 0 0 75 -90 70 -80
S -10 -100 20 100 7 1 0 F
X B 10 -100 0 100 R 40 40 7 1 P 
X E 9 100 -200 100 U 40 40 7 1 P 
ENDDRAW
ENDDEF
#
# CA3082M
#
DEF CA3082M T 0 40 Y Y 7 L N
# Gate Name: A
# Symbol Name: NPN-PAD
F0 "T" -400 300 50 H V L B
F1 "CA3082M" -400 200 50 H V L B
F2 "transistor-SO16" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 16 -100 0 100 R 40 40 1 1 P 
X C 15 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 100 100 20 60
P 2 2 0 0 60 -80 12 -56
P 2 2 0 0 100 100 100 130
P 2 2 0 0 70 -60 100 -100
P 2 2 0 0 100 -100 50 -100
P 2 2 0 0 50 -100 70 -60
P 2 2 0 0 60 -95 90 -95
P 2 2 0 0 90 -95 70 -70
P 2 2 0 0 70 -70 60 -90
P 2 2 0 0 60 -90 75 -90
P 2 2 0 0 75 -90 70 -80
S -10 -100 20 100 2 1 0 F
X B 3 -100 0 100 R 40 40 2 1 P 
X E 2 100 -200 100 U 40 40 2 1 P 
P 2 3 0 0 100 100 20 60
P 2 3 0 0 60 -80 12 -56
P 2 3 0 0 100 100 100 130
P 2 3 0 0 70 -60 100 -100
P 2 3 0 0 100 -100 50 -100
P 2 3 0 0 50 -100 70 -60
P 2 3 0 0 60 -95 90 -95
P 2 3 0 0 90 -95 70 -70
P 2 3 0 0 70 -70 60 -90
P 2 3 0 0 60 -90 75 -90
P 2 3 0 0 75 -90 70 -80
S -10 -100 20 100 3 1 0 F
X B 13 -100 0 100 R 40 40 3 1 P 
X E 14 100 -200 100 U 40 40 3 1 P 
P 2 4 0 0 100 100 20 60
P 2 4 0 0 60 -80 12 -56
P 2 4 0 0 100 100 100 130
P 2 4 0 0 70 -60 100 -100
P 2 4 0 0 100 -100 50 -100
P 2 4 0 0 50 -100 70 -60
P 2 4 0 0 60 -95 90 -95
P 2 4 0 0 90 -95 70 -70
P 2 4 0 0 70 -70 60 -90
P 2 4 0 0 60 -90 75 -90
P 2 4 0 0 75 -90 70 -80
S -10 -100 20 100 4 1 0 F
X B 11 -100 0 100 R 40 40 4 1 P 
X E 12 100 -200 100 U 40 40 4 1 P 
P 2 5 0 0 100 100 20 60
P 2 5 0 0 60 -80 12 -56
P 2 5 0 0 100 100 100 130
P 2 5 0 0 70 -60 100 -100
P 2 5 0 0 100 -100 50 -100
P 2 5 0 0 50 -100 70 -60
P 2 5 0 0 60 -95 90 -95
P 2 5 0 0 90 -95 70 -70
P 2 5 0 0 70 -70 60 -90
P 2 5 0 0 60 -90 75 -90
P 2 5 0 0 75 -90 70 -80
S -10 -100 20 100 5 1 0 F
X B 6 -100 0 100 R 40 40 5 1 P 
X E 4 100 -200 100 U 40 40 5 1 P 
P 2 6 0 0 100 100 20 60
P 2 6 0 0 60 -80 12 -56
P 2 6 0 0 100 100 100 130
P 2 6 0 0 70 -60 100 -100
P 2 6 0 0 100 -100 50 -100
P 2 6 0 0 50 -100 70 -60
P 2 6 0 0 60 -95 90 -95
P 2 6 0 0 90 -95 70 -70
P 2 6 0 0 70 -70 60 -90
P 2 6 0 0 60 -90 75 -90
P 2 6 0 0 75 -90 70 -80
S -10 -100 20 100 6 1 0 F
X B 8 -100 0 100 R 40 40 6 1 P 
X E 7 100 -200 100 U 40 40 6 1 P 
P 2 7 0 0 100 100 20 60
P 2 7 0 0 60 -80 12 -56
P 2 7 0 0 100 100 100 130
P 2 7 0 0 70 -60 100 -100
P 2 7 0 0 100 -100 50 -100
P 2 7 0 0 50 -100 70 -60
P 2 7 0 0 60 -95 90 -95
P 2 7 0 0 90 -95 70 -70
P 2 7 0 0 70 -70 60 -90
P 2 7 0 0 60 -90 75 -90
P 2 7 0 0 75 -90 70 -80
S -10 -100 20 100 7 1 0 F
X B 10 -100 0 100 R 40 40 7 1 P 
X E 9 100 -200 100 U 40 40 7 1 P 
ENDDRAW
ENDDEF
#
# CMLT5078E
#
DEF CMLT5078E T 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "CMLT5078E" -400 200 50 H V L B
F2 "transistor-SOT563" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 6 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 82 66 62 102
P 2 2 0 0 62 102 20 58
P 2 2 0 0 20 58 82 66
P 2 2 0 0 100 100 71 83
P 2 2 0 0 100 -100 20 -60
P 2 2 0 0 75 70 60 95
P 2 2 0 0 60 95 30 65
P 2 2 0 0 30 65 70 70
P 2 2 0 0 70 70 60 85
P 2 2 0 0 60 85 45 75
P 2 2 0 0 45 75 60 75
S -10 -100 20 100 2 1 0 F
X B 5 -100 0 100 R 40 40 2 1 P 
X C 3 100 -200 100 U 40 40 2 1 P 
X E 4 100 200 100 D 40 40 2 1 P 
ENDDRAW
ENDDEF
#
# CMLT5087E
#
DEF CMLT5087E T 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "CMLT5087E" -400 200 50 H V L B
F2 "transistor-SOT563" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 6 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
P 2 2 0 0 82 66 62 102
P 2 2 0 0 62 102 20 58
P 2 2 0 0 20 58 82 66
P 2 2 0 0 100 100 71 83
P 2 2 0 0 100 -100 20 -60
P 2 2 0 0 75 70 60 95
P 2 2 0 0 60 95 30 65
P 2 2 0 0 30 65 70 70
P 2 2 0 0 70 70 60 85
P 2 2 0 0 60 85 45 75
P 2 2 0 0 45 75 60 75
S -10 -100 20 100 2 1 0 F
X B 5 -100 0 100 R 40 40 2 1 P 
X C 3 100 -200 100 U 40 40 2 1 P 
X E 4 100 200 100 D 40 40 2 1 P 
ENDDRAW
ENDDEF
#
# CMLT5088E
#
DEF CMLT5088E T 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "CMLT5088E" -400 200 50 H V L B
F2 "transistor-SOT563" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 6 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
P 2 2 0 0 100 100 20 60
P 2 2 0 0 70 -60 100 -100
P 2 2 0 0 100 -100 50 -100
P 2 2 0 0 50 -100 70 -60
P 2 2 0 0 60 -80 12 -56
P 2 2 0 0 60 -95 90 -95
P 2 2 0 0 90 -95 70 -70
P 2 2 0 0 70 -70 60 -90
P 2 2 0 0 60 -90 75 -90
P 2 2 0 0 75 -90 70 -80
S -10 -100 20 100 2 1 0 F
X B 5 -100 0 100 R 40 40 2 1 P 
X C 3 100 200 100 D 40 40 2 1 P 
X E 4 100 -200 100 U 40 40 2 1 P 
ENDDRAW
ENDDEF
#
# MJ10007
#
DEF MJ10007 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "MJ10007" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJ1001
#
DEF MJ1001 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "MJ1001" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJ3001
#
DEF MJ3001 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN-DAR2
F0 "T" -250 300 50 H V L B
F1 "MJ3001" -260 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 133 -142
P 2 1 0 0 190 -190 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 190 -190
P 2 1 0 0 190 -190 175 -180
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 70 -90
P 2 1 0 0 70 -90 55 -75
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 200 100 D 40 40 1 1 P 
X C@1 C/ 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJ413
#
DEF MJ413 T 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: NPN2
F0 "T" -400 100 50 H V L B
F1 "MJ413" -400 200 50 H V L B
F2 "transistor-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 62 -56 100 -100
P 2 1 0 0 100 -100 42 -96
P 2 1 0 0 42 -96 62 -56
P 2 1 0 0 52 -76 4 -52
P 2 1 0 0 90 -95 65 -65
P 2 1 0 0 65 -65 50 -90
P 2 1 0 0 50 -90 85 -95
P 2 1 0 0 85 -95 65 -75
P 2 1 0 0 65 -75 60 -85
P 2 1 0 0 60 -85 70 -85
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X C@1 C/ 100 100 100 U 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJD31
#
DEF MJD31 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MJD31" -400 200 50 H V L B
F2 "transistor-DPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 4 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJD31C
#
DEF MJD31C T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MJD31C" -400 200 50 H V L B
F2 "transistor-DPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 4 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJD32
#
DEF MJD32 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MJD32" -400 200 50 H V L B
F2 "transistor-DPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 4 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJD32C
#
DEF MJD32C T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MJD32C" -400 200 50 H V L B
F2 "transistor-DPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 4 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJE181
#
DEF MJE181 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MJE181" -400 200 50 H V L B
F2 "transistor-TO225AA" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJE182
#
DEF MJE182 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MJE182" -400 200 50 H V L B
F2 "transistor-TO225AA" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJE340
#
DEF MJE340 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MJE340" -400 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MJE801
#
DEF MJE801 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "MJE801" -160 200 50 H V L B
F2 "transistor-TO126" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 3 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 1 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MM4001-PNP-TO39-EBC
#
DEF MM4001-PNP-TO39-EBC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MM4001-PNP-TO39-EBC" -400 200 50 H V L B
F2 "transistor-TO39" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 -200 100 U 40 40 1 1 P 
X E 1 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT2222ALT1-NPN-SOT23-BEC
#
DEF MMBT2222ALT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT2222ALT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT2369LT1-NPN-SOT23-BEC
#
DEF MMBT2369LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT2369LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT2484LT1-NPN-SOT23-BEC
#
DEF MMBT2484LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT2484LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT2907ALT1-PNP-SOT23-BEC
#
DEF MMBT2907ALT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT2907ALT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT3640LT1-PNP-SOT23-BEC
#
DEF MMBT3640LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT3640LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT3904LT1-NPN-SOT23-BEC
#
DEF MMBT3904LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT3904LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT3906LT1-PNP-SOT23-BEC
#
DEF MMBT3906LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT3906LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT4401LT1-NPN-SOT23-BEC
#
DEF MMBT4401LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT4401LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT4403LT1-PNP-SOT23-BEC
#
DEF MMBT4403LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT4403LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT540LT1-PNP-SOT23-BEC
#
DEF MMBT540LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT540LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT5551LT1-NPN-SOT23-BEC
#
DEF MMBT5551LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT5551LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT6429LT1-NPN-SOT23-BEC
#
DEF MMBT6429LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT6429LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT6517LT1-NPN-SOT23-BEC
#
DEF MMBT6517LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT6517LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT6520LT1-PNP-SOT23-BEC
#
DEF MMBT6520LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBT6520LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBT918LT1-NPN-SOT23-BEC
#
DEF MMBT918LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBT918LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTA13LT1-NPN_DARL-SOT23-BEC
#
DEF MMBTA13LT1-NPN_DARL-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "MMBTA13LT1-NPN_DARL-SOT23-BEC" -160 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTA14LT1-NPN_DARL-SOT23-BEC
#
DEF MMBTA14LT1-NPN_DARL-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "MMBTA14LT1-NPN_DARL-SOT23-BEC" -160 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 100 100 D 40 40 1 1 P 
X E E 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTA42LT1-NPN-SOT23-BEC
#
DEF MMBTA42LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBTA42LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTA64LT1-PNP_DARL-SOT23-BEC
#
DEF MMBTA64LT1-PNP_DARL-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DAR
F0 "T" -300 300 50 H V L B
F1 "MMBTA64LT1-PNP_DARL-SOT23-BEC" -300 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 -100 80 -100
P 2 1 0 0 80 -100 20 -50
P 2 1 0 0 200 0 135 50
P 2 1 0 0 53 88 20 45
P 2 1 0 0 73 58 53 88
P 2 1 0 0 20 45 73 58
P 2 1 0 0 63 72 101 97
P 2 1 0 0 25 50 55 85
P 2 1 0 0 55 85 70 60
P 2 1 0 0 70 60 30 50
P 2 1 0 0 30 50 55 80
P 2 1 0 0 55 80 65 65
P 2 1 0 0 65 65 35 55
P 2 1 0 0 35 55 55 75
P 2 1 0 0 55 75 55 70
P 2 1 0 0 145 150 188 165
P 2 1 0 0 165 190 145 150
P 2 1 0 0 188 165 165 190
P 2 1 0 0 176 177 197 197
P 2 1 0 0 150 155 165 185
P 2 1 0 0 165 185 185 165
P 2 1 0 0 185 165 155 155
P 2 1 0 0 155 155 165 180
P 2 1 0 0 165 180 180 165
P 2 1 0 0 180 165 160 160
P 2 1 0 0 160 160 165 170
P 2 1 0 0 165 170 170 170
P 2 1 0 0 200 -100 200 0
P 2 1 0 0 105 100 115 100
S -10 -100 20 100 1 1 0 F
S 115 0 145 200 1 1 0 F
C 200 -100 15 1 1 0 N
X B B -100 0 100 R 40 40 1 1 P 
X C C 200 -200 100 U 40 40 1 1 P 
X E E 200 300 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTA92LT1-PNP-SOT23-BEC
#
DEF MMBTA92LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBTA92LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTH10LT1-NPN-SOT23-BEC
#
DEF MMBTH10LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBTH10LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTH24LT1-NPN-SOT23-BEC
#
DEF MMBTH24LT1-NPN-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMBTH24LT1-NPN-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMBTH81LT1-PNP-SOT23-BEC
#
DEF MMBTH81LT1-PNP-SOT23-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMBTH81LT1-PNP-SOT23-BEC" -400 200 50 H V L B
F2 "transistor-SOT23-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2111LT1-PNP-SC59-BEC
#
DEF MMUN2111LT1-PNP-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMUN2111LT1-PNP-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2112LT1-PNP-SC59-BEC
#
DEF MMUN2112LT1-PNP-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMUN2112LT1-PNP-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2113LT1-PNP-SC59-BEC
#
DEF MMUN2113LT1-PNP-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMUN2113LT1-PNP-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2114LT1-PNP-SC59-BEC
#
DEF MMUN2114LT1-PNP-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MMUN2114LT1-PNP-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2211LT1-NPN-SC59-BEC
#
DEF MMUN2211LT1-NPN-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMUN2211LT1-NPN-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2212LT1-NPN-SC59-BEC
#
DEF MMUN2212LT1-NPN-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMUN2212LT1-NPN-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2213LT1-NPN-SC59-BEC
#
DEF MMUN2213LT1-NPN-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMUN2213LT1-NPN-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MMUN2214LT1-NPN-SC59-BEC
#
DEF MMUN2214LT1-NPN-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MMUN2214LT1-NPN-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPHS10-NPN-TO92-CEB
#
DEF MPHS10-NPN-TO92-CEB T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPHS10-NPN-TO92-CEB" -400 200 50 H V L B
F2 "transistor-TO92-CEB" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPS2222A-NPN-TO92-CBE
#
DEF MPS2222A-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPS2222A-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPS2907A-PNP-TO92-CBE
#
DEF MPS2907A-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MPS2907A-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA06-NPN-TO92-CBE
#
DEF MPSA06-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA06-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA13-NPN-TO92-CBE
#
DEF MPSA13-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA13-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA14-NPN-TO92-CBE
#
DEF MPSA14-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA14-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA18-NPN-TO92-CBE
#
DEF MPSA18-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA18-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA29-NPN-TO92-CBE
#
DEF MPSA29-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA29-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA42-NPN-TO92-CBE
#
DEF MPSA42-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA42-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA44-NPN-TO92-CBE
#
DEF MPSA44-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA44-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA56-PNP-TO92-BCE
#
DEF MPSA56-PNP-TO92-BCE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MPSA56-PNP-TO92-BCE" -400 200 50 H V L B
F2 "transistor-TO92-BCE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA63-PNP-TO92-CBE
#
DEF MPSA63-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MPSA63-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA64-PNP-TO92-CBE
#
DEF MPSA64-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MPSA64-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA92-NPN-TO92-CBE
#
DEF MPSA92-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA92-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSA93-NPN-TO92-CBE
#
DEF MPSA93-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSA93-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSL51-NPN-TO92-CBE
#
DEF MPSL51-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSL51-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSW42-NPN-TO92-CBE
#
DEF MPSW42-NPN-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "MPSW42-NPN-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MPSW92-PNP-TO92-CBE
#
DEF MPSW92-PNP-TO92-CBE T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "MPSW92-PNP-TO92-CBE" -400 200 50 H V L B
F2 "transistor-TO92-CBE" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B B -100 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2111T1-PNP_DRIVER-SC59-BEC
#
DEF MUN2111T1-PNP_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2111T1-PNP_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 30
P 2 1 0 0 -90 30 -110 40
P 2 1 0 0 -110 40 -70 50
P 2 1 0 0 -70 50 -110 60
P 2 1 0 0 -110 60 -70 70
P 2 1 0 0 -70 70 -110 80
P 2 1 0 0 -110 80 -70 90
P 2 1 0 0 -70 90 -90 100
P 2 1 0 0 -90 100 -90 140
P 2 1 0 0 -90 140 100 140
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2112T1-PNP_DRIVER-SC59-BEC
#
DEF MUN2112T1-PNP_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2112T1-PNP_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 30
P 2 1 0 0 -90 30 -110 40
P 2 1 0 0 -110 40 -70 50
P 2 1 0 0 -70 50 -110 60
P 2 1 0 0 -110 60 -70 70
P 2 1 0 0 -70 70 -110 80
P 2 1 0 0 -110 80 -70 90
P 2 1 0 0 -70 90 -90 100
P 2 1 0 0 -90 100 -90 140
P 2 1 0 0 -90 140 100 140
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2113T1-PNP_DRIVER-SC59-BEC
#
DEF MUN2113T1-PNP_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2113T1-PNP_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 30
P 2 1 0 0 -90 30 -110 40
P 2 1 0 0 -110 40 -70 50
P 2 1 0 0 -70 50 -110 60
P 2 1 0 0 -110 60 -70 70
P 2 1 0 0 -70 70 -110 80
P 2 1 0 0 -110 80 -70 90
P 2 1 0 0 -70 90 -90 100
P 2 1 0 0 -90 100 -90 140
P 2 1 0 0 -90 140 100 140
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2114T1-PNP_DRIVER-SC59-BEC
#
DEF MUN2114T1-PNP_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2114T1-PNP_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 30
P 2 1 0 0 -90 30 -110 40
P 2 1 0 0 -110 40 -70 50
P 2 1 0 0 -70 50 -110 60
P 2 1 0 0 -110 60 -70 70
P 2 1 0 0 -70 70 -110 80
P 2 1 0 0 -110 80 -70 90
P 2 1 0 0 -70 90 -90 100
P 2 1 0 0 -90 100 -90 140
P 2 1 0 0 -90 140 100 140
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 -200 100 U 40 40 1 1 P 
X E E 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2211T1-NPN_DRIVER-SC59-BEC
#
DEF MUN2211T1-NPN_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2211T1-NPN_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 -30
P 2 1 0 0 -90 -30 -70 -40
P 2 1 0 0 -70 -40 -110 -50
P 2 1 0 0 -110 -50 -70 -60
P 2 1 0 0 -70 -60 -110 -70
P 2 1 0 0 -110 -70 -70 -80
P 2 1 0 0 -70 -80 -110 -90
P 2 1 0 0 -110 -90 -90 -100
P 2 1 0 0 -90 -100 -90 -140
P 2 1 0 0 -90 -140 100 -140
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 -140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2212T1-NPN_DRIVER-SC59-BEC
#
DEF MUN2212T1-NPN_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2212T1-NPN_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 -30
P 2 1 0 0 -90 -30 -70 -40
P 2 1 0 0 -70 -40 -110 -50
P 2 1 0 0 -110 -50 -70 -60
P 2 1 0 0 -70 -60 -110 -70
P 2 1 0 0 -110 -70 -70 -80
P 2 1 0 0 -70 -80 -110 -90
P 2 1 0 0 -110 -90 -90 -100
P 2 1 0 0 -90 -100 -90 -140
P 2 1 0 0 -90 -140 100 -140
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 -140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2213T1-NPN_DRIVER-SC59-BEC
#
DEF MUN2213T1-NPN_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2213T1-NPN_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 -30
P 2 1 0 0 -90 -30 -70 -40
P 2 1 0 0 -70 -40 -110 -50
P 2 1 0 0 -110 -50 -70 -60
P 2 1 0 0 -70 -60 -110 -70
P 2 1 0 0 -110 -70 -70 -80
P 2 1 0 0 -70 -80 -110 -90
P 2 1 0 0 -110 -90 -90 -100
P 2 1 0 0 -90 -100 -90 -140
P 2 1 0 0 -90 -140 100 -140
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 -140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# MUN2214T1-NPN_DRIVER-SC59-BEC
#
DEF MUN2214T1-NPN_DRIVER-SC59-BEC T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DRIVER
F0 "T" -400 300 50 H V L B
F1 "MUN2214T1-NPN_DRIVER-SC59-BEC" -400 200 50 H V L B
F2 "transistor-SC59-BEC" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
P 2 1 0 0 -200 0 -190 30
P 2 1 0 0 -190 30 -180 -20
P 2 1 0 0 -180 -20 -170 30
P 2 1 0 0 -170 30 -160 -20
P 2 1 0 0 -160 -20 -150 30
P 2 1 0 0 -150 30 -140 -20
P 2 1 0 0 -140 -20 -130 0
P 2 1 0 0 -130 0 -90 0
P 2 1 0 0 -90 0 -10 0
P 2 1 0 0 -90 0 -90 -30
P 2 1 0 0 -90 -30 -70 -40
P 2 1 0 0 -70 -40 -110 -50
P 2 1 0 0 -110 -50 -70 -60
P 2 1 0 0 -70 -60 -110 -70
P 2 1 0 0 -110 -70 -70 -80
P 2 1 0 0 -70 -80 -110 -90
P 2 1 0 0 -110 -90 -90 -100
P 2 1 0 0 -90 -100 -90 -140
P 2 1 0 0 -90 -140 100 -140
S -10 -100 20 100 1 1 0 F
C -90 0 10 1 1 0 N
C 100 -140 10 1 1 0 N
X B B -300 0 100 R 40 40 1 1 P 
X C C 100 200 100 D 40 40 1 1 P 
X E E 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# NTE103A
#
DEF NTE103A T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "NTE103A" -400 200 50 H V L B
F2 "transistor-TO18-" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 2 -100 0 100 R 40 40 1 1 P 
X C 3 100 200 100 D 40 40 1 1 P 
X E 1 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP122
#
DEF TIP122 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "TIP122" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP131
#
DEF TIP131 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN-DAR
F0 "T" -250 300 50 H V L B
F1 "TIP131" -160 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 200 100 80 100
P 2 1 0 0 56 -56 90 -100
P 2 1 0 0 115 -100 90 -100
P 2 1 0 0 36 -86 56 -56
P 2 1 0 0 90 -100 36 -86
P 2 1 0 0 80 100 20 50
P 2 1 0 0 200 0 145 -50
P 2 1 0 0 200 -200 156 -185
P 2 1 0 0 180 -160 200 -200
P 2 1 0 0 156 -185 180 -160
P 2 1 0 0 46 -72 8 -47
P 2 1 0 0 168 -172 137 -142
P 2 1 0 0 85 -95 55 -60
P 2 1 0 0 55 -60 40 -85
P 2 1 0 0 40 -85 80 -95
P 2 1 0 0 80 -95 55 -65
P 2 1 0 0 55 -65 45 -80
P 2 1 0 0 45 -80 75 -90
P 2 1 0 0 75 -90 55 -70
P 2 1 0 0 55 -70 55 -75
P 2 1 0 0 195 -195 180 -165
P 2 1 0 0 180 -165 160 -185
P 2 1 0 0 160 -185 190 -195
P 2 1 0 0 190 -195 180 -170
P 2 1 0 0 180 -170 165 -185
P 2 1 0 0 165 -185 185 -190
P 2 1 0 0 185 -190 180 -180
P 2 1 0 0 180 -180 175 -180
S -10 -100 20 100 1 1 0 F
S 115 -200 145 0 1 1 0 F
C 200 100 15 1 1 0 N
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 200 100 100 D 40 40 1 1 P 
X E 3 200 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP31
#
DEF TIP31 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "TIP31" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP31A
#
DEF TIP31A T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "TIP31A" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP31B
#
DEF TIP31B T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "TIP31B" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP31C
#
DEF TIP31C T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: NPN
F0 "T" -400 300 50 H V L B
F1 "TIP31C" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 100 100 20 60
P 2 1 0 0 70 -60 100 -100
P 2 1 0 0 100 -100 50 -100
P 2 1 0 0 50 -100 70 -60
P 2 1 0 0 60 -80 12 -56
P 2 1 0 0 60 -95 90 -95
P 2 1 0 0 90 -95 70 -70
P 2 1 0 0 70 -70 60 -90
P 2 1 0 0 60 -90 75 -90
P 2 1 0 0 75 -90 70 -80
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 200 100 D 40 40 1 1 P 
X E 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP32
#
DEF TIP32 T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "TIP32" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP32A
#
DEF TIP32A T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "TIP32A" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP32B
#
DEF TIP32B T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "TIP32B" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# TIP32C
#
DEF TIP32C T 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PNP
F0 "T" -400 300 50 H V L B
F1 "TIP32C" -400 200 50 H V L B
F2 "transistor-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 82 66 62 102
P 2 1 0 0 62 102 20 58
P 2 1 0 0 20 58 82 66
P 2 1 0 0 100 100 71 83
P 2 1 0 0 100 -100 20 -60
P 2 1 0 0 75 70 60 95
P 2 1 0 0 60 95 30 65
P 2 1 0 0 30 65 70 70
P 2 1 0 0 70 70 60 85
P 2 1 0 0 60 85 45 75
P 2 1 0 0 45 75 60 75
S -10 -100 20 100 1 1 0 F
X B 1 -100 0 100 R 40 40 1 1 P 
X C 2 100 -200 100 U 40 40 1 1 P 
X E 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# BC237-EBC
#
DEF BC237-EBC Q 0 40 Y N 1 F N
F0 "Q" 200 -100 50 H V C CNN
F1 "BC237-EBC" 250 150 50 H V C CNN
F2 "TO92-EBC" 190 0 30 H I C CNN
$FPLIST
 TO92-EBC
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  0 0  100 100 N
P 3 0 1 10  0 75  0 -75  0 -75 N
P 3 0 1 0  50 -50  0 0  0 0 N
P 3 0 1 0  90 -90  100 -100  100 -100 N
P 5 0 1 0  90 -90  70 -30  30 -70  90 -90  90 -90 F
X B B -200 0 200 R 40 40 1 1 I
X C C 100 200 100 D 40 40 1 1 P
X E E 100 -200 100 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# BC307
#
DEF BC307 Q 0 40 Y N 1 F N
F0 "Q" 200 -100 50 H V C CNN
F1 "BC307" 250 150 50 H V C CNN
$FPLIST
 TO92-EBC
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  0 0  100 100 N
P 3 0 1 10  0 75  0 -75  0 -75 F
P 3 0 1 0  25 -25  0 0  0 0 N
P 3 0 1 0  100 -100  65 -65  65 -65 N
P 5 0 1 0  25 -25  50 -75  75 -50  25 -25  25 -25 F
X B B -200 0 200 R 40 40 1 1 I
X C C 100 200 100 D 40 40 1 1 P
X E E 100 -200 100 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# BFR92
#
DEF BFR92 Q 0 0 Y Y 1 F N
F0 "Q" 200 -100 50 H V C CNN
F1 "BFR92" 150 100 50 H V L CNN
F2 "SOT323" 190 0 30 H I L CNN
$FPLIST
 SOT323
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  0 0  100 100 N
P 3 0 1 10  0 75  0 -75  0 -75 N
P 3 0 1 0  50 -50  0 0  0 0 N
P 3 0 1 0  90 -90  100 -100  100 -100 N
P 5 0 1 0  90 -90  70 -30  30 -70  90 -90  90 -90 F
X B 1 -200 0 200 R 30 40 1 1 I
X E 2 100 -200 100 U 30 40 1 1 P
X C 3 100 200 100 D 30 40 1 1 P
ENDDRAW
ENDDEF
#
# MAT02
#
DEF MAT02 Q 0 0 Y Y 2 F N
F0 "Q" 200 -100 50 H V C CNN
F1 "MAT02" 250 150 50 H V C CNN
F2 "TO-78" 160 0 30 H I C CNN
$FPLIST
 TO92-EBC
$ENDFPLIST
DRAW
C 50 0 0 0 1 0 N
C 50 0 111 0 1 0 N
P 2 0 1 0  0 0  75 -75 N
P 2 0 1 0  0 0  100 100 N
P 2 0 1 8  0 100  0 -100 N
P 5 0 1 0  50 -100  100 -100  100 -50  50 -100  50 -100 N
X C 1 100 200 100 D 40 40 1 1 P
X B 2 -200 0 200 R 40 40 1 1 I
X E 7 100 -200 100 U 40 40 1 1 P
X E 5 100 -200 100 U 40 40 2 1 P
X B 6 -200 0 200 R 40 40 2 1 I
X C 7 100 200 100 D 40 40 2 1 P
ENDDRAW
ENDDEF
#
# MOSN-SO8
#
DEF MOSN-SO8 Q 0 0 Y Y 1 F N
F0 "Q" 250 -50 40 H V C CNN
F1 "MOSN-SO8" 350 50 60 H V C CNN
F2 "SO8" 500 -150 60 H V C CNN
DRAW
P 2 0 1 0  -50 -100  -50 100 N
P 2 0 1 0  0 -150  0 150 N
P 2 0 1 0  100 -100  0 -100 N
P 2 0 1 0  100 100  0 100 N
P 3 0 1 0  50 -30  0 0  50 30 F
P 3 0 1 0  100 -100  100 0  50 0 N
P 3 0 1 0  100 -100  200 -100  200 -100 N
P 3 0 1 0  100 100  200 100  200 100 N
P 3 0 1 0  200 -100  300 -100  300 -100 N
P 3 0 1 0  200 100  300 100  300 100 N
P 3 0 1 0  300 100  400 100  400 100 N
X S 1 100 -200 100 U 30 30 1 1 P
X S 2 200 -200 100 U 30 30 1 1 P
X S 3 300 -200 100 U 30 30 1 1 P
X G 4 -200 0 150 R 40 40 1 1 I
X D 5 100 200 100 D 30 30 1 1 P
X D 6 200 200 100 D 30 30 1 1 P
X D 7 300 200 100 D 30 30 1 1 P
X D 8 400 200 100 D 30 30 1 1 P
ENDDRAW
ENDDEF
#
# MPSA42
#
DEF MPSA42 Q 0 40 Y N 1 F N
F0 "Q" 150 -150 60 H V L CNN
F1 "MPSA42" 150 150 60 H V L CNN
F2 "TO92-CBE" 150 0 30 H I C CNN
$FPLIST
 TO92-CBE
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  0 0  100 100 N
P 3 0 1 10  0 75  0 -75  0 -75 N
P 3 0 1 0  50 -50  0 0  0 0 N
P 3 0 1 0  90 -90  100 -100  100 -100 N
P 5 0 1 0  90 -90  70 -30  30 -70  90 -90  90 -90 F
X B B -200 0 200 R 40 40 1 1 I
X C C 100 200 100 D 40 40 1 1 P
X E E 100 -200 100 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# MPSA92
#
DEF MPSA92 Q 0 40 Y N 1 F N
F0 "Q" 150 -150 60 H V L CNN
F1 "MPSA92" 150 150 60 H V L CNN
F2 "TO92-CBE" 150 0 30 H I C CNN
$FPLIST
 TO92-CBE
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  0 0  100 100 N
P 3 0 1 10  0 75  0 -75  0 -75 F
P 3 0 1 0  25 -25  0 0  0 0 N
P 3 0 1 0  100 -100  65 -65  65 -65 N
P 5 0 1 0  25 -25  50 -75  75 -50  25 -25  25 -25 F
X B B -200 0 200 R 40 40 1 1 I
X C C 100 200 100 D 40 40 1 1 P
X E E 100 -200 100 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
#End Library
