$comment
	File created using the following command:
		vcd file pwmGen.msim.vcd -direction
$end
$date
	Fri May 24 17:33:02 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module pwmgen_vhd_vec_tst $end
$var wire 1 ! CLK1 $end
$var wire 1 " DCmot_speedv [2] $end
$var wire 1 # DCmot_speedv [1] $end
$var wire 1 $ DCmot_speedv [0] $end
$var wire 1 % PWM_DCmot $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_CLK1 $end
$var wire 1 0 ww_DCmot_speedv [2] $end
$var wire 1 1 ww_DCmot_speedv [1] $end
$var wire 1 2 ww_DCmot_speedv [0] $end
$var wire 1 3 ww_PWM_DCmot $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 < \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 > \CLK1~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ? \CLK1~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @ \CLK1~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A \CLK1~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 E \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 F \PWM_DCmot~output_o\ $end
$var wire 1 G \CLK1~input_o\ $end
$var wire 1 H \CLK1~inputclkctrl_outclk\ $end
$var wire 1 I \counter~1_combout\ $end
$var wire 1 J \counter~2_combout\ $end
$var wire 1 K \counter~0_combout\ $end
$var wire 1 L \DCmot_speedv[2]~input_o\ $end
$var wire 1 M \DCmot_speedv[0]~input_o\ $end
$var wire 1 N \DCmot_speedv[1]~input_o\ $end
$var wire 1 O \LessThan0~0_combout\ $end
$var wire 1 P \LessThan0~1_combout\ $end
$var wire 1 Q \PWM_DCmot~reg0_q\ $end
$var wire 1 R counter [2] $end
$var wire 1 S counter [1] $end
$var wire 1 T counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
03
0B
zC
zD
zE
0F
0G
0H
0I
1J
0K
1L
0M
0N
0O
1P
0Q
1"
0#
0$
10
01
02
0R
0S
0T
1>
1?
1@
0A
04
05
06
07
08
09
0:
0;
0<
0=
$end
#10000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#20000
0!
0/
0G
0A
0H
#30000
1!
1/
1G
1A
1H
1S
0T
1J
#40000
0!
0/
0G
0A
0H
#50000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#60000
0!
0/
0G
0A
0H
#70000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#80000
0!
0/
0G
0A
0H
#90000
1!
1/
1G
1A
1H
1T
1I
0J
#100000
0!
0/
0G
0A
0H
#110000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#120000
0!
0/
0G
0A
0H
#130000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#140000
0!
0/
0G
0A
0H
#150000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#160000
0!
0/
0G
0A
0H
#170000
1!
1/
1G
1A
1H
1S
0T
1J
#180000
0!
0/
0G
0A
0H
#190000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#200000
0!
0/
0G
0A
0H
#210000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#220000
0!
0/
0G
0A
0H
#230000
1!
1/
1G
1A
1H
1T
1I
0J
#240000
0!
0/
0G
0A
0H
#250000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#260000
0!
0/
0G
0A
0H
#270000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#280000
0!
0/
0G
0A
0H
#290000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#300000
0!
0/
0G
0A
0H
#310000
1!
1/
1G
1A
1H
1S
0T
1J
#320000
0!
0/
0G
0A
0H
#330000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#340000
0!
0/
0G
0A
0H
#350000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#360000
0!
0/
0G
0A
0H
#370000
1!
1/
1G
1A
1H
1T
1I
0J
#380000
0!
0/
0G
0A
0H
#390000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#400000
0!
0/
0G
0A
0H
#410000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#420000
0!
0/
0G
0A
0H
#430000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#440000
0!
0/
0G
0A
0H
#450000
1!
1/
1G
1A
1H
1S
0T
1J
#460000
0!
0/
0G
0A
0H
#470000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#480000
0!
0/
0G
0A
0H
#490000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#500000
0!
0/
0G
0A
0H
#510000
1!
1/
1G
1A
1H
1T
1I
0J
#520000
0!
0/
0G
0A
0H
#530000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#540000
0!
0/
0G
0A
0H
#550000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#560000
0!
0/
0G
0A
0H
#570000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#580000
0!
0/
0G
0A
0H
#590000
1!
1/
1G
1A
1H
1S
0T
1J
#600000
0!
0/
0G
0A
0H
#610000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#620000
0!
0/
0G
0A
0H
#630000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#640000
0!
0/
0G
0A
0H
#650000
1!
1/
1G
1A
1H
1T
1I
0J
#660000
0!
0/
0G
0A
0H
#670000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#680000
0!
0/
0G
0A
0H
#690000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#700000
0!
0/
0G
0A
0H
#710000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#720000
0!
0/
0G
0A
0H
#730000
1!
1/
1G
1A
1H
1S
0T
1J
#740000
0!
0/
0G
0A
0H
#750000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#760000
0!
0/
0G
0A
0H
#770000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#780000
0!
0/
0G
0A
0H
#790000
1!
1/
1G
1A
1H
1T
1I
0J
#800000
0!
0/
0G
0A
0H
#810000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#820000
0!
0/
0G
0A
0H
#830000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#840000
0!
0/
0G
0A
0H
#850000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#860000
0!
0/
0G
0A
0H
#870000
1!
1/
1G
1A
1H
1S
0T
1J
#880000
0!
0/
0G
0A
0H
#890000
1!
1/
1G
1A
1H
1T
0I
0J
1K
1O
0P
#900000
0!
0/
0G
0A
0H
#910000
1!
1/
1G
1A
1H
0S
0T
1R
0Q
0F
1J
0O
03
0%
#920000
0!
0/
0G
0A
0H
#930000
1!
1/
1G
1A
1H
1T
1I
0J
#940000
0!
0/
0G
0A
0H
#950000
1!
1/
1G
1A
1H
1S
0T
0I
0K
#960000
0!
0/
0G
0A
0H
#970000
1!
1/
1G
1A
1H
0S
0R
1P
1J
#980000
0!
0/
0G
0A
0H
#990000
1!
1/
1G
1A
1H
1T
1Q
1F
1I
0J
13
1%
#1000000
