{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445633303210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 16:48:22 2015 " "Processing started: Fri Oct 23 16:48:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445633303211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1445633303211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Debug " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1445633303211 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1445633303573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 1 CLOCK_50 port " "Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1445633303576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\] " "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\]" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303577 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445633303577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 5 Clock10 clock " "Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1445633303578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303578 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445633303578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303579 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445633303579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303579 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445633303579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633303580 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445633303580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1445633303581 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " dataIn\[24\] " "Node  \"dataIn\[24\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[2\] " "Node  \"dataIn\[2\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[28\] " "Node  \"dataIn\[28\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[19\] " "Node  \"dataIn\[19\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[3\] " "Node  \"dataIn\[3\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[27\] " "Node  \"dataIn\[27\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[1\] " "Node  \"dataIn\[1\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[5\] " "Node  \"dataIn\[5\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[30\] " "Node  \"dataIn\[30\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[25\] " "Node  \"dataIn\[25\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[26\] " "Node  \"dataIn\[26\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " clk~clkctrl " "Node  \"clk~clkctrl\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1373 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[29\] " "Node  \"dataIn\[29\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[4\] " "Node  \"dataIn\[4\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[23\] " "Node  \"dataIn\[23\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[22\] " "Node  \"dataIn\[22\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[21\] " "Node  \"dataIn\[21\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[20\] " "Node  \"dataIn\[20\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[18\] " "Node  \"dataIn\[18\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " regFileWrIndex\[3\] " "Node  \"regFileWrIndex\[3\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[17\] " "Node  \"dataIn\[17\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[16\] " "Node  \"dataIn\[16\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " regFileWrIndex\[2\] " "Node  \"regFileWrIndex\[2\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[15\] " "Node  \"dataIn\[15\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " regFileWrIndex\[1\] " "Node  \"regFileWrIndex\[1\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[14\] " "Node  \"dataIn\[14\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[13\] " "Node  \"dataIn\[13\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " regFileWrIndex\[0\] " "Node  \"regFileWrIndex\[0\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[12\] " "Node  \"dataIn\[12\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_NODES_INFO" " dataIn\[11\] " "Node  \"dataIn\[11\]\"" {  } { { "rf.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/rf.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445633303615 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1445633303615 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1445633303615 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1445633303619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445633303689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 16:48:23 2015 " "Processing ended: Fri Oct 23 16:48:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445633303689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445633303689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445633303689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1445633303689 ""}
