Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gcd_wrapper_tb_func_synth xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] state is not declared under prefix uut [C:/Users/carlo/Downloads/lab_3/project_3_3/project_3_3.srcs/sim_1/new/gcd_wrapper_tb.sv:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
