// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include <errno.h>
#include <unistd.h>

#include <algorithm>
#include <cstring>
#include <filesystem>
#include <limits>
#include <memory>
#include <string>
#include <utility>
#include <vector>

#include "iree/base/internal/atomics.h"
#include "iree/hal/drivers/amdxdna/native.h"
#include "iree/hal/drivers/amdxdna/shim/linux/kmq/bo.h"
#include "iree/hal/drivers/amdxdna/shim/linux/kmq/device.h"
#include "iree/hal/drivers/amdxdna/shim/linux/kmq/hwctx.h"
#include "iree/hal/drivers/amdxdna/shim/linux/kmq/hwq.h"
#include "iree/hal/drivers/amdxdna/shim/linux/kmq/kernel.h"
#include "iree/hal/drivers/amdxdna/util.h"

struct iree_hal_amdxdna_native_device_t {
  iree_allocator_t host_allocator;
  std::unique_ptr<shim_xdna::device> shim_device;

  iree_hal_amdxdna_native_device_t(
      iree_allocator_t host_allocator,
      std::unique_ptr<shim_xdna::device> shim_device)
      : host_allocator(host_allocator), shim_device(std::move(shim_device)) {}
};

struct iree_hal_amdxdna_native_buffer_t {
  std::unique_ptr<shim_xdna::bo> bo;

  explicit iree_hal_amdxdna_native_buffer_t(std::unique_ptr<shim_xdna::bo> bo)
      : bo(std::move(bo)) {}
};

struct iree_hal_amdxdna_native_queue_t {
  shim_xdna::hw_q* hwq = nullptr;
};

struct iree_hal_amdxdna_native_context_t {
  std::unique_ptr<shim_xdna::hw_ctx> context;
  iree_hal_amdxdna_native_queue_t queue;

  explicit iree_hal_amdxdna_native_context_t(
      std::unique_ptr<shim_xdna::hw_ctx> context)
      : context(std::move(context)) {
    queue.hwq = this->context->get_hw_queue();
  }
};

struct iree_hal_amdxdna_native_command_t {
  iree_hal_amdxdna_native_c_command_opcode_t opcode;
  std::unique_ptr<shim_xdna::kernel> kernel;

  iree_hal_amdxdna_native_command_t(
      iree_hal_amdxdna_native_c_command_opcode_t opcode,
      std::unique_ptr<shim_xdna::kernel> kernel)
      : opcode(opcode), kernel(std::move(kernel)) {}
};

struct iree_hal_amdxdna_native_context_ref_t {
  iree_atomic_ref_count_t ref_count;
  iree_hal_amdxdna_native_context_t* context;
};

iree_status_t iree_hal_amdxdna_native_device_query_caps(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_device_caps_t* out_caps);

namespace {

constexpr size_t kMaxExecBoSize = 4096;

// The exec BO is large enough to hold ~500 chain slots, but the npu4 KMQ
// firmware/queue path does not reliably execute a single ERT_CMD_CHAIN much
// longer than this: some oversized chains fail explicitly, and some can
// complete implausibly fast without proving that every child ran. Cap the
// reported slot count so shared flushing chunks longer command buffers into
// firmware-sized chains instead of one oversized chain.
constexpr uint32_t kMaxReliableChainSlots = 64;

std::string string_view_to_string(iree_string_view_t value) {
  return std::string(value.data, value.size);
}

iree_status_t parse_power_mode(
    iree_string_view_t power_mode,
    iree_hal_amdxdna_native_c_power_mode_t* out_power_mode,
    bool* out_should_set_power_mode) {
  *out_should_set_power_mode = false;
  *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_DEFAULT;
  if (iree_string_view_is_empty(power_mode)) return iree_ok_status();

  *out_should_set_power_mode = true;
  if (iree_string_view_equal(power_mode, IREE_SV("default"))) {
    *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_DEFAULT;
  } else if (iree_string_view_equal(power_mode, IREE_SV("low"))) {
    *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_LOW;
  } else if (iree_string_view_equal(power_mode, IREE_SV("medium"))) {
    *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_MEDIUM;
  } else if (iree_string_view_equal(power_mode, IREE_SV("high"))) {
    *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_HIGH;
  } else if (iree_string_view_equal(power_mode, IREE_SV("turbo"))) {
    *out_power_mode = IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_TURBO;
  } else {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "Option 'amdxdna_power_mode' expected to be default | low | "
        "medium | high | turbo but got '%.*s'",
        static_cast<int>(power_mode.size), power_mode.data);
  }
  return iree_ok_status();
}

shim_xdna::power_mode to_shim_power_mode(
    iree_hal_amdxdna_native_c_power_mode_t power_mode) {
  switch (power_mode) {
    case IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_DEFAULT:
      return shim_xdna::power_mode::default_mode;
    case IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_LOW:
      return shim_xdna::power_mode::low;
    case IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_MEDIUM:
      return shim_xdna::power_mode::medium;
    case IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_HIGH:
      return shim_xdna::power_mode::high;
    case IREE_HAL_AMDXDNA_NATIVE_C_POWER_MODE_TURBO:
      return shim_xdna::power_mode::turbo;
  }
  return shim_xdna::power_mode::default_mode;
}

uint32_t to_shim_buffer_flags(iree_hal_amdxdna_native_buffer_c_type_t type) {
  switch (type) {
    case IREE_HAL_AMDXDNA_NATIVE_BUFFER_TYPE_HOST_ONLY:
      return AMDXDNA_BO_FLAGS_HOST_ONLY;
    case IREE_HAL_AMDXDNA_NATIVE_BUFFER_TYPE_CACHEABLE:
    case IREE_HAL_AMDXDNA_NATIVE_BUFFER_TYPE_INSTRUCTION:
      return AMDXDNA_BO_FLAGS_CACHEABLE;
  }
  return AMDXDNA_BO_FLAGS_HOST_ONLY;
}

shim_xdna::direction to_shim_sync_direction(
    iree_hal_amdxdna_native_buffer_sync_direction_t direction) {
  switch (direction) {
    case IREE_HAL_AMDXDNA_NATIVE_BUFFER_SYNC_HOST_TO_DEVICE:
      return shim_xdna::direction::host2device;
    case IREE_HAL_AMDXDNA_NATIVE_BUFFER_SYNC_DEVICE_TO_HOST:
      return shim_xdna::direction::device2host;
  }
  return shim_xdna::direction::host2device;
}

uint32_t to_ert_opcode(iree_hal_amdxdna_native_c_command_opcode_t opcode) {
  switch (opcode) {
    case IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_START_CU:
      return ERT_START_CU;
    case IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_START_NPU:
    case IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_START_NPU_PARTIAL_ELF:
      return ERT_START_NPU;
    case IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_COMMAND_CHAIN:
      return ERT_CMD_CHAIN;
  }
  return ERT_START_CU;
}

uint32_t chain_slot_capacity(size_t exec_bo_size) {
  const size_t header = offsetof(ert_packet, data) + sizeof(ert_cmd_chain_data);
  return exec_bo_size > header
             ? static_cast<uint32_t>((exec_bo_size - header) / sizeof(uint64_t))
             : 1;
}

ert_packet* command_packet(iree_hal_amdxdna_native_command_t* command) {
  return reinterpret_cast<ert_packet*>(
      command->kernel->get_exec_buf_bo()->map());
}

iree_status_t validate_device_size_fits_size_t(iree_device_size_t size) {
  if (IREE_UNLIKELY(size > static_cast<iree_device_size_t>(
                               std::numeric_limits<size_t>::max()))) {
    return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                            "amdxdna native allocation size is too large");
  }
  return iree_ok_status();
}

}  // namespace

iree_status_t iree_hal_amdxdna_native_resolve_device_options(
    const iree_hal_amdxdna_device_params* options,
    iree_hal_amdxdna_device_params* out_options,
    std::string* out_device_path_storage,
    iree_hal_amdxdna_native_c_power_mode_t* out_power_mode,
    bool* out_should_set_power_mode) {
  *out_options = *options;

  if (options->n_core_rows < 0) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "Option 'amdxdna_n_core_rows' expected a non-negative int32_t but "
        "got %d",
        options->n_core_rows);
  }
  if (options->n_core_cols < 0) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "Option 'amdxdna_n_core_cols' expected a non-negative int32_t but "
        "got %d",
        options->n_core_cols);
  }
  IREE_RETURN_IF_ERROR(parse_power_mode(options->power_mode, out_power_mode,
                                        out_should_set_power_mode));

  std::filesystem::path device_path =
      iree_string_view_is_empty(options->device_path)
          ? shim_xdna::find_default_accel_device_path()
          : std::filesystem::path(string_view_to_string(options->device_path));
  if (::access(device_path.c_str(), R_OK | W_OK) != 0) {
    const int saved_errno = errno;
    return iree_make_status(iree_status_code_from_errno(saved_errno),
                            "unable to access amdxdna device path '%s'",
                            device_path.c_str());
  }

  uint32_t n_core_rows = static_cast<uint32_t>(options->n_core_rows);
  uint32_t n_core_cols = static_cast<uint32_t>(options->n_core_cols);
  const int err = shim_xdna::resolve_core_grid_size(
      device_path, n_core_rows, n_core_cols, &n_core_rows, &n_core_cols);
  if (err != 0) {
    return iree_make_status(
        iree_status_code_from_errno(err),
        "unable to query amdxdna core grid for device path '%s' (requested "
        "rows=%d cols=%d)",
        device_path.c_str(), options->n_core_rows, options->n_core_cols);
  }

  *out_device_path_storage = device_path.string();
  out_options->device_path = iree_make_string_view(
      out_device_path_storage->data(), out_device_path_storage->size());
  out_options->n_core_rows = static_cast<int32_t>(n_core_rows);
  out_options->n_core_cols = static_cast<int32_t>(n_core_cols);
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_device_create(
    const iree_hal_amdxdna_device_params* options,
    iree_allocator_t host_allocator,
    iree_hal_amdxdna_native_device_t** out_device) {
  IREE_ASSERT_ARGUMENT(options);
  IREE_ASSERT_ARGUMENT(out_device);
  *out_device = nullptr;

  std::filesystem::path device_path;
  if (!iree_string_view_is_empty(options->device_path)) {
    device_path = string_view_to_string(options->device_path);
  }
  std::unique_ptr<shim_xdna::device> shim_device;
  const int err = shim_xdna::device::create(
      static_cast<uint32_t>(options->n_core_rows),
      static_cast<uint32_t>(options->n_core_cols), device_path, &shim_device);
  if (err != 0) {
    return iree_make_status(
        iree_status_code_from_errno(err),
        "unable to open amdxdna device path '%.*s' with core grid %" PRIi32
        "x%" PRIi32,
        static_cast<int>(options->device_path.size), options->device_path.data,
        options->n_core_rows, options->n_core_cols);
  }

  iree_hal_amdxdna_native_device_t* device = nullptr;
  IREE_RETURN_IF_ERROR(iree_allocator_malloc(
      host_allocator, sizeof(*device), reinterpret_cast<void**>(&device)));
  device = new (device)
      iree_hal_amdxdna_native_device_t(host_allocator, std::move(shim_device));
  *out_device = device;
  return iree_ok_status();
}

void iree_hal_amdxdna_native_device_destroy(
    iree_hal_amdxdna_native_device_t* device) {
  if (!device) return;
  iree_allocator_t host_allocator = device->host_allocator;
  device->~iree_hal_amdxdna_native_device_t();
  iree_allocator_free(host_allocator, device);
}

iree_status_t iree_hal_amdxdna_native_device_set_power_mode(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_power_mode_t power_mode) {
  IREE_ASSERT_ARGUMENT(device);
  return iree_hal_amdxdna_status_from_errno(
      device->shim_device->set_power_mode(to_shim_power_mode(power_mode)),
      "amdxdna set power mode failed");
}

bool iree_hal_amdxdna_native_device_supports_partial_elf_dispatch(
    iree_hal_amdxdna_native_device_t* device) {
  iree_hal_amdxdna_native_c_device_caps_t caps;
  if (!iree_status_is_ok(
          iree_hal_amdxdna_native_device_query_caps(device, &caps))) {
    return false;
  }
  return (caps.dispatch_models &
          IREE_HAL_AMDXDNA_NATIVE_C_DISPATCH_MODEL_PARTIAL_ELF) != 0;
}

bool iree_hal_amdxdna_native_device_uses_npu_payload_dispatch(
    iree_hal_amdxdna_native_device_t* device) {
  iree_hal_amdxdna_native_c_device_caps_t caps;
  if (!iree_status_is_ok(
          iree_hal_amdxdna_native_device_query_caps(device, &caps))) {
    return false;
  }
  return (caps.dispatch_models &
          IREE_HAL_AMDXDNA_NATIVE_C_DISPATCH_MODEL_START_NPU) != 0;
}

bool iree_hal_amdxdna_native_device_syncs_bindings_on_submit(
    iree_hal_amdxdna_native_device_t* device) {
  iree_hal_amdxdna_native_c_device_caps_t caps;
  if (!iree_status_is_ok(
          iree_hal_amdxdna_native_device_query_caps(device, &caps))) {
    return false;
  }
  return caps.buffer_sync_model ==
         IREE_HAL_AMDXDNA_NATIVE_C_BUFFER_SYNC_MODEL_SUBMIT_SYNCS_BINDINGS;
}

iree_hal_amdxdna_native_c_command_opcode_t
iree_hal_amdxdna_native_device_dispatch_opcode(
    iree_hal_amdxdna_native_device_t* device) {
  iree_hal_amdxdna_native_c_device_caps_t caps;
  if (!iree_status_is_ok(
          iree_hal_amdxdna_native_device_query_caps(device, &caps))) {
    return IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_START_CU;
  }
  return caps.default_dispatch_opcode;
}

iree_status_t iree_hal_amdxdna_native_device_query_caps(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_device_caps_t* out_caps) {
  IREE_ASSERT_ARGUMENT(device);
  IREE_ASSERT_ARGUMENT(out_caps);
  iree_hal_amdxdna_native_c_device_caps_t caps;
  caps.ddi_version = 1;
  caps.max_effective_queues = 1;
  caps.max_command_chain_slots =
      std::min(chain_slot_capacity(kMaxExecBoSize), kMaxReliableChainSlots);
  caps.context_image_models = IREE_HAL_AMDXDNA_NATIVE_C_CONTEXT_IMAGE_MODEL_PDI;
  caps.dispatch_models = IREE_HAL_AMDXDNA_NATIVE_C_DISPATCH_MODEL_START_CU |
                         IREE_HAL_AMDXDNA_NATIVE_C_DISPATCH_MODEL_COMMAND_CHAIN;
  caps.buffer_sync_model =
      IREE_HAL_AMDXDNA_NATIVE_C_BUFFER_SYNC_MODEL_CALLER_SYNCS_BINDINGS;
  caps.completion_models =
      IREE_HAL_AMDXDNA_NATIVE_C_COMPLETION_MODEL_SYNCHRONOUS_WAIT |
      IREE_HAL_AMDXDNA_NATIVE_C_COMPLETION_MODEL_NATIVE_FENCE;
  caps.supports_command_chain = true;
  caps.supports_submit_many = true;
  caps.supports_async_submit = false;
  caps.supports_external_buffer_import = false;
  caps.supports_external_buffer_export = false;
  caps.supports_real_multi_queue = false;
  caps.default_dispatch_opcode =
      IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_START_CU;
  *out_caps = caps;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_device_alloc_buffer(
    iree_hal_amdxdna_native_device_t* device, iree_device_size_t size,
    iree_hal_amdxdna_native_buffer_c_type_t type,
    iree_hal_amdxdna_native_buffer_t** out_buffer) {
  IREE_ASSERT_ARGUMENT(device);
  IREE_ASSERT_ARGUMENT(out_buffer);
  *out_buffer = nullptr;
  IREE_RETURN_IF_ERROR(validate_device_size_fits_size_t(size));

  std::unique_ptr<shim_xdna::bo> bo;
  IREE_RETURN_IF_ERROR(iree_hal_amdxdna_status_from_errno(
      device->shim_device->alloc_bo(static_cast<size_t>(size),
                                    to_shim_buffer_flags(type), &bo),
      "amdxdna native BO allocation failed"));
  *out_buffer = new iree_hal_amdxdna_native_buffer_t(std::move(bo));
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_device_create_context(
    iree_hal_amdxdna_native_device_t* device,
    const iree_hal_amdxdna_native_c_context_image_t* image,
    iree_hal_amdxdna_native_context_t** out_context) {
  IREE_ASSERT_ARGUMENT(device);
  IREE_ASSERT_ARGUMENT(image);
  IREE_ASSERT_ARGUMENT(out_context);
  *out_context = nullptr;
  if (IREE_UNLIKELY(image->type !=
                    IREE_HAL_AMDXDNA_NATIVE_C_CONTEXT_IMAGE_TYPE_PDI)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna Linux KMQ context creation requires a "
                            "PDI context image");
  }
  iree_const_byte_span_t pdi = image->pdi;
  if (IREE_UNLIKELY(pdi.data_length != 0 && !pdi.data)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "amdxdna native context PDI data is NULL");
  }

  std::vector<uint8_t> pdi_vector;
  if (pdi.data_length != 0) {
    pdi_vector.assign(pdi.data, pdi.data + pdi.data_length);
  }
  std::string kernel_name_string;
  if (!iree_string_view_is_empty(image->kernel_name)) {
    kernel_name_string.assign(image->kernel_name.data, image->kernel_name.size);
  }

  std::unique_ptr<shim_xdna::hw_ctx> shim_context;
  const int err = device->shim_device->create_hw_context(
      pdi_vector, kernel_name_string, &shim_context);
  if (err != 0) {
    return iree_hal_amdxdna_status_from_errno(
        err, "amdxdna hardware context creation failed");
  }
  *out_context = new iree_hal_amdxdna_native_context_t(std::move(shim_context));
  return iree_ok_status();
}

void iree_hal_amdxdna_native_context_destroy(
    iree_hal_amdxdna_native_context_t* context) {
  delete context;
}

iree_status_t iree_hal_amdxdna_native_context_close_single_aperture_session(
    iree_hal_amdxdna_native_context_t* context) {
  (void)context;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_device_query_chain_max_slots(
    iree_hal_amdxdna_native_device_t* device, uint32_t* out_max_slots) {
  IREE_ASSERT_ARGUMENT(device);
  IREE_ASSERT_ARGUMENT(out_max_slots);
  iree_hal_amdxdna_native_c_device_caps_t caps;
  IREE_RETURN_IF_ERROR(
      iree_hal_amdxdna_native_device_query_caps(device, &caps));
  *out_max_slots = caps.max_command_chain_slots;
  return iree_ok_status();
}

size_t iree_hal_amdxdna_native_command_arg_binding_capacity() { return 1024; }

void iree_hal_amdxdna_native_buffer_destroy(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  delete buffer;
}

iree_status_t iree_hal_amdxdna_native_buffer_map(
    iree_hal_amdxdna_native_buffer_t* buffer, void** out_ptr) {
  IREE_ASSERT_ARGUMENT(out_ptr);
  *out_ptr = nullptr;
  if (IREE_UNLIKELY(!buffer || !buffer->bo)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna native buffer is not allocated");
  }
  void* ptr = buffer->bo->map();
  if (IREE_UNLIKELY(!ptr)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna native buffer is not host-mapped");
  }
  *out_ptr = ptr;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_buffer_sync(
    iree_hal_amdxdna_native_buffer_t* buffer,
    iree_hal_amdxdna_native_buffer_sync_direction_t direction,
    iree_device_size_t size, iree_device_size_t offset) {
  if (IREE_UNLIKELY(!buffer || !buffer->bo)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna native buffer is not allocated");
  }
  IREE_RETURN_IF_ERROR(validate_device_size_fits_size_t(size));
  IREE_RETURN_IF_ERROR(validate_device_size_fits_size_t(offset));
  return iree_hal_amdxdna_status_from_errno(
      buffer->bo->sync(to_shim_sync_direction(direction),
                       static_cast<size_t>(size), static_cast<size_t>(offset)),
      "amdxdna native buffer sync failed");
}

iree_status_t iree_hal_amdxdna_native_buffer_sync_all(
    iree_hal_amdxdna_native_buffer_t* buffer,
    iree_hal_amdxdna_native_buffer_sync_direction_t direction) {
  if (IREE_UNLIKELY(!buffer || !buffer->bo)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna native buffer is not allocated");
  }
  return iree_hal_amdxdna_status_from_errno(
      buffer->bo->sync(to_shim_sync_direction(direction)),
      "amdxdna native buffer sync failed");
}

iree_status_t iree_hal_amdxdna_native_buffer_ensure_allocated(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  if (IREE_UNLIKELY(!buffer || !buffer->bo)) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "amdxdna native buffer is not allocated");
  }
  return iree_ok_status();
}

uint64_t iree_hal_amdxdna_native_buffer_device_address(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return buffer->bo->get_paddr();
}

iree_device_size_t iree_hal_amdxdna_native_buffer_size(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return static_cast<iree_device_size_t>(buffer->bo->size());
}

iree_status_t iree_hal_amdxdna_native_context_open_cu(
    iree_hal_amdxdna_native_context_t* context, iree_string_view_t kernel_name,
    iree_hal_amdxdna_native_c_cu_index_t* out_cu_index) {
  IREE_ASSERT_ARGUMENT(context);
  IREE_ASSERT_ARGUMENT(out_cu_index);
  std::string kernel_name_string;
  if (!iree_string_view_is_empty(kernel_name)) {
    kernel_name_string.assign(kernel_name.data, kernel_name.size);
  }
  shim_xdna::cuidx_t cu_index{.index = 0};
  const int err =
      context->context->open_cu_context(kernel_name_string, &cu_index);
  if (err != 0) {
    return iree_hal_amdxdna_status_from_errno(err, "amdxdna CU lookup failed");
  }
  out_cu_index->index = cu_index.index;
  return iree_ok_status();
}

iree_hal_amdxdna_native_queue_t* iree_hal_amdxdna_native_context_queue(
    iree_hal_amdxdna_native_context_t* context) {
  return &context->queue;
}

uint64_t iree_hal_amdxdna_native_queue_exec_command_count(
    iree_hal_amdxdna_native_queue_t* queue) {
  return queue->hwq->exec_cmd_count();
}

iree_status_t iree_hal_amdxdna_native_command_create(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_command_opcode_t opcode,
    iree_hal_amdxdna_native_command_t** out_command) {
  IREE_ASSERT_ARGUMENT(device);
  IREE_ASSERT_ARGUMENT(out_command);
  *out_command = nullptr;

  std::unique_ptr<shim_xdna::kernel> kernel =
      std::make_unique<shim_xdna::kernel>(device->shim_device->get_pdev(),
                                          to_ert_opcode(opcode));
  IREE_RETURN_IF_ERROR(iree_hal_amdxdna_status_from_errno(
      kernel->init_errno(), "amdxdna native command allocation failed"));
  *out_command =
      new iree_hal_amdxdna_native_command_t(opcode, std::move(kernel));
  return iree_ok_status();
}

void iree_hal_amdxdna_native_command_destroy(
    iree_hal_amdxdna_native_command_t* command) {
  delete command;
}

iree_status_t iree_hal_amdxdna_native_command_set_cu_index(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_c_cu_index_t cu_index) {
  shim_xdna::cuidx_t shim_cu_index{.index = cu_index.index};
  command->kernel->set_cu_idx(shim_cu_index);
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_command_add_control_buffer(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* control_buffer,
    iree_device_size_t control_buffer_size) {
  (void)control_buffer_size;
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->add_ctrl_bo(*control_buffer->bo),
      "amdxdna native command control-buffer argument failed");
}

iree_status_t iree_hal_amdxdna_native_command_add_arg_32(
    iree_hal_amdxdna_native_command_t* command, uint32_t value) {
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->add_arg_32(value),
      "amdxdna native command u32 argument failed");
}

iree_status_t iree_hal_amdxdna_native_command_add_arg_64(
    iree_hal_amdxdna_native_command_t* command, uint64_t value) {
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->add_arg_64(value),
      "amdxdna native command u64 argument failed");
}

iree_status_t iree_hal_amdxdna_native_command_add_buffer_arg(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->add_arg_bo(*buffer->bo),
      "amdxdna native command buffer argument failed");
}

iree_status_t iree_hal_amdxdna_native_command_add_buffer_arg_at_offset(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* buffer, uint64_t offset) {
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->add_arg_bo_at_offset(*buffer->bo, offset),
      "amdxdna native command buffer argument failed");
}

iree_status_t iree_hal_amdxdna_native_command_bind_buffer(
    iree_hal_amdxdna_native_command_t* command, size_t position,
    iree_hal_amdxdna_native_buffer_t* buffer, iree_device_size_t offset,
    iree_device_size_t size) {
  IREE_RETURN_IF_ERROR(validate_device_size_fits_size_t(offset));
  IREE_RETURN_IF_ERROR(validate_device_size_fits_size_t(size));
  return iree_hal_amdxdna_status_from_errno(
      command->kernel->get_exec_buf_bo()->bind_at(position, *buffer->bo,
                                                  static_cast<size_t>(offset),
                                                  static_cast<size_t>(size)),
      "amdxdna native command buffer binding failed");
}

iree_status_t iree_hal_amdxdna_native_command_reset_bound_buffers(
    iree_hal_amdxdna_native_command_t* command) {
  (void)command;
  return iree_make_status(
      IREE_STATUS_UNIMPLEMENTED,
      "amdxdna Linux KMQ native commands do not support rebinding prepared "
      "command BO tables");
}

iree_status_t iree_hal_amdxdna_native_command_mark_chain_dirty(
    iree_hal_amdxdna_native_command_t* command) {
  (void)command;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_command_mark_code_dirty(
    iree_hal_amdxdna_native_command_t* command) {
  (void)command;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_command_mark_chain_code_dirty(
    iree_hal_amdxdna_native_command_t* command) {
  (void)command;
  return iree_ok_status();
}

iree_status_t iree_hal_amdxdna_native_command_prepare_chain(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_command_t* const* commands,
    iree_host_size_t command_count) {
  if (IREE_UNLIKELY(command->opcode !=
                    IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_COMMAND_CHAIN)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "amdxdna native command is not a chain command");
  }
  if (IREE_UNLIKELY(command_count > std::numeric_limits<uint32_t>::max())) {
    return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                            "amdxdna native command chain is too large");
  }

  shim_xdna::bo* chain_bo = command->kernel->get_exec_buf_bo();
  const size_t chain_bytes = offsetof(ert_packet, data) +
                             sizeof(ert_cmd_chain_data) +
                             command_count * sizeof(uint64_t);
  if (chain_bytes > chain_bo->size()) {
    return iree_make_status(IREE_STATUS_RESOURCE_EXHAUSTED,
                            "amdxdna cmd-chain: %" PRIhsz
                            " slots exceed exec buffer (%zu > %zu bytes)",
                            command_count, chain_bytes, chain_bo->size());
  }

  ert_packet* packet = command_packet(command);
  std::memset(packet, 0, chain_bo->size());
  packet->state = ERT_CMD_STATE_NEW;
  packet->opcode = ERT_CMD_CHAIN;
  ert_cmd_chain_data* chain_data =
      reinterpret_cast<ert_cmd_chain_data*>(packet->data);
  chain_data->command_count = static_cast<uint32_t>(command_count);
  chain_data->submit_index = 0;
  chain_data->error_index = 0;
  for (iree_host_size_t i = 0; i < command_count; ++i) {
    chain_data->data[i] =
        commands[i]->kernel->get_exec_buf_bo()->get_drm_bo_handle();
  }
  packet->count =
      (sizeof(ert_cmd_chain_data) + command_count * sizeof(uint64_t)) /
      sizeof(uint32_t);
  return iree_ok_status();
}

// Enqueue one command without blocking. issue_command is async: it writes the
// EXEC_CMD ioctl and returns a sequence number, so several commands can be in
// flight on the in-order hardware queue at once.
static iree_status_t iree_hal_amdxdna_native_queue_issue(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* command) {
  ert_packet* packet = command_packet(command);
  packet->state = ERT_CMD_STATE_NEW;
  shim_xdna::bo* exec_bo = command->kernel->get_exec_buf_bo();
  if (const int err = queue->hwq->issue_command(exec_bo)) {
    return iree_hal_amdxdna_status_from_errno(
        err, "amdxdna native command submit failed");
  }
  return iree_ok_status();
}

// Block on one already-issued command and translate its terminal ERT state.
static iree_status_t iree_hal_amdxdna_native_queue_wait_issued(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* command, iree_string_view_t label) {
  ert_packet* packet = command_packet(command);
  shim_xdna::bo* exec_bo = command->kernel->get_exec_buf_bo();
  const int rc = queue->hwq->wait_command(exec_bo, 0);
  if (rc < 0) {
    return iree_hal_amdxdna_status_from_errno(
        rc, "amdxdna native command wait failed");
  }
  if (rc == 0) {
    return iree_make_status(IREE_STATUS_DEADLINE_EXCEEDED,
                            "amdxdna %.*s timed out",
                            static_cast<int>(label.size), label.data);
  }
  if (packet->state == ERT_CMD_STATE_COMPLETED) return iree_ok_status();

  if (command->opcode ==
      IREE_HAL_AMDXDNA_NATIVE_C_COMMAND_OPCODE_COMMAND_CHAIN) {
    ert_cmd_chain_data* chain_data =
        reinterpret_cast<ert_cmd_chain_data*>(packet->data);
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "amdxdna %.*s did not complete: ert state %u (error_index %u, "
        "submit_index %u)",
        static_cast<int>(label.size), label.data, packet->state,
        chain_data->error_index, chain_data->submit_index);
  }
  return iree_make_status(
      IREE_STATUS_INTERNAL, "amdxdna %.*s did not complete: ert state %u",
      static_cast<int>(label.size), label.data, packet->state);
}

iree_status_t iree_hal_amdxdna_native_queue_submit_and_wait(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* command, iree_string_view_t label) {
  IREE_RETURN_IF_ERROR(iree_hal_amdxdna_native_queue_issue(queue, command));
  return iree_hal_amdxdna_native_queue_wait_issued(queue, command, label);
}

iree_status_t iree_hal_amdxdna_native_queue_submit_all_and_wait(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* const* commands,
    iree_host_size_t command_count, iree_string_view_t label) {
  if (command_count == 0) return iree_ok_status();
  // Issue every command before waiting so a command buffer that chunked into
  // several ERT_CMD_CHAINs runs them back-to-back on the in-order queue instead
  // of stalling on a host round-trip between chunks.
  iree_status_t issue_status = iree_ok_status();
  iree_host_size_t issued_count = 0;
  for (; issued_count < command_count; ++issued_count) {
    issue_status =
        iree_hal_amdxdna_native_queue_issue(queue, commands[issued_count]);
    if (!iree_status_is_ok(issue_status)) break;
  }
  if (issued_count == 0) return issue_status;

  // Wait on the final issued chunk first: the queue completes in submit order,
  // so once the final parent has completed every earlier parent has too. This
  // is the only blocking wait on the steady-state success path.
  iree_status_t wait_status = iree_hal_amdxdna_native_queue_wait_issued(
      queue, commands[issued_count - 1], label);
  // Then verify/drain the earlier chunks. On success these are cheap -- the
  // chunks are already complete, so wait_issued returns on the first poll
  // without blocking -- but they still surface an earlier chunk that completed
  // with an error (the final chunk succeeding does not by itself prove every
  // earlier chunk did). On the failure path the same loop keeps their command
  // resources live until the kernel/firmware is done with them.
  for (iree_host_size_t i = 0; i + 1 < issued_count; ++i) {
    iree_status_t earlier_status =
        iree_hal_amdxdna_native_queue_wait_issued(queue, commands[i], label);
    if (!iree_status_is_ok(earlier_status)) {
      iree_status_ignore(wait_status);
      if (!iree_status_is_ok(issue_status)) iree_status_ignore(issue_status);
      return earlier_status;
    }
  }
  if (!iree_status_is_ok(wait_status)) {
    if (!iree_status_is_ok(issue_status)) iree_status_ignore(issue_status);
    return wait_status;
  }
  if (!iree_status_is_ok(issue_status)) return issue_status;
  return iree_ok_status();
}

// Async submit is not yet implemented on the Linux KMQ backend; its caps do not
// advertise supports_async_submit. These stubs keep the DDI link-complete.
struct iree_hal_amdxdna_native_submission_t {};

iree_status_t iree_hal_amdxdna_native_queue_submit(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* command, iree_string_view_t label,
    iree_hal_amdxdna_native_submission_t** out_submission) {
  (void)queue;
  (void)command;
  (void)label;
  if (out_submission) *out_submission = nullptr;
  return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                          "amdxdna Linux KMQ async submit is not implemented");
}

iree_status_t iree_hal_amdxdna_native_submission_wait(
    iree_hal_amdxdna_native_submission_t* submission, uint64_t timeout_ns) {
  (void)submission;
  (void)timeout_ns;
  return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                          "amdxdna Linux KMQ async submit is not implemented");
}

iree_status_t iree_hal_amdxdna_native_submission_query(
    iree_hal_amdxdna_native_submission_t* submission, bool* out_ready) {
  (void)submission;
  if (out_ready) *out_ready = false;
  return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                          "amdxdna Linux KMQ async submit is not implemented");
}

void iree_hal_amdxdna_native_submission_destroy(
    iree_hal_amdxdna_native_submission_t* submission) {
  (void)submission;
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_resolve_options(
    const iree_hal_amdxdna_device_params* options,
    iree_allocator_t host_allocator,
    iree_hal_amdxdna_device_params* out_options,
    iree_byte_span_t* out_device_path_storage,
    iree_hal_amdxdna_native_c_power_mode_t* out_power_mode,
    bool* out_should_set_power_mode) {
  *out_device_path_storage = iree_byte_span_empty();
  std::string device_path_storage;
  IREE_RETURN_IF_ERROR(iree_hal_amdxdna_native_resolve_device_options(
      options, out_options, &device_path_storage, out_power_mode,
      out_should_set_power_mode));
  if (!device_path_storage.empty()) {
    uint8_t* storage = nullptr;
    IREE_RETURN_IF_ERROR(iree_allocator_malloc(
        host_allocator, device_path_storage.size(), (void**)&storage));
    std::memcpy(storage, device_path_storage.data(),
                device_path_storage.size());
    *out_device_path_storage =
        iree_make_byte_span(storage, device_path_storage.size());
    out_options->device_path =
        iree_make_string_view((const char*)storage, device_path_storage.size());
  }
  return iree_ok_status();
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_create(
    const iree_hal_amdxdna_device_params* options,
    iree_allocator_t host_allocator,
    iree_hal_amdxdna_native_device_t** out_device) {
  return iree_hal_amdxdna_native_device_create(options, host_allocator,
                                               out_device);
}

extern "C" void iree_hal_amdxdna_native_device_c_destroy(
    iree_hal_amdxdna_native_device_t* device) {
  iree_hal_amdxdna_native_device_destroy(device);
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_set_power_mode(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_power_mode_t power_mode) {
  return iree_hal_amdxdna_native_device_set_power_mode(device, power_mode);
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_query_caps(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_device_caps_t* out_caps) {
  return iree_hal_amdxdna_native_device_query_caps(device, out_caps);
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_alloc_buffer(
    iree_hal_amdxdna_native_device_t* device, iree_device_size_t size,
    iree_hal_amdxdna_native_buffer_c_type_t type,
    iree_hal_amdxdna_native_buffer_t** out_buffer) {
  return iree_hal_amdxdna_native_device_alloc_buffer(device, size, type,
                                                     out_buffer);
}

extern "C" void iree_hal_amdxdna_native_buffer_c_destroy(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  iree_hal_amdxdna_native_buffer_destroy(buffer);
}

extern "C" iree_status_t iree_hal_amdxdna_native_buffer_c_map(
    iree_hal_amdxdna_native_buffer_t* buffer, void** out_ptr) {
  return iree_hal_amdxdna_native_buffer_map(buffer, out_ptr);
}

extern "C" iree_status_t iree_hal_amdxdna_native_buffer_c_sync(
    iree_hal_amdxdna_native_buffer_t* buffer,
    iree_hal_amdxdna_native_buffer_sync_direction_t direction,
    iree_device_size_t size, iree_device_size_t offset) {
  return iree_hal_amdxdna_native_buffer_sync(buffer, direction, size, offset);
}

extern "C" iree_status_t iree_hal_amdxdna_native_buffer_c_sync_all(
    iree_hal_amdxdna_native_buffer_t* buffer,
    iree_hal_amdxdna_native_buffer_sync_direction_t direction) {
  return iree_hal_amdxdna_native_buffer_sync_all(buffer, direction);
}

extern "C" iree_status_t iree_hal_amdxdna_native_buffer_c_ensure_allocated(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return iree_hal_amdxdna_native_buffer_ensure_allocated(buffer);
}

extern "C" uint64_t iree_hal_amdxdna_native_buffer_c_device_address(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return iree_hal_amdxdna_native_buffer_device_address(buffer);
}

extern "C" iree_device_size_t iree_hal_amdxdna_native_buffer_c_size(
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return iree_hal_amdxdna_native_buffer_size(buffer);
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_create_context_ref(
    iree_hal_amdxdna_native_device_t* device,
    const iree_hal_amdxdna_native_c_context_image_t* image,
    iree_hal_amdxdna_native_context_ref_t** out_context_ref) {
  *out_context_ref = nullptr;
  iree_hal_amdxdna_native_context_t* raw_context = nullptr;
  IREE_RETURN_IF_ERROR(iree_hal_amdxdna_native_device_create_context(
      device, image, &raw_context));
  auto* context_ref = new iree_hal_amdxdna_native_context_ref_t();
  iree_atomic_ref_count_init(&context_ref->ref_count);
  context_ref->context = raw_context;
  *out_context_ref = context_ref;
  return iree_ok_status();
}

extern "C" iree_hal_amdxdna_native_context_ref_t*
iree_hal_amdxdna_native_context_ref_retain(
    iree_hal_amdxdna_native_context_ref_t* context_ref) {
  if (!context_ref) return nullptr;
  iree_atomic_ref_count_inc(&context_ref->ref_count);
  return context_ref;
}

extern "C" void iree_hal_amdxdna_native_context_ref_release(
    iree_hal_amdxdna_native_context_ref_t* context_ref) {
  if (!context_ref) return;
  if (iree_atomic_ref_count_dec(&context_ref->ref_count) == 1) {
    iree_hal_amdxdna_native_context_destroy(context_ref->context);
    delete context_ref;
  }
}

extern "C" iree_hal_amdxdna_native_context_t*
iree_hal_amdxdna_native_context_ref_borrow(
    iree_hal_amdxdna_native_context_ref_t* context_ref) {
  return context_ref ? context_ref->context : nullptr;
}

extern "C" iree_status_t iree_hal_amdxdna_native_context_ref_open_cu(
    iree_hal_amdxdna_native_context_ref_t* context_ref,
    iree_string_view_t kernel_name,
    iree_hal_amdxdna_native_c_cu_index_t* out_cu_index) {
  return iree_hal_amdxdna_native_context_open_cu(context_ref->context,
                                                 kernel_name, out_cu_index);
}

extern "C" iree_status_t
iree_hal_amdxdna_native_context_ref_close_single_aperture_session(
    iree_hal_amdxdna_native_context_ref_t* context_ref) {
  return iree_hal_amdxdna_native_context_close_single_aperture_session(
      context_ref->context);
}

extern "C" iree_hal_amdxdna_native_queue_t*
iree_hal_amdxdna_native_context_ref_queue(
    iree_hal_amdxdna_native_context_ref_t* context_ref) {
  return iree_hal_amdxdna_native_context_queue(context_ref->context);
}

extern "C" uint64_t iree_hal_amdxdna_native_queue_c_exec_command_count(
    iree_hal_amdxdna_native_queue_t* queue) {
  return iree_hal_amdxdna_native_queue_exec_command_count(queue);
}

extern "C" iree_status_t iree_hal_amdxdna_native_device_c_query_chain_max_slots(
    iree_hal_amdxdna_native_device_t* device, uint32_t* out_max_slots) {
  return iree_hal_amdxdna_native_device_query_chain_max_slots(device,
                                                              out_max_slots);
}

extern "C" iree_host_size_t
iree_hal_amdxdna_native_command_c_arg_binding_capacity(void) {
  return iree_hal_amdxdna_native_command_arg_binding_capacity();
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_create(
    iree_hal_amdxdna_native_device_t* device,
    iree_hal_amdxdna_native_c_command_opcode_t opcode,
    iree_hal_amdxdna_native_command_t** out_command) {
  return iree_hal_amdxdna_native_command_create(device, opcode, out_command);
}

extern "C" void iree_hal_amdxdna_native_command_c_destroy(
    iree_hal_amdxdna_native_command_t* command) {
  iree_hal_amdxdna_native_command_destroy(command);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_set_cu_index(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_c_cu_index_t cu_index) {
  return iree_hal_amdxdna_native_command_set_cu_index(command, cu_index);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_add_control_buffer(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* control_buffer,
    iree_device_size_t control_buffer_size) {
  return iree_hal_amdxdna_native_command_add_control_buffer(
      command, control_buffer, control_buffer_size);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_add_arg_32(
    iree_hal_amdxdna_native_command_t* command, uint32_t value) {
  return iree_hal_amdxdna_native_command_add_arg_32(command, value);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_add_arg_64(
    iree_hal_amdxdna_native_command_t* command, uint64_t value) {
  return iree_hal_amdxdna_native_command_add_arg_64(command, value);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_add_buffer_arg(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* buffer) {
  return iree_hal_amdxdna_native_command_add_buffer_arg(command, buffer);
}

extern "C" iree_status_t
iree_hal_amdxdna_native_command_c_add_buffer_arg_at_offset(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_buffer_t* buffer, uint64_t offset) {
  return iree_hal_amdxdna_native_command_add_buffer_arg_at_offset(
      command, buffer, offset);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_bind_buffer(
    iree_hal_amdxdna_native_command_t* command, iree_host_size_t position,
    iree_hal_amdxdna_native_buffer_t* buffer, iree_device_size_t offset,
    iree_device_size_t size) {
  return iree_hal_amdxdna_native_command_bind_buffer(command, position, buffer,
                                                     offset, size);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_reset_bound_buffers(
    iree_hal_amdxdna_native_command_t* command) {
  return iree_hal_amdxdna_native_command_reset_bound_buffers(command);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_mark_code_dirty(
    iree_hal_amdxdna_native_command_t* command) {
  return iree_hal_amdxdna_native_command_mark_code_dirty(command);
}

extern "C" iree_status_t
iree_hal_amdxdna_native_command_c_mark_chain_code_dirty(
    iree_hal_amdxdna_native_command_t* command) {
  return iree_hal_amdxdna_native_command_mark_chain_code_dirty(command);
}

extern "C" iree_status_t iree_hal_amdxdna_native_command_c_prepare_chain(
    iree_hal_amdxdna_native_command_t* command,
    iree_hal_amdxdna_native_command_t* const* commands,
    iree_host_size_t command_count) {
  return iree_hal_amdxdna_native_command_prepare_chain(command, commands,
                                                       command_count);
}

extern "C" iree_status_t iree_hal_amdxdna_native_queue_c_submit_and_wait(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* command, iree_string_view_t label) {
  return iree_hal_amdxdna_native_queue_submit_and_wait(queue, command, label);
}

extern "C" iree_status_t iree_hal_amdxdna_native_queue_c_submit_all_and_wait(
    iree_hal_amdxdna_native_queue_t* queue,
    iree_hal_amdxdna_native_command_t* const* commands,
    iree_host_size_t command_count, iree_string_view_t label) {
  return iree_hal_amdxdna_native_queue_submit_all_and_wait(
      queue, commands, command_count, label);
}
