Analysis & Synthesis report for ex20_top
Sun Dec 25 10:28:40 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ex20_top|vc_main:vc_main_block|pulse_gen:pulse_gen_block|state
 12. State Machine - |ex20_top|spi2adc:SPI_ADC|sr_state
 13. State Machine - |ex20_top|spi2dac:SPI_DAC|sr_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated
 21. Source assignments for vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated
 22. Parameter Settings for User Entity Instance: clktick_16:GEN_10K
 23. Parameter Settings for User Entity Instance: spi2dac:SPI_DAC
 24. Parameter Settings for User Entity Instance: spi2adc:SPI_ADC
 25. Parameter Settings for User Entity Instance: vc_main:vc_main_block
 26. Parameter Settings for User Entity Instance: vc_main:vc_main_block|pulse_gen:pulse_gen_block
 27. Parameter Settings for User Entity Instance: vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: vc_main:vc_main_block|counter_13:addr_counter
 30. Parameter Settings for User Entity Instance: vc_main:vc_main_block|vc_ccu:vc_ccu_block
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "vc_main:vc_main_block|counter_13:addr_counter"
 33. Port Connectivity Checks: "spi2adc:SPI_ADC"
 34. Port Connectivity Checks: "clktick_16:GEN_10K"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 25 10:28:40 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; ex20_top                                        ;
; Top-level Entity Name           ; ex20_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 193                                             ;
; Total pins                      ; 10                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 163,840                                         ;
; Total DSP Blocks                ; 4                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex20_top           ; ex20_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; mult_pos_neg.v                   ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/mult_pos_neg.v                   ;         ;
; ex20_top.v                       ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v                       ;         ;
; spi2dac.v                        ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/spi2dac.v                        ;         ;
; spi2adc.v                        ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/spi2adc.v                        ;         ;
; pwm.v                            ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/pwm.v                            ;         ;
; clktick_16.v                     ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/clktick_16.v                     ;         ;
; counter_13.v                     ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v                     ;         ;
; pulse_gen.v                      ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v                      ;         ;
; vc_main.v                        ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v                        ;         ;
; vc_ccu.v                         ; yes             ; User Verilog HDL File        ; D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v                         ;         ;
; ram_2ports_wr_undefined.v        ; yes             ; User Wizard-Generated File   ; D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr_undefined.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7p22.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Projects/Verilog_Lab/part_4/ex20/db/altsyncram_7p22.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 152            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 278            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 6              ;
;     -- 5 input functions                    ; 19             ;
;     -- 4 input functions                    ; 14             ;
;     -- <=3 input functions                  ; 239            ;
;                                             ;                ;
; Dedicated logic registers                   ; 193            ;
;                                             ;                ;
; I/O pins                                    ; 10             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 163840         ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 141            ;
; Total fan-out                               ; 1909           ;
; Average fan-out                             ; 3.71           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |ex20_top                                    ; 278 (0)           ; 193 (0)      ; 163840            ; 4          ; 10   ; 0            ; |ex20_top                                                                                                                   ; ex20_top                ; work         ;
;    |clktick_16:GEN_10K|                      ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|clktick_16:GEN_10K                                                                                                ; clktick_16              ; work         ;
;    |pwm:PWM_DC|                              ; 19 (19)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|pwm:PWM_DC                                                                                                        ; pwm                     ; work         ;
;    |spi2adc:SPI_ADC|                         ; 21 (21)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|spi2adc:SPI_ADC                                                                                                   ; spi2adc                 ; work         ;
;    |spi2dac:SPI_DAC|                         ; 20 (20)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|spi2dac:SPI_DAC                                                                                                   ; spi2dac                 ; work         ;
;    |vc_main:vc_main_block|                   ; 198 (47)          ; 90 (46)      ; 163840            ; 4          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block                                                                                             ; vc_main                 ; work         ;
;       |counter_13:addr_counter|              ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|counter_13:addr_counter                                                                     ; counter_13              ; work         ;
;       |mult_pos_neg:mult_ram1|               ; 19 (19)           ; 10 (10)      ; 0                 ; 2          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|mult_pos_neg:mult_ram1                                                                      ; mult_pos_neg            ; work         ;
;       |mult_pos_neg:mult_ram2|               ; 19 (19)           ; 10 (10)      ; 0                 ; 2          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|mult_pos_neg:mult_ram2                                                                      ; mult_pos_neg            ; work         ;
;       |pulse_gen:pulse_gen_block|            ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|pulse_gen:pulse_gen_block                                                                   ; pulse_gen               ; work         ;
;       |ram_2ports_wr_undefined:ram1|         ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram1                                                                ; ram_2ports_wr_undefined ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_7p22:auto_generated| ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated ; altsyncram_7p22         ; work         ;
;       |ram_2ports_wr_undefined:ram2|         ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram2                                                                ; ram_2ports_wr_undefined ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_7p22:auto_generated| ; 0 (0)             ; 0 (0)        ; 81920             ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated ; altsyncram_7p22         ; work         ;
;       |vc_ccu:vc_ccu_block|                  ; 98 (98)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ex20_top|vc_main:vc_main_block|vc_ccu:vc_ccu_block                                                                         ; vc_ccu                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                         ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 8192         ; 10           ; 8192         ; 10           ; 81920 ; None ;
; vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 8192         ; 10           ; 8192         ; 10           ; 81920 ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------+
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram1 ; ram_2ports_wr_undefined.v ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |ex20_top|vc_main:vc_main_block|ram_2ports_wr_undefined:ram2 ; ram_2ports_wr_undefined.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |ex20_top|vc_main:vc_main_block|pulse_gen:pulse_gen_block|state ;
+----------------+------------+----------------+----------------------------------+
; Name           ; state.IDLE ; state.WAIT_LOW ; state.IN_HIGH                    ;
+----------------+------------+----------------+----------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                ;
; state.IN_HIGH  ; 1          ; 0              ; 1                                ;
; state.WAIT_LOW ; 1          ; 1              ; 0                                ;
+----------------+------------+----------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex20_top|spi2adc:SPI_ADC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex20_top|spi2dac:SPI_DAC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+-----------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------------------+------------------------+
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[0]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[1]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[2]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[3]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[4]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[5]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[6]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[0]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[1]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[2]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[3]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[4]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[5]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[6]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[0]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[1]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[2]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[3]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[4]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[5]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[6]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[7]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[8]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[0]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[1]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[2]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[3]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[4]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[5]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[6]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[7]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[8]     ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector18 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                                      ;                        ;
+-----------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+----------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                 ;
+----------------------------------------------------------------+--------------------------------------------------------------------+
; spi2dac:SPI_DAC|shift_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                             ;
; spi2dac:SPI_DAC|ctr[4]                                         ; Merged with spi2adc:SPI_ADC|ctr[4]                                 ;
; spi2dac:SPI_DAC|ctr[3]                                         ; Merged with spi2adc:SPI_ADC|ctr[3]                                 ;
; spi2dac:SPI_DAC|ctr[2]                                         ; Merged with spi2adc:SPI_ADC|ctr[2]                                 ;
; spi2dac:SPI_DAC|ctr[1]                                         ; Merged with spi2adc:SPI_ADC|ctr[1]                                 ;
; spi2dac:SPI_DAC|ctr[0]                                         ; Merged with spi2adc:SPI_ADC|ctr[0]                                 ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|ramp_grad[2]         ; Stuck at GND due to stuck port data_in                             ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|ramp_grad[0]         ; Merged with vc_main:vc_main_block|counter_13:addr_counter|count[0] ;
; vc_main:vc_main_block|pulse_gen:pulse_gen_block|state.IN_HIGH  ; Lost fanout                                                        ;
; vc_main:vc_main_block|pulse_gen:pulse_gen_block|state.WAIT_LOW ; Lost fanout                                                        ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|ramp_grad[1]         ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 12                         ;                                                                    ;
+----------------------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                 ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+
; spi2dac:SPI_DAC|shift_reg[0]                           ; Stuck at GND              ; spi2dac:SPI_DAC|shift_reg[1]                           ;
;                                                        ; due to stuck port data_in ;                                                        ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|ramp_grad[2] ; Stuck at GND              ; vc_main:vc_main_block|vc_ccu:vc_ccu_block|ramp_grad[1] ;
;                                                        ; due to stuck port data_in ;                                                        ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 193   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; spi2dac:SPI_DAC|dac_cs                                    ; 12      ;
; spi2adc:SPI_ADC|adc_cs                                    ; 31      ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] ; 34      ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[8] ; 47      ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[4] ; 6       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[5] ; 6       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[6] ; 6       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[0] ; 7       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[1] ; 6       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[2] ; 6       ;
; vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[3] ; 6       ;
; Total number of inverted registers = 11                   ;         ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ex20_top|vc_main:vc_main_block|vc_ccu:vc_ccu_block|state.10   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ex20_top|vc_main:vc_main_block|vc_ccu:vc_ccu_block|Selector23 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clktick_16:GEN_10K ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N_BIT          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2dac:SPI_DAC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BUF            ; 1     ; Unsigned Binary                     ;
; GA_N           ; 1     ; Unsigned Binary                     ;
; SHDN_N         ; 1     ; Unsigned Binary                     ;
; TIME_CONSTANT  ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2adc:SPI_ADC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SGL            ; 1     ; Unsigned Binary                     ;
; MSBF           ; 1     ; Unsigned Binary                     ;
; TIME_CONSTANT  ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; ADC_OFFSET     ; 0110000001 ; Unsigned Binary                      ;
; DAC_OFFSET     ; 1000000000 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block|pulse_gen:pulse_gen_block ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                     ;
; IN_HIGH        ; 01    ; Unsigned Binary                                                     ;
; WAIT_LOW       ; 10    ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_7p22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_7p22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block|counter_13:addr_counter ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BIT_SZ         ; 13    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vc_main:vc_main_block|vc_ccu:vc_ccu_block ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; exp_ramp_grad  ; 010   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                  ;
; Entity Instance                           ; vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 10                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 10                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 10                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 10                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "vc_main:vc_main_block|counter_13:addr_counter" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                  ;
; reset  ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "spi2adc:SPI_ADC" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; channel ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "clktick_16:GEN_10K" ;
+-----------+-------+----------+-----------------+
; Port      ; Type  ; Severity ; Details         ;
+-----------+-------+----------+-----------------+
; enable    ; Input ; Info     ; Stuck at VCC    ;
; N[9..7]   ; Input ; Info     ; Stuck at VCC    ;
; N[2..0]   ; Input ; Info     ; Stuck at VCC    ;
; N[15..13] ; Input ; Info     ; Stuck at GND    ;
; N[11..10] ; Input ; Info     ; Stuck at GND    ;
; N[6..3]   ; Input ; Info     ; Stuck at GND    ;
; N[12]     ; Input ; Info     ; Stuck at VCC    ;
+-----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 193                         ;
;     ENA               ; 41                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 29                          ;
;     plain             ; 114                         ;
; arriav_lcell_comb     ; 282                         ;
;     arith             ; 144                         ;
;         1 data inputs ; 98                          ;
;         2 data inputs ; 46                          ;
;     normal            ; 138                         ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 6                           ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 10                          ;
; stratixv_ram_block    ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 3.60                        ;
; Average LUT depth     ; 1.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sun Dec 25 10:28:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off voice_corruptor -c ex20_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mult_pos_neg.v
    Info (12023): Found entity 1: mult_pos_neg File: D:/Projects/Verilog_Lab/part_4/ex20/mult_pos_neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex20_top.v
    Info (12023): Found entity 1: ex20_top File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac.v
    Info (12023): Found entity 1: spi2dac File: D:/Projects/Verilog_Lab/part_4/ex20/spi2dac.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spi2adc.v
    Info (12023): Found entity 1: spi2adc File: D:/Projects/Verilog_Lab/part_4/ex20/spi2adc.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: D:/Projects/Verilog_Lab/part_4/ex20/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clktick_16.v
    Info (12023): Found entity 1: clktick_16 File: D:/Projects/Verilog_Lab/part_4/ex20/clktick_16.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file counter_13.v
    Info (12023): Found entity 1: counter_13 File: D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pulse_gen.v
    Info (12023): Found entity 1: pulse_gen File: D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vc_main.v
    Info (12023): Found entity 1: vc_main File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vc_ccu.v
    Info (12023): Found entity 1: vc_ccu File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_2ports_wr.v
    Info (12023): Found entity 1: ram_2ports_wr File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_2ports_wr_undefined.v
    Info (12023): Found entity 1: ram_2ports_wr_undefined File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr_undefined.v Line: 40
Info (12127): Elaborating entity "ex20_top" for the top level hierarchy
Info (12128): Elaborating entity "clktick_16" for hierarchy "clktick_16:GEN_10K" File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 19
Info (12128): Elaborating entity "spi2dac" for hierarchy "spi2dac:SPI_DAC" File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 21
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:PWM_DC" File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 22
Info (12128): Elaborating entity "spi2adc" for hierarchy "spi2adc:SPI_ADC" File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 33
Info (12128): Elaborating entity "vc_main" for hierarchy "vc_main:vc_main_block" File: D:/Projects/Verilog_Lab/part_4/ex20/ex20_top.v Line: 36
Info (12128): Elaborating entity "pulse_gen" for hierarchy "vc_main:vc_main_block|pulse_gen:pulse_gen_block" File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 31
Info (12128): Elaborating entity "ram_2ports_wr_undefined" for hierarchy "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1" File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component" File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr_undefined.v Line: 92
Info (12130): Elaborated megafunction instantiation "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component" File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr_undefined.v Line: 92
Info (12133): Instantiated megafunction "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component" with the following parameter: File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr_undefined.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7p22.tdf
    Info (12023): Found entity 1: altsyncram_7p22 File: D:/Projects/Verilog_Lab/part_4/ex20/db/altsyncram_7p22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7p22" for hierarchy "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_13" for hierarchy "vc_main:vc_main_block|counter_13:addr_counter" File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 63
Info (12128): Elaborating entity "vc_ccu" for hierarchy "vc_main:vc_main_block|vc_ccu:vc_ccu_block" File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at vc_ccu.v(46): inferring latch(es) for variable "GA", which holds its previous value in one or more paths through the always construct File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at vc_ccu.v(46): inferring latch(es) for variable "GB", which holds its previous value in one or more paths through the always construct File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at vc_ccu.v(46): inferring latch(es) for variable "KA", which holds its previous value in one or more paths through the always construct File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at vc_ccu.v(46): inferring latch(es) for variable "KB", which holds its previous value in one or more paths through the always construct File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[0]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[1]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[2]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[3]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[4]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[5]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[6]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[7]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KB[8]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[0]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[1]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[2]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[3]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[4]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[5]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[6]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[7]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "KA[8]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[0]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[1]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[2]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[3]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[4]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[5]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GB[6]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[0]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[1]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[2]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[3]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[4]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[5]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (10041): Inferred latch for "GA[6]" at vc_ccu.v(46) File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
Info (12128): Elaborating entity "mult_pos_neg" for hierarchy "vc_main:vc_main_block|mult_pos_neg:mult_ram1" File: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v Line: 69
Warning (10230): Verilog HDL assignment warning at mult_pos_neg.v(11): truncated value with size 32 to match size of target (10) File: D:/Projects/Verilog_Lab/part_4/ex20/mult_pos_neg.v Line: 11
Warning (10230): Verilog HDL assignment warning at mult_pos_neg.v(13): truncated value with size 32 to match size of target (10) File: D:/Projects/Verilog_Lab/part_4/ex20/mult_pos_neg.v Line: 13
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[0] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[1] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[2] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[3] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[4] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[5] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GB[6] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[0] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[1] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[2] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[3] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[4] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[5] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|GA[6] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[0] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[0] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[1] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[1] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[2] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[2] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[3] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[3] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[4] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[4] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[5] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[5] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[6] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[6] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[7] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KB[8] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[0] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[0] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[1] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[1] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[2] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[2] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[3] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[3] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[4] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[4] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[5] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[5] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[6] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[6] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[7] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Warning (13012): Latch vc_main:vc_main_block|vc_ccu:vc_ccu_block|KA[8] has unsafe behavior File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vc_main:vc_main_block|vc_ccu:vc_ccu_block|down_counter[7] File: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 361 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 327 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 943 megabytes
    Info: Processing ended: Sun Dec 25 10:28:40 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


