
ELE400f767.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000194e8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003508  080196e8  080196e8  000296e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cbf0  0801cbf0  000301f0  2**0
                  CONTENTS
  4 .ARM          00000008  0801cbf0  0801cbf0  0002cbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cbf8  0801cbf8  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cbf8  0801cbf8  0002cbf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cbfc  0801cbfc  0002cbfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0801cc00  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012b18  200001f0  0801cdf0  000301f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012d08  0801cdf0  00032d08  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00051460  00000000  00000000  0003021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000959d  00000000  00000000  0008167e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a00  00000000  00000000  0008ac20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000027f0  00000000  00000000  0008d620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ade9  00000000  00000000  0008fe10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00041401  00000000  00000000  000cabf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00126f4c  00000000  00000000  0010bffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00232f46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bc74  00000000  00000000  00232f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	080196d0 	.word	0x080196d0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	080196d0 	.word	0x080196d0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of debugMsgQueue */
	debugMsgQueueHandle = osMessageQueueNew (4, sizeof(debugMsg), &debugMsgQueue_attributes);
 80005ec:	4a10      	ldr	r2, [pc, #64]	; (8000630 <MX_FREERTOS_Init+0x48>)
 80005ee:	2114      	movs	r1, #20
 80005f0:	2004      	movs	r0, #4
 80005f2:	f006 fcb7 	bl	8006f64 <osMessageQueueNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <MX_FREERTOS_Init+0x4c>)
 80005fa:	6013      	str	r3, [r2, #0]

	/* creation of pitot_queue */
	pitot_queueHandle = osMessageQueueNew (8, sizeof(double), &pitot_queue_attributes);
 80005fc:	4a0e      	ldr	r2, [pc, #56]	; (8000638 <MX_FREERTOS_Init+0x50>)
 80005fe:	2108      	movs	r1, #8
 8000600:	2008      	movs	r0, #8
 8000602:	f006 fcaf 	bl	8006f64 <osMessageQueueNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a0c      	ldr	r2, [pc, #48]	; (800063c <MX_FREERTOS_Init+0x54>)
 800060a:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of mqtt_Client */
	mqtt_ClientHandle = osThreadNew(Start_mqtt_Client, NULL, &mqtt_Client_attributes);
 800060c:	4a0c      	ldr	r2, [pc, #48]	; (8000640 <MX_FREERTOS_Init+0x58>)
 800060e:	2100      	movs	r1, #0
 8000610:	480c      	ldr	r0, [pc, #48]	; (8000644 <MX_FREERTOS_Init+0x5c>)
 8000612:	f006 f931 	bl	8006878 <osThreadNew>
 8000616:	4603      	mov	r3, r0
 8000618:	4a0b      	ldr	r2, [pc, #44]	; (8000648 <MX_FREERTOS_Init+0x60>)
 800061a:	6013      	str	r3, [r2, #0]

	/* creation of pitot_task */
	pitot_taskHandle = osThreadNew(Start_pitot_task, NULL, &pitot_task_attributes);
 800061c:	4a0b      	ldr	r2, [pc, #44]	; (800064c <MX_FREERTOS_Init+0x64>)
 800061e:	2100      	movs	r1, #0
 8000620:	480b      	ldr	r0, [pc, #44]	; (8000650 <MX_FREERTOS_Init+0x68>)
 8000622:	f006 f929 	bl	8006878 <osThreadNew>
 8000626:	4603      	mov	r3, r0
 8000628:	4a0a      	ldr	r2, [pc, #40]	; (8000654 <MX_FREERTOS_Init+0x6c>)
 800062a:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	0801c630 	.word	0x0801c630
 8000634:	20005d14 	.word	0x20005d14
 8000638:	0801c648 	.word	0x0801c648
 800063c:	20005dc8 	.word	0x20005dc8
 8000640:	0801c5e8 	.word	0x0801c5e8
 8000644:	08000659 	.word	0x08000659
 8000648:	2000be78 	.word	0x2000be78
 800064c:	0801c60c 	.word	0x0801c60c
 8000650:	080006bd 	.word	0x080006bd
 8000654:	20005d18 	.word	0x20005d18

08000658 <Start_mqtt_Client>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_mqtt_Client */
void Start_mqtt_Client(void *argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08e      	sub	sp, #56	; 0x38
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 8000660:	f005 fbfc 	bl	8005e5c <MX_LWIP_Init>
	for(;;)
	{

		double pression;

		osStatus_t status_queue = osMessageQueueGet(pitot_queueHandle,&pression,0,0);
 8000664:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <Start_mqtt_Client+0x58>)
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800066c:	2300      	movs	r3, #0
 800066e:	2200      	movs	r2, #0
 8000670:	f006 fd72 	bl	8007158 <osMessageQueueGet>
 8000674:	6378      	str	r0, [r7, #52]	; 0x34
		if(status_queue == osOK){
 8000676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000678:	2b00      	cmp	r3, #0
 800067a:	d114      	bne.n	80006a6 <Start_mqtt_Client+0x4e>
			char string[30];

			sprintf(string, "pres %.4lf \n\r", pression);
 800067c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000680:	f107 0008 	add.w	r0, r7, #8
 8000684:	490b      	ldr	r1, [pc, #44]	; (80006b4 <Start_mqtt_Client+0x5c>)
 8000686:	f016 fe89 	bl	801739c <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*)string, strlen(string), HAL_MAX_DELAY);
 800068a:	f107 0308 	add.w	r3, r7, #8
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff fdd6 	bl	8000240 <strlen>
 8000694:	4603      	mov	r3, r0
 8000696:	b29a      	uxth	r2, r3
 8000698:	f107 0108 	add.w	r1, r7, #8
 800069c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006a0:	4805      	ldr	r0, [pc, #20]	; (80006b8 <Start_mqtt_Client+0x60>)
 80006a2:	f004 fcc5 	bl	8005030 <HAL_UART_Transmit>
		}

		osDelay(100);
 80006a6:	2064      	movs	r0, #100	; 0x64
 80006a8:	f006 f98c 	bl	80069c4 <osDelay>
	{
 80006ac:	e7da      	b.n	8000664 <Start_mqtt_Client+0xc>
 80006ae:	bf00      	nop
 80006b0:	20005dc8 	.word	0x20005dc8
 80006b4:	0801971c 	.word	0x0801971c
 80006b8:	2000bf54 	.word	0x2000bf54

080006bc <Start_pitot_task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_pitot_task */
void Start_pitot_task(void *argument)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	double temp;
	for(;;)
	{


		HAL_StatusTypeDef ret = !HAL_OK;
 80006c4:	2301      	movs	r3, #1
 80006c6:	77fb      	strb	r3, [r7, #31]
		while(ret != HAL_OK){
 80006c8:	e004      	b.n	80006d4 <Start_pitot_task+0x18>

			ret = init_pitot(&hi2c2);
 80006ca:	4810      	ldr	r0, [pc, #64]	; (800070c <Start_pitot_task+0x50>)
 80006cc:	f000 f9ed 	bl	8000aaa <init_pitot>
 80006d0:	4603      	mov	r3, r0
 80006d2:	77fb      	strb	r3, [r7, #31]
		while(ret != HAL_OK){
 80006d4:	7ffb      	ldrb	r3, [r7, #31]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1f7      	bne.n	80006ca <Start_pitot_task+0xe>

		}
		/* USER CODE END WHILE */
		HAL_GPIO_TogglePin (Led2_GPIO_Port, Led2_Pin);
 80006da:	2180      	movs	r1, #128	; 0x80
 80006dc:	480c      	ldr	r0, [pc, #48]	; (8000710 <Start_pitot_task+0x54>)
 80006de:	f002 f9ba 	bl	8002a56 <HAL_GPIO_TogglePin>
		osDelay(100);
 80006e2:	2064      	movs	r0, #100	; 0x64
 80006e4:	f006 f96e 	bl	80069c4 <osDelay>

		read_pitot(&hi2c2,&pression,&temp);
 80006e8:	f107 0208 	add.w	r2, r7, #8
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	4619      	mov	r1, r3
 80006f2:	4806      	ldr	r0, [pc, #24]	; (800070c <Start_pitot_task+0x50>)
 80006f4:	f000 f9f0 	bl	8000ad8 <read_pitot>

		osMessageQueuePut(pitot_queueHandle,&pression,0,0);
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <Start_pitot_task+0x58>)
 80006fa:	6818      	ldr	r0, [r3, #0]
 80006fc:	f107 0110 	add.w	r1, r7, #16
 8000700:	2300      	movs	r3, #0
 8000702:	2200      	movs	r2, #0
 8000704:	f006 fcb4 	bl	8007070 <osMessageQueuePut>
	{
 8000708:	e7dc      	b.n	80006c4 <Start_pitot_task+0x8>
 800070a:	bf00      	nop
 800070c:	2000bebc 	.word	0x2000bebc
 8000710:	40020400 	.word	0x40020400
 8000714:	20005dc8 	.word	0x20005dc8

08000718 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b2f      	ldr	r3, [pc, #188]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a2e      	ldr	r2, [pc, #184]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b2c      	ldr	r3, [pc, #176]	; (80007ec <MX_GPIO_Init+0xd4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	61bb      	str	r3, [r7, #24]
 8000744:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000746:	4b29      	ldr	r3, [pc, #164]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a28      	ldr	r2, [pc, #160]	; (80007ec <MX_GPIO_Init+0xd4>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b26      	ldr	r3, [pc, #152]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	617b      	str	r3, [r7, #20]
 800075c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	4b23      	ldr	r3, [pc, #140]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a22      	ldr	r2, [pc, #136]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b20      	ldr	r3, [pc, #128]	; (80007ec <MX_GPIO_Init+0xd4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a1c      	ldr	r2, [pc, #112]	; (80007ec <MX_GPIO_Init+0xd4>)
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078e:	4b17      	ldr	r3, [pc, #92]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a16      	ldr	r2, [pc, #88]	; (80007ec <MX_GPIO_Init+0xd4>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_GPIO_Init+0xd4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_GPIO_Init+0xd4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a10      	ldr	r2, [pc, #64]	; (80007ec <MX_GPIO_Init+0xd4>)
 80007ac:	f043 0308 	orr.w	r3, r3, #8
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_GPIO_Init+0xd4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0308 	and.w	r3, r3, #8
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	480b      	ldr	r0, [pc, #44]	; (80007f0 <MX_GPIO_Init+0xd8>)
 80007c4:	f002 f92e 	bl	8002a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Led2_Pin;
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	2300      	movs	r3, #0
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Led2_GPIO_Port, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_GPIO_Init+0xd8>)
 80007e0:	f001 ff74 	bl	80026cc <HAL_GPIO_Init>

}
 80007e4:	bf00      	nop
 80007e6:	3730      	adds	r7, #48	; 0x30
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020400 	.word	0x40020400

080007f4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007f8:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <MX_I2C2_Init+0x74>)
 80007fa:	4a1c      	ldr	r2, [pc, #112]	; (800086c <MX_I2C2_Init+0x78>)
 80007fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80007fe:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <MX_I2C2_Init+0x74>)
 8000800:	4a1b      	ldr	r2, [pc, #108]	; (8000870 <MX_I2C2_Init+0x7c>)
 8000802:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000804:	4b18      	ldr	r3, [pc, #96]	; (8000868 <MX_I2C2_Init+0x74>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800080a:	4b17      	ldr	r3, [pc, #92]	; (8000868 <MX_I2C2_Init+0x74>)
 800080c:	2201      	movs	r2, #1
 800080e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000810:	4b15      	ldr	r3, [pc, #84]	; (8000868 <MX_I2C2_Init+0x74>)
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000816:	4b14      	ldr	r3, [pc, #80]	; (8000868 <MX_I2C2_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MX_I2C2_Init+0x74>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_I2C2_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000828:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <MX_I2C2_Init+0x74>)
 800082a:	2200      	movs	r2, #0
 800082c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800082e:	480e      	ldr	r0, [pc, #56]	; (8000868 <MX_I2C2_Init+0x74>)
 8000830:	f002 f92c 	bl	8002a8c <HAL_I2C_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800083a:	f000 f931 	bl	8000aa0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800083e:	2100      	movs	r1, #0
 8000840:	4809      	ldr	r0, [pc, #36]	; (8000868 <MX_I2C2_Init+0x74>)
 8000842:	f002 fd7d 	bl	8003340 <HAL_I2CEx_ConfigAnalogFilter>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800084c:	f000 f928 	bl	8000aa0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000850:	2100      	movs	r1, #0
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_I2C2_Init+0x74>)
 8000854:	f002 fdbf 	bl	80033d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800085e:	f000 f91f 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	2000bebc 	.word	0x2000bebc
 800086c:	40005800 	.word	0x40005800
 8000870:	20303e5d 	.word	0x20303e5d

08000874 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a17      	ldr	r2, [pc, #92]	; (80008f0 <HAL_I2C_MspInit+0x7c>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d127      	bne.n	80008e6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000896:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a16      	ldr	r2, [pc, #88]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 800089c:	f043 0320 	orr.w	r3, r3, #32
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0320 	and.w	r3, r3, #32
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008ae:	2303      	movs	r3, #3
 80008b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008b2:	2312      	movs	r3, #18
 80008b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ba:	2303      	movs	r3, #3
 80008bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008be:	2304      	movs	r3, #4
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008c2:	f107 0314 	add.w	r3, r7, #20
 80008c6:	4619      	mov	r1, r3
 80008c8:	480b      	ldr	r0, [pc, #44]	; (80008f8 <HAL_I2C_MspInit+0x84>)
 80008ca:	f001 feff 	bl	80026cc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 80008d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008d8:	6413      	str	r3, [r2, #64]	; 0x40
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <HAL_I2C_MspInit+0x80>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008e6:	bf00      	nop
 80008e8:	3728      	adds	r7, #40	; 0x28
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40005800 	.word	0x40005800
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40021400 	.word	0x40021400

080008fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000902:	f000 fc2c 	bl	800115e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000906:	f000 f821 	bl	800094c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090a:	f7ff ff05 	bl	8000718 <MX_GPIO_Init>
  MX_I2C2_Init();
 800090e:	f7ff ff71 	bl	80007f4 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8000912:	f000 fafd 	bl	8000f10 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000916:	f000 fb6f 	bl	8000ff8 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  char *msg = "debut de programme\n\r";
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <main+0x48>)
 800091c:	607b      	str	r3, [r7, #4]


  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff fc8e 	bl	8000240 <strlen>
 8000924:	4603      	mov	r3, r0
 8000926:	b29a      	uxth	r2, r3
 8000928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	4806      	ldr	r0, [pc, #24]	; (8000948 <main+0x4c>)
 8000930:	f004 fb7e 	bl	8005030 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000934:	f005 ff0e 	bl	8006754 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000938:	f7ff fe56 	bl	80005e8 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800093c:	f005 ff3e 	bl	80067bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000940:	e7fe      	b.n	8000940 <main+0x44>
 8000942:	bf00      	nop
 8000944:	0801972c 	.word	0x0801972c
 8000948:	2000bf54 	.word	0x2000bf54

0800094c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b0b8      	sub	sp, #224	; 0xe0
 8000950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000952:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000956:	2234      	movs	r2, #52	; 0x34
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f016 f87a 	bl	8016a54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000960:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000970:	f107 0308 	add.w	r3, r7, #8
 8000974:	2290      	movs	r2, #144	; 0x90
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f016 f86b 	bl	8016a54 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800097e:	f002 febf 	bl	8003700 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	4b3b      	ldr	r3, [pc, #236]	; (8000a70 <SystemClock_Config+0x124>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000986:	4a3a      	ldr	r2, [pc, #232]	; (8000a70 <SystemClock_Config+0x124>)
 8000988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	; 0x40
 800098e:	4b38      	ldr	r3, [pc, #224]	; (8000a70 <SystemClock_Config+0x124>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800099a:	4b36      	ldr	r3, [pc, #216]	; (8000a74 <SystemClock_Config+0x128>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80009a2:	4a34      	ldr	r2, [pc, #208]	; (8000a74 <SystemClock_Config+0x128>)
 80009a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a8:	6013      	str	r3, [r2, #0]
 80009aa:	4b32      	ldr	r3, [pc, #200]	; (8000a74 <SystemClock_Config+0x128>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009b6:	2301      	movs	r3, #1
 80009b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009bc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80009c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c4:	2302      	movs	r3, #2
 80009c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009d2:	2304      	movs	r3, #4
 80009d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 80009d8:	2360      	movs	r3, #96	; 0x60
 80009da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009de:	2302      	movs	r3, #2
 80009e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009e4:	2304      	movs	r3, #4
 80009e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 fee6 	bl	80037c0 <HAL_RCC_OscConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80009fa:	f000 f851 	bl	8000aa0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009fe:	f002 fe8f 	bl	8003720 <HAL_PWREx_EnableOverDrive>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a08:	f000 f84a 	bl	8000aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a12:	2302      	movs	r3, #2
 8000a14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a26:	2300      	movs	r3, #0
 8000a28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a2c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000a30:	2103      	movs	r1, #3
 8000a32:	4618      	mov	r0, r3
 8000a34:	f003 f972 	bl	8003d1c <HAL_RCC_ClockConfig>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000a3e:	f000 f82f 	bl	8000aa0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C2
 8000a42:	4b0d      	ldr	r3, [pc, #52]	; (8000a78 <SystemClock_Config+0x12c>)
 8000a44:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a54:	f107 0308 	add.w	r3, r7, #8
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f003 fb93 	bl	8004184 <HAL_RCCEx_PeriphCLKConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8000a64:	f000 f81c 	bl	8000aa0 <Error_Handler>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	37e0      	adds	r7, #224	; 0xe0
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40007000 	.word	0x40007000
 8000a78:	00208100 	.word	0x00208100

08000a7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d101      	bne.n	8000a92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a8e:	f000 fb73 	bl	8001178 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010000 	.word	0x40010000

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <Error_Handler+0x8>

08000aaa <init_pitot>:
 */
#include "../Inc/pitot.h"
#include "math.h"


HAL_StatusTypeDef  init_pitot(I2C_HandleTypeDef* hi2c){
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af02      	add	r7, sp, #8
 8000ab0:	6078      	str	r0, [r7, #4]

	uint8_t commande[1];
	commande[0] = START_AVERAGE8;//ou un autre mode changer si nessesaire
 8000ab2:	23ae      	movs	r3, #174	; 0xae
 8000ab4:	733b      	strb	r3, [r7, #12]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(hi2c,(uint16_t)ADDR_PITOT<<1,commande,1,HAL_MAX_DELAY);
 8000ab6:	f107 020c 	add.w	r2, r7, #12
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000abe:	9300      	str	r3, [sp, #0]
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	2152      	movs	r1, #82	; 0x52
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f002 f871 	bl	8002bac <HAL_I2C_Master_Transmit>
 8000aca:	4603      	mov	r3, r0
 8000acc:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <read_pitot>:

int read_pitot(I2C_HandleTypeDef* hi2c, double* pression, double* temperature){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b092      	sub	sp, #72	; 0x48
 8000adc:	af02      	add	r7, sp, #8
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]

	uint8_t buf[7];
	HAL_StatusTypeDef ret;
	uint8_t status1;
	uint8_t status2;
	int success = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(ret != HAL_OK){

		//code d'erreur

	}else{*/
		ret = HAL_I2C_Master_Receive(hi2c,(uint16_t)(ADDR_PITOT<<1)+1,buf,1,HAL_MAX_DELAY);
 8000ae8:	f107 0210 	add.w	r2, r7, #16
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000af0:	9300      	str	r3, [sp, #0]
 8000af2:	2301      	movs	r3, #1
 8000af4:	2153      	movs	r1, #83	; 0x53
 8000af6:	68f8      	ldr	r0, [r7, #12]
 8000af8:	f002 f94c 	bl	8002d94 <HAL_I2C_Master_Receive>
 8000afc:	4603      	mov	r3, r0
 8000afe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if(ret != HAL_OK){
 8000b02:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d16c      	bne.n	8000be4 <read_pitot+0x10c>

			//code d'erreur

		}else{
			status1 = buf[0];
 8000b0a:	7c3b      	ldrb	r3, [r7, #16]
 8000b0c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
			ret = HAL_I2C_Master_Receive(hi2c,(uint16_t)(ADDR_PITOT<<1)+1,buf,7,HAL_MAX_DELAY);
 8000b10:	f107 0210 	add.w	r2, r7, #16
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	2307      	movs	r3, #7
 8000b1c:	2153      	movs	r1, #83	; 0x53
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f002 f938 	bl	8002d94 <HAL_I2C_Master_Receive>
 8000b24:	4603      	mov	r3, r0
 8000b26:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			if(ret != HAL_OK){
 8000b2a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d158      	bne.n	8000be4 <read_pitot+0x10c>

				//code d'erreur

			}else{
				status2 = buf[0];
 8000b32:	7c3b      	ldrb	r3, [r7, #16]
 8000b34:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
				uint32_t pressionbrut = (uint32_t)(buf[1]<<16|buf[2]<<8|buf[3]);
 8000b38:	7c7b      	ldrb	r3, [r7, #17]
 8000b3a:	041a      	lsls	r2, r3, #16
 8000b3c:	7cbb      	ldrb	r3, [r7, #18]
 8000b3e:	021b      	lsls	r3, r3, #8
 8000b40:	4313      	orrs	r3, r2
 8000b42:	7cfa      	ldrb	r2, [r7, #19]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	637b      	str	r3, [r7, #52]	; 0x34
				uint32_t temperaturebrut = (uint32_t)(buf[4]<<16|buf[5]<<8|buf[6]);
 8000b48:	7d3b      	ldrb	r3, [r7, #20]
 8000b4a:	041a      	lsls	r2, r3, #16
 8000b4c:	7d7b      	ldrb	r3, [r7, #21]
 8000b4e:	021b      	lsls	r3, r3, #8
 8000b50:	4313      	orrs	r3, r2
 8000b52:	7dba      	ldrb	r2, [r7, #22]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	633b      	str	r3, [r7, #48]	; 0x30

				uint32_t nbBits = pow(2,24);
 8000b58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b5c:	62fb      	str	r3, [r7, #44]	; 0x2c

				double divisionPression = ((pressionbrut - (0.1 * nbBits))/nbBits);
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b60:	ee07 3a90 	vmov	s15, r3
 8000b64:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b6a:	ee07 3a90 	vmov	s15, r3
 8000b6e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b72:	ed9f 5b1f 	vldr	d5, [pc, #124]	; 8000bf0 <read_pitot+0x118>
 8000b76:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000b7a:	ee36 5b47 	vsub.f64	d5, d6, d7
 8000b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b80:	ee07 3a90 	vmov	s15, r3
 8000b84:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000b88:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b8c:	ed87 7b08 	vstr	d7, [r7, #32]
				double divisionTemp = ((temperaturebrut * 125.0)/nbBits);
 8000b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b92:	ee07 3a90 	vmov	s15, r3
 8000b96:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b9a:	ed9f 6b17 	vldr	d6, [pc, #92]	; 8000bf8 <read_pitot+0x120>
 8000b9e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba4:	ee07 3a90 	vmov	s15, r3
 8000ba8:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000bac:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000bb0:	ed87 7b06 	vstr	d7, [r7, #24]

				*pression = 1.25 * divisionPression * 10.0;
 8000bb4:	ed97 7b08 	vldr	d7, [r7, #32]
 8000bb8:	eeb7 6b04 	vmov.f64	d6, #116	; 0x3fa00000  1.250
 8000bbc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bc0:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000bc4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	ed83 7b00 	vstr	d7, [r3]
				*temperature = divisionTemp-40.0;
 8000bce:	ed97 7b06 	vldr	d7, [r7, #24]
 8000bd2:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000c00 <read_pitot+0x128>
 8000bd6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	ed83 7b00 	vstr	d7, [r3]
				success=1;
 8000be0:	2301      	movs	r3, #1
 8000be2:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
		}
	//}

	return success;
 8000be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3740      	adds	r7, #64	; 0x40
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	9999999a 	.word	0x9999999a
 8000bf4:	3fb99999 	.word	0x3fb99999
 8000bf8:	00000000 	.word	0x00000000
 8000bfc:	405f4000 	.word	0x405f4000
 8000c00:	00000000 	.word	0x00000000
 8000c04:	40440000 	.word	0x40440000

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c12:	4a10      	ldr	r2, [pc, #64]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c18:	6413      	str	r3, [r2, #64]	; 0x40
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c30:	6453      	str	r3, [r2, #68]	; 0x44
 8000c32:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	210f      	movs	r1, #15
 8000c42:	f06f 0001 	mvn.w	r0, #1
 8000c46:	f000 fb93 	bl	8001370 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800

08000c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08c      	sub	sp, #48	; 0x30
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	2019      	movs	r0, #25
 8000c6e:	f000 fb7f 	bl	8001370 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000c72:	2019      	movs	r0, #25
 8000c74:	f000 fb98 	bl	80013a8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c78:	4b1e      	ldr	r3, [pc, #120]	; (8000cf4 <HAL_InitTick+0x9c>)
 8000c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7c:	4a1d      	ldr	r2, [pc, #116]	; (8000cf4 <HAL_InitTick+0x9c>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	6453      	str	r3, [r2, #68]	; 0x44
 8000c84:	4b1b      	ldr	r3, [pc, #108]	; (8000cf4 <HAL_InitTick+0x9c>)
 8000c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c90:	f107 0210 	add.w	r2, r7, #16
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f003 fa40 	bl	8004120 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ca0:	f003 fa2a 	bl	80040f8 <HAL_RCC_GetPCLK2Freq>
 8000ca4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ca8:	4a13      	ldr	r2, [pc, #76]	; (8000cf8 <HAL_InitTick+0xa0>)
 8000caa:	fba2 2303 	umull	r2, r3, r2, r3
 8000cae:	0c9b      	lsrs	r3, r3, #18
 8000cb0:	3b01      	subs	r3, #1
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <HAL_InitTick+0xa8>)
 8000cb8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cba:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cc0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cc2:	4a0e      	ldr	r2, [pc, #56]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000cd4:	4809      	ldr	r0, [pc, #36]	; (8000cfc <HAL_InitTick+0xa4>)
 8000cd6:	f003 fe7d 	bl	80049d4 <HAL_TIM_Base_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d104      	bne.n	8000cea <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000ce0:	4806      	ldr	r0, [pc, #24]	; (8000cfc <HAL_InitTick+0xa4>)
 8000ce2:	f003 fed9 	bl	8004a98 <HAL_TIM_Base_Start_IT>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	e000      	b.n	8000cec <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3730      	adds	r7, #48	; 0x30
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	431bde83 	.word	0x431bde83
 8000cfc:	2000bf08 	.word	0x2000bf08
 8000d00:	40010000 	.word	0x40010000

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <NMI_Handler+0x4>

08000d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0e:	e7fe      	b.n	8000d0e <HardFault_Handler+0x4>

08000d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <MemManage_Handler+0x4>

08000d16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d1a:	e7fe      	b.n	8000d1a <BusFault_Handler+0x4>

08000d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <UsageFault_Handler+0x4>

08000d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d34:	4802      	ldr	r0, [pc, #8]	; (8000d40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d36:	f003 ff27 	bl	8004b88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	2000bf08 	.word	0x2000bf08

08000d44 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000d48:	4802      	ldr	r0, [pc, #8]	; (8000d54 <ETH_IRQHandler+0x10>)
 8000d4a:	f000 ff1d 	bl	8001b88 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000dd20 	.word	0x2000dd20

08000d58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
	return 1;
 8000d5c:	2301      	movs	r3, #1
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <_kill>:

int _kill(int pid, int sig)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000d72:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <_kill+0x20>)
 8000d74:	2216      	movs	r2, #22
 8000d76:	601a      	str	r2, [r3, #0]
	return -1;
 8000d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	20012cf4 	.word	0x20012cf4

08000d8c <_exit>:

void _exit (int status)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000d94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffe5 	bl	8000d68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000d9e:	e7fe      	b.n	8000d9e <_exit+0x12>

08000da0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	e00a      	b.n	8000dc8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000db2:	f3af 8000 	nop.w
 8000db6:	4601      	mov	r1, r0
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	1c5a      	adds	r2, r3, #1
 8000dbc:	60ba      	str	r2, [r7, #8]
 8000dbe:	b2ca      	uxtb	r2, r1
 8000dc0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	dbf0      	blt.n	8000db2 <_read+0x12>
	}

return len;
 8000dd0:	687b      	ldr	r3, [r7, #4]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b086      	sub	sp, #24
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	60f8      	str	r0, [r7, #12]
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	e009      	b.n	8000e00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	1c5a      	adds	r2, r3, #1
 8000df0:	60ba      	str	r2, [r7, #8]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	697a      	ldr	r2, [r7, #20]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dbf1      	blt.n	8000dec <_write+0x12>
	}
	return len;
 8000e08:	687b      	ldr	r3, [r7, #4]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_close>:

int _close(int file)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
	return -1;
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e3a:	605a      	str	r2, [r3, #4]
	return 0;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_isatty>:

int _isatty(int file)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
	return 1;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
	return 0;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
	...

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b087      	sub	sp, #28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	; (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d205      	bcs.n	8000eb8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <_sbrk+0x6c>)
 8000eae:	220c      	movs	r2, #12
 8000eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000eb6:	e009      	b.n	8000ecc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <_sbrk+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <_sbrk+0x64>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <_sbrk+0x64>)
 8000ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eca:	68fb      	ldr	r3, [r7, #12]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	371c      	adds	r7, #28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	20080000 	.word	0x20080000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	2000020c 	.word	0x2000020c
 8000ee4:	20012d08 	.word	0x20012d08
 8000ee8:	20012cf4 	.word	0x20012cf4

08000eec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <SystemInit+0x20>)
 8000ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ef6:	4a05      	ldr	r2, [pc, #20]	; (8000f0c <SystemInit+0x20>)
 8000ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f14:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f16:	4a15      	ldr	r2, [pc, #84]	; (8000f6c <MX_USART3_UART_Init+0x5c>)
 8000f18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f1a:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f36:	220c      	movs	r2, #12
 8000f38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f40:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <MX_USART3_UART_Init+0x58>)
 8000f54:	f004 f81e 	bl	8004f94 <HAL_UART_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f5e:	f7ff fd9f 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2000bf54 	.word	0x2000bf54
 8000f6c:	40004800 	.word	0x40004800

08000f70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	; 0x28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a17      	ldr	r2, [pc, #92]	; (8000fec <HAL_UART_MspInit+0x7c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d128      	bne.n	8000fe4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f92:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	4a16      	ldr	r2, [pc, #88]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000f98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9e:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000faa:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a10      	ldr	r2, [pc, #64]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <HAL_UART_MspInit+0x80>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <HAL_UART_MspInit+0x84>)
 8000fe0:	f001 fb74 	bl	80026cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	3728      	adds	r7, #40	; 0x28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40004800 	.word	0x40004800
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020c00 	.word	0x40020c00

08000ff8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ffe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001002:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001004:	4b12      	ldr	r3, [pc, #72]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001006:	2206      	movs	r2, #6
 8001008:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800100c:	2202      	movs	r2, #2
 800100e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001018:	2202      	movs	r2, #2
 800101a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800101e:	2201      	movs	r2, #1
 8001020:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001030:	2201      	movs	r2, #1
 8001032:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800103c:	f002 fa17 	bl	800346e <HAL_PCD_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001046:	f7ff fd2b 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	2000bfd8 	.word	0x2000bfd8

08001054 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001074:	d141      	bne.n	80010fa <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001076:	4b23      	ldr	r3, [pc, #140]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a22      	ldr	r2, [pc, #136]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800108e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010a0:	230a      	movs	r3, #10
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4817      	ldr	r0, [pc, #92]	; (8001108 <HAL_PCD_MspInit+0xb4>)
 80010ac:	f001 fb0e 	bl	80026cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4810      	ldr	r0, [pc, #64]	; (8001108 <HAL_PCD_MspInit+0xb4>)
 80010c6:	f001 fb01 	bl	80026cc <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010ca:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ce:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d4:	6353      	str	r3, [r2, #52]	; 0x34
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e6:	4a07      	ldr	r2, [pc, #28]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010ec:	6453      	str	r3, [r2, #68]	; 0x44
 80010ee:	4b05      	ldr	r3, [pc, #20]	; (8001104 <HAL_PCD_MspInit+0xb0>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80010fa:	bf00      	nop
 80010fc:	3728      	adds	r7, #40	; 0x28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800
 8001108:	40020000 	.word	0x40020000

0800110c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800110c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001144 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001112:	490e      	ldr	r1, [pc, #56]	; (800114c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001114:	4a0e      	ldr	r2, [pc, #56]	; (8001150 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001118:	e002      	b.n	8001120 <LoopCopyDataInit>

0800111a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800111a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800111c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111e:	3304      	adds	r3, #4

08001120 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001120:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001122:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001124:	d3f9      	bcc.n	800111a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001126:	4a0b      	ldr	r2, [pc, #44]	; (8001154 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001128:	4c0b      	ldr	r4, [pc, #44]	; (8001158 <LoopFillZerobss+0x26>)
  movs r3, #0
 800112a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800112c:	e001      	b.n	8001132 <LoopFillZerobss>

0800112e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001130:	3204      	adds	r2, #4

08001132 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001132:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001134:	d3fb      	bcc.n	800112e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001136:	f7ff fed9 	bl	8000eec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800113a:	f015 fc31 	bl	80169a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800113e:	f7ff fbdd 	bl	80008fc <main>
  bx  lr    
 8001142:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001144:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800114c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001150:	0801cc00 	.word	0x0801cc00
  ldr r2, =_sbss
 8001154:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001158:	20012d08 	.word	0x20012d08

0800115c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800115c:	e7fe      	b.n	800115c <ADC_IRQHandler>

0800115e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001162:	2003      	movs	r0, #3
 8001164:	f000 f8f9 	bl	800135a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fd75 	bl	8000c58 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800116e:	f7ff fd4b 	bl	8000c08 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_IncTick+0x20>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_IncTick+0x24>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4413      	add	r3, r2
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <HAL_IncTick+0x24>)
 800118a:	6013      	str	r3, [r2, #0]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	20000008 	.word	0x20000008
 800119c:	2000c3dc 	.word	0x2000c3dc

080011a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return uwTick;
 80011a4:	4b03      	ldr	r3, [pc, #12]	; (80011b4 <HAL_GetTick+0x14>)
 80011a6:	681b      	ldr	r3, [r3, #0]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	2000c3dc 	.word	0x2000c3dc

080011b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011c0:	f7ff ffee 	bl	80011a0 <HAL_GetTick>
 80011c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011d0:	d005      	beq.n	80011de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <HAL_Delay+0x44>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	4413      	add	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011de:	bf00      	nop
 80011e0:	f7ff ffde 	bl	80011a0 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d8f7      	bhi.n	80011e0 <HAL_Delay+0x28>
  {
  }
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000008 	.word	0x20000008

08001200 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001210:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <__NVIC_SetPriorityGrouping+0x40>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800121c:	4013      	ands	r3, r2
 800121e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <__NVIC_SetPriorityGrouping+0x44>)
 800122a:	4313      	orrs	r3, r2
 800122c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <__NVIC_SetPriorityGrouping+0x40>)
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	60d3      	str	r3, [r2, #12]
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	e000ed00 	.word	0xe000ed00
 8001244:	05fa0000 	.word	0x05fa0000

08001248 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800124c:	4b04      	ldr	r3, [pc, #16]	; (8001260 <__NVIC_GetPriorityGrouping+0x18>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	0a1b      	lsrs	r3, r3, #8
 8001252:	f003 0307 	and.w	r3, r3, #7
}
 8001256:	4618      	mov	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	2b00      	cmp	r3, #0
 8001274:	db0b      	blt.n	800128e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	f003 021f 	and.w	r2, r3, #31
 800127c:	4907      	ldr	r1, [pc, #28]	; (800129c <__NVIC_EnableIRQ+0x38>)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	095b      	lsrs	r3, r3, #5
 8001284:	2001      	movs	r0, #1
 8001286:	fa00 f202 	lsl.w	r2, r0, r2
 800128a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000e100 	.word	0xe000e100

080012a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	6039      	str	r1, [r7, #0]
 80012aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	db0a      	blt.n	80012ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	490c      	ldr	r1, [pc, #48]	; (80012ec <__NVIC_SetPriority+0x4c>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	0112      	lsls	r2, r2, #4
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	440b      	add	r3, r1
 80012c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c8:	e00a      	b.n	80012e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4908      	ldr	r1, [pc, #32]	; (80012f0 <__NVIC_SetPriority+0x50>)
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	3b04      	subs	r3, #4
 80012d8:	0112      	lsls	r2, r2, #4
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	440b      	add	r3, r1
 80012de:	761a      	strb	r2, [r3, #24]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000e100 	.word	0xe000e100
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b089      	sub	sp, #36	; 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	f1c3 0307 	rsb	r3, r3, #7
 800130e:	2b04      	cmp	r3, #4
 8001310:	bf28      	it	cs
 8001312:	2304      	movcs	r3, #4
 8001314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3304      	adds	r3, #4
 800131a:	2b06      	cmp	r3, #6
 800131c:	d902      	bls.n	8001324 <NVIC_EncodePriority+0x30>
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	3b03      	subs	r3, #3
 8001322:	e000      	b.n	8001326 <NVIC_EncodePriority+0x32>
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001328:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43da      	mvns	r2, r3
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	401a      	ands	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800133c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	fa01 f303 	lsl.w	r3, r1, r3
 8001346:	43d9      	mvns	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134c:	4313      	orrs	r3, r2
         );
}
 800134e:	4618      	mov	r0, r3
 8001350:	3724      	adds	r7, #36	; 0x24
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff ff4c 	bl	8001200 <__NVIC_SetPriorityGrouping>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
 800137c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001382:	f7ff ff61 	bl	8001248 <__NVIC_GetPriorityGrouping>
 8001386:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	68b9      	ldr	r1, [r7, #8]
 800138c:	6978      	ldr	r0, [r7, #20]
 800138e:	f7ff ffb1 	bl	80012f4 <NVIC_EncodePriority>
 8001392:	4602      	mov	r2, r0
 8001394:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff80 	bl	80012a0 <__NVIC_SetPriority>
}
 80013a0:	bf00      	nop
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff54 	bl	8001264 <__NVIC_EnableIRQ>
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
 80013d0:	2300      	movs	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80013d4:	4ba9      	ldr	r3, [pc, #676]	; (800167c <HAL_ETH_Init+0x2b8>)
 80013d6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80013dc:	2300      	movs	r3, #0
 80013de:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e181      	b.n	80016ee <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d106      	bne.n	8001404 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f004 fda0 	bl	8005f44 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001404:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <HAL_ETH_Init+0x2bc>)
 8001406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001408:	4a9d      	ldr	r2, [pc, #628]	; (8001680 <HAL_ETH_Init+0x2bc>)
 800140a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140e:	6453      	str	r3, [r2, #68]	; 0x44
 8001410:	4b9b      	ldr	r3, [pc, #620]	; (8001680 <HAL_ETH_Init+0x2bc>)
 8001412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001414:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800141c:	4b99      	ldr	r3, [pc, #612]	; (8001684 <HAL_ETH_Init+0x2c0>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a98      	ldr	r2, [pc, #608]	; (8001684 <HAL_ETH_Init+0x2c0>)
 8001422:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001426:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001428:	4b96      	ldr	r3, [pc, #600]	; (8001684 <HAL_ETH_Init+0x2c0>)
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4994      	ldr	r1, [pc, #592]	; (8001684 <HAL_ETH_Init+0x2c0>)
 8001432:	4313      	orrs	r3, r2
 8001434:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f042 0201 	orr.w	r2, r2, #1
 8001448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800144c:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800144e:	f7ff fea7 	bl	80011a0 <HAL_GetTick>
 8001452:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001454:	e011      	b.n	800147a <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8001456:	f7ff fea3 	bl	80011a0 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001464:	d909      	bls.n	800147a <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2203      	movs	r2, #3
 800146a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e139      	b.n	80016ee <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1e4      	bne.n	8001456 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f023 031c 	bic.w	r3, r3, #28
 800149a:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800149c:	f002 fe0c 	bl	80040b8 <HAL_RCC_GetHCLKFreq>
 80014a0:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	4a78      	ldr	r2, [pc, #480]	; (8001688 <HAL_ETH_Init+0x2c4>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d908      	bls.n	80014bc <HAL_ETH_Init+0xf8>
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	4a77      	ldr	r2, [pc, #476]	; (800168c <HAL_ETH_Init+0x2c8>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d804      	bhi.n	80014bc <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	f043 0308 	orr.w	r3, r3, #8
 80014b8:	61fb      	str	r3, [r7, #28]
 80014ba:	e027      	b.n	800150c <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	4a73      	ldr	r2, [pc, #460]	; (800168c <HAL_ETH_Init+0x2c8>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d908      	bls.n	80014d6 <HAL_ETH_Init+0x112>
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	4a6d      	ldr	r2, [pc, #436]	; (800167c <HAL_ETH_Init+0x2b8>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d204      	bcs.n	80014d6 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f043 030c 	orr.w	r3, r3, #12
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	e01a      	b.n	800150c <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	4a68      	ldr	r2, [pc, #416]	; (800167c <HAL_ETH_Init+0x2b8>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d303      	bcc.n	80014e6 <HAL_ETH_Init+0x122>
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	4a6b      	ldr	r2, [pc, #428]	; (8001690 <HAL_ETH_Init+0x2cc>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d911      	bls.n	800150a <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	4a69      	ldr	r2, [pc, #420]	; (8001690 <HAL_ETH_Init+0x2cc>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d908      	bls.n	8001500 <HAL_ETH_Init+0x13c>
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	4a68      	ldr	r2, [pc, #416]	; (8001694 <HAL_ETH_Init+0x2d0>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d804      	bhi.n	8001500 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	61fb      	str	r3, [r7, #28]
 80014fe:	e005      	b.n	800150c <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f043 0310 	orr.w	r3, r3, #16
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	e000      	b.n	800150c <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800150a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	69fa      	ldr	r2, [r7, #28]
 8001512:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8001514:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001518:	2100      	movs	r1, #0
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 fc17 	bl	8001d4e <HAL_ETH_WritePHYRegister>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00b      	beq.n	800153e <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800152a:	6939      	ldr	r1, [r7, #16]
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f000 fdcd 	bl	80020cc <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e0d7      	b.n	80016ee <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800153e:	20ff      	movs	r0, #255	; 0xff
 8001540:	f7ff fe3a 	bl	80011b8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 80a5 	beq.w	8001698 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800154e:	f7ff fe27 	bl	80011a0 <HAL_GetTick>
 8001552:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001554:	f107 030c 	add.w	r3, r7, #12
 8001558:	461a      	mov	r2, r3
 800155a:	2101      	movs	r1, #1
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f000 fb8e 	bl	8001c7e <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8001562:	f7ff fe1d 	bl	80011a0 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001570:	4293      	cmp	r3, r2
 8001572:	d90f      	bls.n	8001594 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8001578:	6939      	ldr	r1, [r7, #16]
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 fda6 	bl	80020cc <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e0ac      	b.n	80016ee <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0da      	beq.n	8001554 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800159e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015a2:	2100      	movs	r1, #0
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 fbd2 	bl	8001d4e <HAL_ETH_WritePHYRegister>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d00b      	beq.n	80015c8 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80015b4:	6939      	ldr	r1, [r7, #16]
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 fd88 	bl	80020cc <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80015c4:	2301      	movs	r3, #1
 80015c6:	e092      	b.n	80016ee <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80015c8:	f7ff fdea 	bl	80011a0 <HAL_GetTick>
 80015cc:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	461a      	mov	r2, r3
 80015d4:	2101      	movs	r1, #1
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 fb51 	bl	8001c7e <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80015dc:	f7ff fde0 	bl	80011a0 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d90f      	bls.n	800160e <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80015f2:	6939      	ldr	r1, [r7, #16]
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f000 fd69 	bl	80020cc <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e06f      	b.n	80016ee <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f003 0320 	and.w	r3, r3, #32
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0da      	beq.n	80015ce <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	461a      	mov	r2, r3
 800161e:	2110      	movs	r1, #16
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 fb2c 	bl	8001c7e <HAL_ETH_ReadPHYRegister>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d00b      	beq.n	8001644 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001630:	6939      	ldr	r1, [r7, #16]
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 fd4a 	bl	80020cc <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001640:	2301      	movs	r3, #1
 8001642:	e054      	b.n	80016ee <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0304 	and.w	r3, r3, #4
 800164a:	2b00      	cmp	r3, #0
 800164c:	d004      	beq.n	8001658 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	e002      	b.n	800165e <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d003      	beq.n	8001670 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	e035      	b.n	80016dc <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	e030      	b.n	80016dc <HAL_ETH_Init+0x318>
 800167a:	bf00      	nop
 800167c:	03938700 	.word	0x03938700
 8001680:	40023800 	.word	0x40023800
 8001684:	40013800 	.word	0x40013800
 8001688:	01312cff 	.word	0x01312cff
 800168c:	02160ebf 	.word	0x02160ebf
 8001690:	05f5e0ff 	.word	0x05f5e0ff
 8001694:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	08db      	lsrs	r3, r3, #3
 800169e:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80016a8:	4313      	orrs	r3, r2
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	461a      	mov	r2, r3
 80016ae:	2100      	movs	r1, #0
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 fb4c 	bl	8001d4e <HAL_ETH_WritePHYRegister>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00b      	beq.n	80016d4 <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80016c0:	6939      	ldr	r1, [r7, #16]
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f000 fd02 	bl	80020cc <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e00c      	b.n	80016ee <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80016d4:	f640 70ff 	movw	r0, #4095	; 0xfff
 80016d8:	f7ff fd6e 	bl	80011b8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80016dc:	6939      	ldr	r1, [r7, #16]
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 fcf4 	bl	80020cc <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3720      	adds	r7, #32
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop

080016f8 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
 8001704:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001710:	2b01      	cmp	r3, #1
 8001712:	d101      	bne.n	8001718 <HAL_ETH_DMATxDescListInit+0x20>
 8001714:	2302      	movs	r3, #2
 8001716:	e052      	b.n	80017be <HAL_ETH_DMATxDescListInit+0xc6>
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2201      	movs	r2, #1
 800171c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2202      	movs	r2, #2
 8001724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e030      	b.n	8001796 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	015b      	lsls	r3, r3, #5
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	4413      	add	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001744:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800174c:	fb02 f303 	mul.w	r3, r2, r3
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	4413      	add	r3, r2
 8001754:	461a      	mov	r2, r3
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d105      	bne.n	800176e <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	3b01      	subs	r3, #1
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	429a      	cmp	r2, r3
 8001776:	d208      	bcs.n	800178a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3301      	adds	r3, #1
 800177c:	015b      	lsls	r3, r3, #5
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	4413      	add	r3, r2
 8001782:	461a      	mov	r2, r3
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	e002      	b.n	8001790 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d3ca      	bcc.n	8001734 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6819      	ldr	r1, [r3, #0]
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	f241 0310 	movw	r3, #4112	; 0x1010
 80017a8:	440b      	add	r3, r1
 80017aa:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b087      	sub	sp, #28
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <HAL_ETH_DMARxDescListInit+0x20>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e056      	b.n	8001898 <HAL_ETH_DMARxDescListInit+0xce>
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2202      	movs	r2, #2
 80017f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	68ba      	ldr	r2, [r7, #8]
 80017fe:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	e034      	b.n	8001870 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	015b      	lsls	r3, r3, #5
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	4413      	add	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001816:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800181e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001826:	fb02 f303 	mul.w	r3, r2, r3
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	461a      	mov	r2, r3
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d105      	bne.n	8001848 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	3b01      	subs	r3, #1
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	429a      	cmp	r2, r3
 8001850:	d208      	bcs.n	8001864 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	3301      	adds	r3, #1
 8001856:	015b      	lsls	r3, r3, #5
 8001858:	68ba      	ldr	r2, [r7, #8]
 800185a:	4413      	add	r3, r2
 800185c:	461a      	mov	r2, r3
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	e002      	b.n	800186a <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8001864:	68ba      	ldr	r2, [r7, #8]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	3301      	adds	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d3c6      	bcc.n	8001806 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6819      	ldr	r1, [r3, #0]
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	f241 030c 	movw	r3, #4108	; 0x100c
 8001882:	440b      	add	r3, r1
 8001884:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2201      	movs	r2, #1
 800188a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b087      	sub	sp, #28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <HAL_ETH_TransmitFrame+0x24>
 80018c4:	2302      	movs	r3, #2
 80018c6:	e0cd      	b.n	8001a64 <HAL_ETH_TransmitFrame+0x1c0>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d109      	bne.n	80018f2 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2201      	movs	r2, #1
 80018e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 80018ee:	2301      	movs	r3, #1
 80018f0:	e0b8      	b.n	8001a64 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da09      	bge.n	8001910 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2212      	movs	r2, #18
 8001900:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e0a9      	b.n	8001a64 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001916:	4293      	cmp	r3, r2
 8001918:	d915      	bls.n	8001946 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	4a54      	ldr	r2, [pc, #336]	; (8001a70 <HAL_ETH_TransmitFrame+0x1cc>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	0a9b      	lsrs	r3, r3, #10
 8001924:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	4b51      	ldr	r3, [pc, #324]	; (8001a70 <HAL_ETH_TransmitFrame+0x1cc>)
 800192a:	fba3 1302 	umull	r1, r3, r3, r2
 800192e:	0a9b      	lsrs	r3, r3, #10
 8001930:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8001934:	fb01 f303 	mul.w	r3, r1, r3
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d005      	beq.n	800194a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	3301      	adds	r3, #1
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	e001      	b.n	800194a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8001946:	2301      	movs	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d11c      	bne.n	800198a <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800195e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800196a:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800197a:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	461a      	mov	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
 8001988:	e04b      	b.n	8001a22 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	e044      	b.n	8001a1a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800199e:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d107      	bne.n	80019b6 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019b4:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ba:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80019be:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d116      	bne.n	80019f8 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80019d8:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	4a25      	ldr	r2, [pc, #148]	; (8001a74 <HAL_ETH_TransmitFrame+0x1d0>)
 80019de:	fb02 f203 	mul.w	r2, r2, r3
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	4413      	add	r3, r2
 80019e6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80019ea:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80019f6:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001a06:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	3301      	adds	r3, #1
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d3b6      	bcc.n	8001990 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	f241 0314 	movw	r3, #4116	; 0x1014
 8001a2a:	4413      	add	r3, r2
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d00d      	beq.n	8001a52 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	f241 0314 	movw	r3, #4116	; 0x1014
 8001a3e:	4413      	add	r3, r2
 8001a40:	2204      	movs	r2, #4
 8001a42:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	f241 0304 	movw	r3, #4100	; 0x1004
 8001a4c:	4413      	add	r3, r2
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	371c      	adds	r7, #28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	ac02b00b 	.word	0xac02b00b
 8001a74:	fffffa0c 	.word	0xfffffa0c

08001a78 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d101      	bne.n	8001a92 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8001a8e:	2302      	movs	r3, #2
 8001a90:	e074      	b.n	8001b7c <HAL_ETH_GetReceivedFrame_IT+0x104>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2201      	movs	r2, #1
 8001a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8001aa2:	e05a      	b.n	8001b5a <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ab8:	d10d      	bne.n	8001ad6 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	629a      	str	r2, [r3, #40]	; 0x28
 8001ad4:	e041      	b.n	8001b5a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10b      	bne.n	8001afc <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	461a      	mov	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	629a      	str	r2, [r3, #40]	; 0x28
 8001afa:	e02e      	b.n	8001b5a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d103      	bne.n	8001b1e <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0c1b      	lsrs	r3, r3, #16
 8001b26:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001b2a:	1f1a      	subs	r2, r3, #4
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	461a      	mov	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8001b56:	2300      	movs	r3, #0
 8001b58:	e010      	b.n	8001b7c <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	db02      	blt.n	8001b6a <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d99c      	bls.n	8001aa4 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	f241 0314 	movw	r3, #4116	; 0x1014
 8001b98:	4413      	add	r3, r2
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba0:	2b40      	cmp	r3, #64	; 0x40
 8001ba2:	d112      	bne.n	8001bca <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f004 fa6f 	bl	8006088 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	f241 0314 	movw	r3, #4116	; 0x1014
 8001bb2:	4413      	add	r3, r2
 8001bb4:	2240      	movs	r2, #64	; 0x40
 8001bb6:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001bc8:	e01b      	b.n	8001c02 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	f241 0314 	movw	r3, #4116	; 0x1014
 8001bd2:	4413      	add	r3, r2
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d111      	bne.n	8001c02 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f839 	bl	8001c56 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	f241 0314 	movw	r3, #4116	; 0x1014
 8001bec:	4413      	add	r3, r2
 8001bee:	2201      	movs	r2, #1
 8001bf0:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	f241 0314 	movw	r3, #4116	; 0x1014
 8001c0a:	4413      	add	r3, r2
 8001c0c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c10:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	f241 0314 	movw	r3, #4116	; 0x1014
 8001c1a:	4413      	add	r3, r2
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c26:	d112      	bne.n	8001c4e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f81e 	bl	8001c6a <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	f241 0314 	movw	r3, #4116	; 0x1014
 8001c36:	4413      	add	r3, r2
 8001c38:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001c3c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b086      	sub	sp, #24
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	460b      	mov	r3, r1
 8001c88:	607a      	str	r2, [r7, #4]
 8001c8a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b82      	cmp	r3, #130	; 0x82
 8001c9e:	d101      	bne.n	8001ca4 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	e050      	b.n	8001d46 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2282      	movs	r2, #130	; 0x82
 8001ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f003 031c 	and.w	r3, r3, #28
 8001cba:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8a1b      	ldrh	r3, [r3, #16]
 8001cc0:	02db      	lsls	r3, r3, #11
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8001cca:	897b      	ldrh	r3, [r7, #10]
 8001ccc:	019b      	lsls	r3, r3, #6
 8001cce:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	f023 0302 	bic.w	r3, r3, #2
 8001cde:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001cf0:	f7ff fa56 	bl	80011a0 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001cf6:	e015      	b.n	8001d24 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8001cf8:	f7ff fa52 	bl	80011a0 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d06:	d309      	bcc.n	8001d1c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e014      	b.n	8001d46 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1e4      	bne.n	8001cf8 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	460b      	mov	r3, r1
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b42      	cmp	r3, #66	; 0x42
 8001d6e:	d101      	bne.n	8001d74 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	e04e      	b.n	8001e12 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2242      	movs	r2, #66	; 0x42
 8001d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	f003 031c 	and.w	r3, r3, #28
 8001d8a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	8a1b      	ldrh	r3, [r3, #16]
 8001d90:	02db      	lsls	r3, r3, #11
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8001d9a:	897b      	ldrh	r3, [r7, #10]
 8001d9c:	019b      	lsls	r3, r3, #6
 8001d9e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f043 0302 	orr.w	r3, r3, #2
 8001dae:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001dca:	f7ff f9e9 	bl	80011a0 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001dd0:	e015      	b.n	8001dfe <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8001dd2:	f7ff f9e5 	bl	80011a0 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de0:	d309      	bcc.n	8001df6 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e00d      	b.n	8001e12 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1e4      	bne.n	8001dd2 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d101      	bne.n	8001e30 <HAL_ETH_Start+0x16>
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	e01f      	b.n	8001e70 <HAL_ETH_Start+0x56>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 fb45 	bl	80024d0 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 fb7c 	bl	8002544 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 fc13 	bl	8002678 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 fbb0 	bl	80025b8 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f000 fbdd 	bl	8002618 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_ETH_Stop+0x16>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e01f      	b.n	8001ece <HAL_ETH_Stop+0x56>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2202      	movs	r2, #2
 8001e9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 fba2 	bl	80025e8 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 fbcf 	bl	8002648 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 fb67 	bl	800257e <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 fbe1 	bl	8002678 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 fb27 	bl	800250a <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d101      	bne.n	8001ef4 <HAL_ETH_ConfigMAC+0x1c>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e0e4      	b.n	80020be <HAL_ETH_ConfigMAC+0x1e6>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2202      	movs	r2, #2
 8001f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 80b1 	beq.w	800206e <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	4b6c      	ldr	r3, [pc, #432]	; (80020c8 <HAL_ETH_ConfigMAC+0x1f0>)
 8001f18:	4013      	ands	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001f24:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8001f2a:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8001f30:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8001f36:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8001f3c:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8001f42:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8001f48:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8001f4e:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8001f54:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8001f5a:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8001f60:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8001f66:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f7ff f91a 	bl	80011b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001f94:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8001f9a:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8001fa0:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8001fa6:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8001fac:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8001fb2:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8001fbe:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001fc0:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fca:	2001      	movs	r0, #1
 8001fcc:	f7ff f8f4 	bl	80011b8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001fe0:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001fea:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002002:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002008:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800200e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8002014:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800201a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8002020:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4313      	orrs	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002038:	2001      	movs	r0, #1
 800203a:	f7ff f8bd 	bl	80011b8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800205e:	2001      	movs	r0, #1
 8002060:	f7ff f8aa 	bl	80011b8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	61da      	str	r2, [r3, #28]
 800206c:	e01e      	b.n	80020ac <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800207c:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	4313      	orrs	r3, r2
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800209e:	2001      	movs	r0, #1
 80020a0:	f7ff f88a 	bl	80011b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	ff20810f 	.word	0xff20810f

080020cc <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0b0      	sub	sp, #192	; 0xc0
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d007      	beq.n	80020f2 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020e8:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80020f6:	2300      	movs	r3, #0
 80020f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80020fa:	2300      	movs	r3, #0
 80020fc:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80020fe:	2300      	movs	r3, #0
 8002100:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8002102:	2300      	movs	r3, #0
 8002104:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8002106:	2300      	movs	r3, #0
 8002108:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d103      	bne.n	800211a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8002112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002116:	663b      	str	r3, [r7, #96]	; 0x60
 8002118:	e001      	b.n	800211e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800211e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002122:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002128:	2300      	movs	r3, #0
 800212a:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8002138:	2340      	movs	r3, #64	; 0x40
 800213a:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8002142:	2300      	movs	r3, #0
 8002144:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800214e:	2300      	movs	r3, #0
 8002150:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800215a:	2300      	movs	r3, #0
 800215c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800217e:	2300      	movs	r3, #0
 8002180:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800218a:	2300      	movs	r3, #0
 800218c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8002190:	2300      	movs	r3, #0
 8002192:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80021a0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80021a4:	4bab      	ldr	r3, [pc, #684]	; (8002454 <ETH_MACDMAConfig+0x388>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80021ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80021ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80021b0:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80021b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80021b4:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80021b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80021b8:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80021be:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80021c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80021c2:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80021c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80021c6:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80021cc:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80021ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80021d0:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80021d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80021d4:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80021d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80021d8:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80021da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80021dc:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80021de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80021e0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80021e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80021f4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002200:	2001      	movs	r0, #1
 8002202:	f7fe ffd9 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800220e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002210:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8002212:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002214:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8002216:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002218:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800221a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800221e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8002220:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8002224:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8002226:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800222a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800222c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8002230:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8002234:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800223c:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800223e:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800224a:	2001      	movs	r0, #1
 800224c:	f7fe ffb4 	bl	80011b8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002258:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002262:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800226c:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8002278:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800227c:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002280:	4013      	ands	r3, r2
 8002282:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002286:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800228a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800228c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002290:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8002292:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8002296:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002298:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800229c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800229e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80022a2:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80022a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80022a8:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80022aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80022bc:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80022c8:	2001      	movs	r0, #1
 80022ca:	f7fe ff75 	bl	80011b8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80022d6:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80022d8:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80022dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80022f2:	2001      	movs	r0, #1
 80022f4:	f7fe ff60 	bl	80011b8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002300:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8002306:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800230a:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800230c:	2300      	movs	r3, #0
 800230e:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002310:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002314:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002316:	2300      	movs	r3, #0
 8002318:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8002326:	2304      	movs	r3, #4
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800232a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800232e:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8002330:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002334:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002336:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800233c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002340:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8002346:	2300      	movs	r3, #0
 8002348:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800234a:	2300      	movs	r3, #0
 800234c:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	f241 0318 	movw	r3, #4120	; 0x1018
 8002356:	4413      	add	r3, r2
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800235e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002362:	4b3d      	ldr	r3, [pc, #244]	; (8002458 <ETH_MACDMAConfig+0x38c>)
 8002364:	4013      	ands	r3, r2
 8002366:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800236a:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800236c:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800236e:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8002370:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8002372:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8002374:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8002376:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8002378:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800237a:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800237c:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800237e:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8002380:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8002382:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8002386:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8002388:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800238a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800238c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	f241 0318 	movw	r3, #4120	; 0x1018
 800239e:	4413      	add	r3, r2
 80023a0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023a4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	f241 0318 	movw	r3, #4120	; 0x1018
 80023ae:	4413      	add	r3, r2
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80023b6:	2001      	movs	r0, #1
 80023b8:	f7fe fefe 	bl	80011b8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	f241 0318 	movw	r3, #4120	; 0x1018
 80023c4:	4413      	add	r3, r2
 80023c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023ca:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80023cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80023ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80023d0:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80023d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80023d4:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80023d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80023d8:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80023da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80023dc:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 80023de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023e0:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80023e2:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80023e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 80023e6:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80023f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023f4:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002404:	2001      	movs	r0, #1
 8002406:	f7fe fed7 	bl	80011b8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002412:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002416:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d10d      	bne.n	800243c <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	f241 031c 	movw	r3, #4124	; 0x101c
 8002428:	4413      	add	r3, r2
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	6811      	ldr	r1, [r2, #0]
 8002430:	4a0a      	ldr	r2, [pc, #40]	; (800245c <ETH_MACDMAConfig+0x390>)
 8002432:	431a      	orrs	r2, r3
 8002434:	f241 031c 	movw	r3, #4124	; 0x101c
 8002438:	440b      	add	r3, r1
 800243a:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	461a      	mov	r2, r3
 8002442:	2100      	movs	r1, #0
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 f80b 	bl	8002460 <ETH_MACAddressConfig>
}
 800244a:	bf00      	nop
 800244c:	37c0      	adds	r7, #192	; 0xc0
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	ff20810f 	.word	0xff20810f
 8002458:	f8de3f23 	.word	0xf8de3f23
 800245c:	00010040 	.word	0x00010040

08002460 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3305      	adds	r3, #5
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	3204      	adds	r2, #4
 8002478:	7812      	ldrb	r2, [r2, #0]
 800247a:	4313      	orrs	r3, r2
 800247c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <ETH_MACAddressConfig+0x68>)
 8002482:	4413      	add	r3, r2
 8002484:	461a      	mov	r2, r3
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3303      	adds	r3, #3
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	061a      	lsls	r2, r3, #24
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3302      	adds	r3, #2
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3301      	adds	r3, #1
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	4313      	orrs	r3, r2
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	4b06      	ldr	r3, [pc, #24]	; (80024cc <ETH_MACAddressConfig+0x6c>)
 80024b2:	4413      	add	r3, r2
 80024b4:	461a      	mov	r2, r3
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	6013      	str	r3, [r2, #0]
}
 80024ba:	bf00      	nop
 80024bc:	371c      	adds	r7, #28
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	40028040 	.word	0x40028040
 80024cc:	40028044 	.word	0x40028044

080024d0 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0208 	orr.w	r2, r2, #8
 80024ea:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80024f4:	2001      	movs	r0, #1
 80024f6:	f7fe fe5f 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	601a      	str	r2, [r3, #0]
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0208 	bic.w	r2, r2, #8
 8002524:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800252e:	2001      	movs	r0, #1
 8002530:	f7fe fe42 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	601a      	str	r2, [r3, #0]
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0204 	orr.w	r2, r2, #4
 800255e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002568:	2001      	movs	r0, #1
 800256a:	f7fe fe25 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	601a      	str	r2, [r3, #0]
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800257e:	b580      	push	{r7, lr}
 8002580:	b084      	sub	sp, #16
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0204 	bic.w	r2, r2, #4
 8002598:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80025a2:	2001      	movs	r0, #1
 80025a4:	f7fe fe08 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	601a      	str	r2, [r3, #0]
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	f241 0318 	movw	r3, #4120	; 0x1018
 80025c8:	4413      	add	r3, r2
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6811      	ldr	r1, [r2, #0]
 80025d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80025d4:	f241 0318 	movw	r3, #4120	; 0x1018
 80025d8:	440b      	add	r3, r1
 80025da:	601a      	str	r2, [r3, #0]
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	f241 0318 	movw	r3, #4120	; 0x1018
 80025f8:	4413      	add	r3, r2
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6811      	ldr	r1, [r2, #0]
 8002600:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002604:	f241 0318 	movw	r3, #4120	; 0x1018
 8002608:	440b      	add	r3, r1
 800260a:	601a      	str	r2, [r3, #0]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	f241 0318 	movw	r3, #4120	; 0x1018
 8002628:	4413      	add	r3, r2
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6811      	ldr	r1, [r2, #0]
 8002630:	f043 0202 	orr.w	r2, r3, #2
 8002634:	f241 0318 	movw	r3, #4120	; 0x1018
 8002638:	440b      	add	r3, r1
 800263a:	601a      	str	r2, [r3, #0]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	f241 0318 	movw	r3, #4120	; 0x1018
 8002658:	4413      	add	r3, r2
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6811      	ldr	r1, [r2, #0]
 8002660:	f023 0202 	bic.w	r2, r3, #2
 8002664:	f241 0318 	movw	r3, #4120	; 0x1018
 8002668:	440b      	add	r3, r1
 800266a:	601a      	str	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	f241 0318 	movw	r3, #4120	; 0x1018
 800268c:	4413      	add	r3, r2
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6811      	ldr	r1, [r2, #0]
 8002694:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002698:	f241 0318 	movw	r3, #4120	; 0x1018
 800269c:	440b      	add	r3, r1
 800269e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	f241 0318 	movw	r3, #4120	; 0x1018
 80026a8:	4413      	add	r3, r2
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80026ae:	2001      	movs	r0, #1
 80026b0:	f7fe fd82 	bl	80011b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6819      	ldr	r1, [r3, #0]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	f241 0318 	movw	r3, #4120	; 0x1018
 80026be:	440b      	add	r3, r1
 80026c0:	601a      	str	r2, [r3, #0]
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	; 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
 80026ea:	e175      	b.n	80029d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80026ec:	2201      	movs	r2, #1
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	429a      	cmp	r2, r3
 8002706:	f040 8164 	bne.w	80029d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d00b      	beq.n	800272a <HAL_GPIO_Init+0x5e>
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d007      	beq.n	800272a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800271e:	2b11      	cmp	r3, #17
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b12      	cmp	r3, #18
 8002728:	d130      	bne.n	800278c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	2203      	movs	r2, #3
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43db      	mvns	r3, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4013      	ands	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4313      	orrs	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002760:	2201      	movs	r2, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 0201 	and.w	r2, r3, #1
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d003      	beq.n	80027cc <HAL_GPIO_Init+0x100>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b12      	cmp	r3, #18
 80027ca:	d123      	bne.n	8002814 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	08da      	lsrs	r2, r3, #3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3208      	adds	r2, #8
 80027d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	220f      	movs	r2, #15
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	691a      	ldr	r2, [r3, #16]
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	08da      	lsrs	r2, r3, #3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3208      	adds	r2, #8
 800280e:	69b9      	ldr	r1, [r7, #24]
 8002810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0203 	and.w	r2, r3, #3
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80be 	beq.w	80029d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	4b66      	ldr	r3, [pc, #408]	; (80029f0 <HAL_GPIO_Init+0x324>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	4a65      	ldr	r2, [pc, #404]	; (80029f0 <HAL_GPIO_Init+0x324>)
 800285c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002860:	6453      	str	r3, [r2, #68]	; 0x44
 8002862:	4b63      	ldr	r3, [pc, #396]	; (80029f0 <HAL_GPIO_Init+0x324>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800286e:	4a61      	ldr	r2, [pc, #388]	; (80029f4 <HAL_GPIO_Init+0x328>)
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	089b      	lsrs	r3, r3, #2
 8002874:	3302      	adds	r3, #2
 8002876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	220f      	movs	r2, #15
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a58      	ldr	r2, [pc, #352]	; (80029f8 <HAL_GPIO_Init+0x32c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d037      	beq.n	800290a <HAL_GPIO_Init+0x23e>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a57      	ldr	r2, [pc, #348]	; (80029fc <HAL_GPIO_Init+0x330>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d031      	beq.n	8002906 <HAL_GPIO_Init+0x23a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a56      	ldr	r2, [pc, #344]	; (8002a00 <HAL_GPIO_Init+0x334>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d02b      	beq.n	8002902 <HAL_GPIO_Init+0x236>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a55      	ldr	r2, [pc, #340]	; (8002a04 <HAL_GPIO_Init+0x338>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d025      	beq.n	80028fe <HAL_GPIO_Init+0x232>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a54      	ldr	r2, [pc, #336]	; (8002a08 <HAL_GPIO_Init+0x33c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d01f      	beq.n	80028fa <HAL_GPIO_Init+0x22e>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a53      	ldr	r2, [pc, #332]	; (8002a0c <HAL_GPIO_Init+0x340>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d019      	beq.n	80028f6 <HAL_GPIO_Init+0x22a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a52      	ldr	r2, [pc, #328]	; (8002a10 <HAL_GPIO_Init+0x344>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d013      	beq.n	80028f2 <HAL_GPIO_Init+0x226>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a51      	ldr	r2, [pc, #324]	; (8002a14 <HAL_GPIO_Init+0x348>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00d      	beq.n	80028ee <HAL_GPIO_Init+0x222>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a50      	ldr	r2, [pc, #320]	; (8002a18 <HAL_GPIO_Init+0x34c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <HAL_GPIO_Init+0x21e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a4f      	ldr	r2, [pc, #316]	; (8002a1c <HAL_GPIO_Init+0x350>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d101      	bne.n	80028e6 <HAL_GPIO_Init+0x21a>
 80028e2:	2309      	movs	r3, #9
 80028e4:	e012      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028e6:	230a      	movs	r3, #10
 80028e8:	e010      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028ea:	2308      	movs	r3, #8
 80028ec:	e00e      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028ee:	2307      	movs	r3, #7
 80028f0:	e00c      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028f2:	2306      	movs	r3, #6
 80028f4:	e00a      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028f6:	2305      	movs	r3, #5
 80028f8:	e008      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028fa:	2304      	movs	r3, #4
 80028fc:	e006      	b.n	800290c <HAL_GPIO_Init+0x240>
 80028fe:	2303      	movs	r3, #3
 8002900:	e004      	b.n	800290c <HAL_GPIO_Init+0x240>
 8002902:	2302      	movs	r3, #2
 8002904:	e002      	b.n	800290c <HAL_GPIO_Init+0x240>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_GPIO_Init+0x240>
 800290a:	2300      	movs	r3, #0
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	f002 0203 	and.w	r2, r2, #3
 8002912:	0092      	lsls	r2, r2, #2
 8002914:	4093      	lsls	r3, r2
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4313      	orrs	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800291c:	4935      	ldr	r1, [pc, #212]	; (80029f4 <HAL_GPIO_Init+0x328>)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800292a:	4b3d      	ldr	r3, [pc, #244]	; (8002a20 <HAL_GPIO_Init+0x354>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800294e:	4a34      	ldr	r2, [pc, #208]	; (8002a20 <HAL_GPIO_Init+0x354>)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002954:	4b32      	ldr	r3, [pc, #200]	; (8002a20 <HAL_GPIO_Init+0x354>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	43db      	mvns	r3, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4013      	ands	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002978:	4a29      	ldr	r2, [pc, #164]	; (8002a20 <HAL_GPIO_Init+0x354>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800297e:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <HAL_GPIO_Init+0x354>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029a2:	4a1f      	ldr	r2, [pc, #124]	; (8002a20 <HAL_GPIO_Init+0x354>)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029a8:	4b1d      	ldr	r3, [pc, #116]	; (8002a20 <HAL_GPIO_Init+0x354>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029cc:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <HAL_GPIO_Init+0x354>)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3301      	adds	r3, #1
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	2b0f      	cmp	r3, #15
 80029dc:	f67f ae86 	bls.w	80026ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3724      	adds	r7, #36	; 0x24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40013800 	.word	0x40013800
 80029f8:	40020000 	.word	0x40020000
 80029fc:	40020400 	.word	0x40020400
 8002a00:	40020800 	.word	0x40020800
 8002a04:	40020c00 	.word	0x40020c00
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40021400 	.word	0x40021400
 8002a10:	40021800 	.word	0x40021800
 8002a14:	40021c00 	.word	0x40021c00
 8002a18:	40022000 	.word	0x40022000
 8002a1c:	40022400 	.word	0x40022400
 8002a20:	40013c00 	.word	0x40013c00

08002a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	807b      	strh	r3, [r7, #2]
 8002a30:	4613      	mov	r3, r2
 8002a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a34:	787b      	ldrb	r3, [r7, #1]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002a40:	e003      	b.n	8002a4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a42:	887b      	ldrh	r3, [r7, #2]
 8002a44:	041a      	lsls	r2, r3, #16
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	619a      	str	r2, [r3, #24]
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b085      	sub	sp, #20
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a68:	887a      	ldrh	r2, [r7, #2]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	041a      	lsls	r2, r3, #16
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	43d9      	mvns	r1, r3
 8002a74:	887b      	ldrh	r3, [r7, #2]
 8002a76:	400b      	ands	r3, r1
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	619a      	str	r2, [r3, #24]
}
 8002a7e:	bf00      	nop
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
	...

08002a8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07f      	b.n	8002b9e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d106      	bne.n	8002ab8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7fd fede 	bl	8000874 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2224      	movs	r2, #36	; 0x24
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0201 	bic.w	r2, r2, #1
 8002ace:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685a      	ldr	r2, [r3, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002adc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d107      	bne.n	8002b06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	e006      	b.n	8002b14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d104      	bne.n	8002b26 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <HAL_I2C_Init+0x11c>)
 8002b32:	430b      	orrs	r3, r1
 8002b34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691a      	ldr	r2, [r3, #16]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	ea42 0103 	orr.w	r1, r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	021a      	lsls	r2, r3, #8
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69d9      	ldr	r1, [r3, #28]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1a      	ldr	r2, [r3, #32]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	02008000 	.word	0x02008000

08002bac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af02      	add	r7, sp, #8
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	460b      	mov	r3, r1
 8002bba:	817b      	strh	r3, [r7, #10]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	f040 80da 	bne.w	8002d82 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_Master_Transmit+0x30>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e0d3      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be4:	f7fe fadc 	bl	80011a0 <HAL_GetTick>
 8002be8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2319      	movs	r3, #25
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f9e6 	bl	8002fc8 <I2C_WaitOnFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e0be      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2221      	movs	r2, #33	; 0x21
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2210      	movs	r2, #16
 8002c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	893a      	ldrh	r2, [r7, #8]
 8002c26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	2bff      	cmp	r3, #255	; 0xff
 8002c36:	d90e      	bls.n	8002c56 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	22ff      	movs	r2, #255	; 0xff
 8002c3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	8979      	ldrh	r1, [r7, #10]
 8002c46:	4b51      	ldr	r3, [pc, #324]	; (8002d8c <HAL_I2C_Master_Transmit+0x1e0>)
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fb48 	bl	80032e4 <I2C_TransferConfig>
 8002c54:	e06c      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	8979      	ldrh	r1, [r7, #10]
 8002c68:	4b48      	ldr	r3, [pc, #288]	; (8002d8c <HAL_I2C_Master_Transmit+0x1e0>)
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	f000 fb37 	bl	80032e4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002c76:	e05b      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c78:	697a      	ldr	r2, [r7, #20]
 8002c7a:	6a39      	ldr	r1, [r7, #32]
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f9e3 	bl	8003048 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e07b      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	781a      	ldrb	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	1c5a      	adds	r2, r3, #1
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d034      	beq.n	8002d30 <HAL_I2C_Master_Transmit+0x184>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d130      	bne.n	8002d30 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	2180      	movs	r1, #128	; 0x80
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f000 f975 	bl	8002fc8 <I2C_WaitOnFlagUntilTimeout>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e04d      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2bff      	cmp	r3, #255	; 0xff
 8002cf0:	d90e      	bls.n	8002d10 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	22ff      	movs	r2, #255	; 0xff
 8002cf6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	8979      	ldrh	r1, [r7, #10]
 8002d00:	2300      	movs	r3, #0
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 faeb 	bl	80032e4 <I2C_TransferConfig>
 8002d0e:	e00f      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	8979      	ldrh	r1, [r7, #10]
 8002d22:	2300      	movs	r3, #0
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f000 fada 	bl	80032e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d19e      	bne.n	8002c78 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	6a39      	ldr	r1, [r7, #32]
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f9c2 	bl	80030c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e01a      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2220      	movs	r2, #32
 8002d54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6859      	ldr	r1, [r3, #4]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <HAL_I2C_Master_Transmit+0x1e4>)
 8002d62:	400b      	ands	r3, r1
 8002d64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	80002000 	.word	0x80002000
 8002d90:	fe00e800 	.word	0xfe00e800

08002d94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b088      	sub	sp, #32
 8002d98:	af02      	add	r7, sp, #8
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	460b      	mov	r3, r1
 8002da2:	817b      	strh	r3, [r7, #10]
 8002da4:	4613      	mov	r3, r2
 8002da6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	f040 80db 	bne.w	8002f6c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <HAL_I2C_Master_Receive+0x30>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e0d4      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002dcc:	f7fe f9e8 	bl	80011a0 <HAL_GetTick>
 8002dd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	2319      	movs	r3, #25
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f8f2 	bl	8002fc8 <I2C_WaitOnFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e0bf      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2222      	movs	r2, #34	; 0x22
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2210      	movs	r2, #16
 8002dfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	893a      	ldrh	r2, [r7, #8]
 8002e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	2bff      	cmp	r3, #255	; 0xff
 8002e1e:	d90e      	bls.n	8002e3e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	22ff      	movs	r2, #255	; 0xff
 8002e24:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	8979      	ldrh	r1, [r7, #10]
 8002e2e:	4b52      	ldr	r3, [pc, #328]	; (8002f78 <HAL_I2C_Master_Receive+0x1e4>)
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fa54 	bl	80032e4 <I2C_TransferConfig>
 8002e3c:	e06d      	b.n	8002f1a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	8979      	ldrh	r1, [r7, #10]
 8002e50:	4b49      	ldr	r3, [pc, #292]	; (8002f78 <HAL_I2C_Master_Receive+0x1e4>)
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 fa43 	bl	80032e4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002e5e:	e05c      	b.n	8002f1a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	6a39      	ldr	r1, [r7, #32]
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f96b 	bl	8003140 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e07c      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d034      	beq.n	8002f1a <HAL_I2C_Master_Receive+0x186>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d130      	bne.n	8002f1a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2180      	movs	r1, #128	; 0x80
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f880 	bl	8002fc8 <I2C_WaitOnFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e04d      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	2bff      	cmp	r3, #255	; 0xff
 8002eda:	d90e      	bls.n	8002efa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	22ff      	movs	r2, #255	; 0xff
 8002ee0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	8979      	ldrh	r1, [r7, #10]
 8002eea:	2300      	movs	r3, #0
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 f9f6 	bl	80032e4 <I2C_TransferConfig>
 8002ef8:	e00f      	b.n	8002f1a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	8979      	ldrh	r1, [r7, #10]
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f9e5 	bl	80032e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d19d      	bne.n	8002e60 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	6a39      	ldr	r1, [r7, #32]
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f8cd 	bl	80030c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e01a      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6859      	ldr	r1, [r3, #4]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <HAL_I2C_Master_Receive+0x1e8>)
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	80002400 	.word	0x80002400
 8002f7c:	fe00e800 	.word	0xfe00e800

08002f80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d103      	bne.n	8002f9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d007      	beq.n	8002fbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	699a      	ldr	r2, [r3, #24]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	619a      	str	r2, [r3, #24]
  }
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	603b      	str	r3, [r7, #0]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fd8:	e022      	b.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fe0:	d01e      	beq.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe2:	f7fe f8dd 	bl	80011a0 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d302      	bcc.n	8002ff8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d113      	bne.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffc:	f043 0220 	orr.w	r2, r3, #32
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e00f      	b.n	8003040 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	4013      	ands	r3, r2
 800302a:	68ba      	ldr	r2, [r7, #8]
 800302c:	429a      	cmp	r2, r3
 800302e:	bf0c      	ite	eq
 8003030:	2301      	moveq	r3, #1
 8003032:	2300      	movne	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	461a      	mov	r2, r3
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	429a      	cmp	r2, r3
 800303c:	d0cd      	beq.n	8002fda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003054:	e02c      	b.n	80030b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	68b9      	ldr	r1, [r7, #8]
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f8dc 	bl	8003218 <I2C_IsAcknowledgeFailed>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e02a      	b.n	80030c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003070:	d01e      	beq.n	80030b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003072:	f7fe f895 	bl	80011a0 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	429a      	cmp	r2, r3
 8003080:	d302      	bcc.n	8003088 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d113      	bne.n	80030b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308c:	f043 0220 	orr.w	r2, r3, #32
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e007      	b.n	80030c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d1cb      	bne.n	8003056 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030d4:	e028      	b.n	8003128 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 f89c 	bl	8003218 <I2C_IsAcknowledgeFailed>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e026      	b.n	8003138 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ea:	f7fe f859 	bl	80011a0 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d302      	bcc.n	8003100 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d113      	bne.n	8003128 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003104:	f043 0220 	orr.w	r2, r3, #32
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e007      	b.n	8003138 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	f003 0320 	and.w	r3, r3, #32
 8003132:	2b20      	cmp	r3, #32
 8003134:	d1cf      	bne.n	80030d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800314c:	e055      	b.n	80031fa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f860 	bl	8003218 <I2C_IsAcknowledgeFailed>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e053      	b.n	800320a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b20      	cmp	r3, #32
 800316e:	d129      	bne.n	80031c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b04      	cmp	r3, #4
 800317c:	d105      	bne.n	800318a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	e03f      	b.n	800320a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2220      	movs	r2, #32
 8003190:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6859      	ldr	r1, [r3, #4]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	4b1d      	ldr	r3, [pc, #116]	; (8003214 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800319e:	400b      	ands	r3, r1
 80031a0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e022      	b.n	800320a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c4:	f7fd ffec 	bl	80011a0 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d302      	bcc.n	80031da <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10f      	bne.n	80031fa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031de:	f043 0220 	orr.w	r2, r3, #32
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2220      	movs	r2, #32
 80031ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e007      	b.n	800320a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b04      	cmp	r3, #4
 8003206:	d1a2      	bne.n	800314e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	fe00e800 	.word	0xfe00e800

08003218 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b10      	cmp	r3, #16
 8003230:	d151      	bne.n	80032d6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003232:	e022      	b.n	800327a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800323a:	d01e      	beq.n	800327a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800323c:	f7fd ffb0 	bl	80011a0 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	429a      	cmp	r2, r3
 800324a:	d302      	bcc.n	8003252 <I2C_IsAcknowledgeFailed+0x3a>
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d113      	bne.n	800327a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003256:	f043 0220 	orr.w	r2, r3, #32
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e02e      	b.n	80032d8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f003 0320 	and.w	r3, r3, #32
 8003284:	2b20      	cmp	r3, #32
 8003286:	d1d5      	bne.n	8003234 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2210      	movs	r2, #16
 800328e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2220      	movs	r2, #32
 8003296:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f7ff fe71 	bl	8002f80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <I2C_IsAcknowledgeFailed+0xc8>)
 80032aa:	400b      	ands	r3, r1
 80032ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b2:	f043 0204 	orr.w	r2, r3, #4
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e000      	b.n	80032d8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	fe00e800 	.word	0xfe00e800

080032e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	607b      	str	r3, [r7, #4]
 80032ee:	460b      	mov	r3, r1
 80032f0:	817b      	strh	r3, [r7, #10]
 80032f2:	4613      	mov	r3, r2
 80032f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	0d5b      	lsrs	r3, r3, #21
 8003300:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003304:	4b0d      	ldr	r3, [pc, #52]	; (800333c <I2C_TransferConfig+0x58>)
 8003306:	430b      	orrs	r3, r1
 8003308:	43db      	mvns	r3, r3
 800330a:	ea02 0103 	and.w	r1, r2, r3
 800330e:	897b      	ldrh	r3, [r7, #10]
 8003310:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003314:	7a7b      	ldrb	r3, [r7, #9]
 8003316:	041b      	lsls	r3, r3, #16
 8003318:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	431a      	orrs	r2, r3
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	431a      	orrs	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800332e:	bf00      	nop
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	03ff63ff 	.word	0x03ff63ff

08003340 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b20      	cmp	r3, #32
 8003354:	d138      	bne.n	80033c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003360:	2302      	movs	r3, #2
 8003362:	e032      	b.n	80033ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2224      	movs	r2, #36	; 0x24
 8003370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0201 	bic.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003392:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6819      	ldr	r1, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e000      	b.n	80033ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033c8:	2302      	movs	r3, #2
  }
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b085      	sub	sp, #20
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b20      	cmp	r3, #32
 80033ea:	d139      	bne.n	8003460 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e033      	b.n	8003462 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2224      	movs	r2, #36	; 0x24
 8003406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0201 	bic.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003428:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0201 	orr.w	r2, r2, #1
 800344a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2220      	movs	r2, #32
 8003450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	e000      	b.n	8003462 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003460:	2302      	movs	r3, #2
  }
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800346e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003470:	b08f      	sub	sp, #60	; 0x3c
 8003472:	af0a      	add	r7, sp, #40	; 0x28
 8003474:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e116      	b.n	80036ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7fd fdda 	bl	8001054 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2203      	movs	r2, #3
 80034a4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d102      	bne.n	80034ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f002 fa6c 	bl	800599c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	603b      	str	r3, [r7, #0]
 80034ca:	687e      	ldr	r6, [r7, #4]
 80034cc:	466d      	mov	r5, sp
 80034ce:	f106 0410 	add.w	r4, r6, #16
 80034d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034de:	e885 0003 	stmia.w	r5, {r0, r1}
 80034e2:	1d33      	adds	r3, r6, #4
 80034e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034e6:	6838      	ldr	r0, [r7, #0]
 80034e8:	f002 fa00 	bl	80058ec <USB_CoreInit>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2202      	movs	r2, #2
 80034f6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e0d7      	b.n	80036ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f002 fa5a 	bl	80059be <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800350a:	2300      	movs	r3, #0
 800350c:	73fb      	strb	r3, [r7, #15]
 800350e:	e04a      	b.n	80035a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	1a9b      	subs	r3, r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	333d      	adds	r3, #61	; 0x3d
 8003520:	2201      	movs	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	333c      	adds	r3, #60	; 0x3c
 8003534:	7bfa      	ldrb	r2, [r7, #15]
 8003536:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003538:	7bfa      	ldrb	r2, [r7, #15]
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	b298      	uxth	r0, r3
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	3342      	adds	r3, #66	; 0x42
 800354c:	4602      	mov	r2, r0
 800354e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	333f      	adds	r3, #63	; 0x3f
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003564:	7bfa      	ldrb	r2, [r7, #15]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	1a9b      	subs	r3, r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	3344      	adds	r3, #68	; 0x44
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	3348      	adds	r3, #72	; 0x48
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800358c:	7bfa      	ldrb	r2, [r7, #15]
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	4613      	mov	r3, r2
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	1a9b      	subs	r3, r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	3350      	adds	r3, #80	; 0x50
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	3301      	adds	r3, #1
 80035a4:	73fb      	strb	r3, [r7, #15]
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d3af      	bcc.n	8003510 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	73fb      	strb	r3, [r7, #15]
 80035b4:	e044      	b.n	8003640 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80035b6:	7bfa      	ldrb	r2, [r7, #15]
 80035b8:	6879      	ldr	r1, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	440b      	add	r3, r1
 80035c4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80035cc:	7bfa      	ldrb	r2, [r7, #15]
 80035ce:	6879      	ldr	r1, [r7, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80035de:	7bfa      	ldrb	r2, [r7, #15]
 80035e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80035e2:	7bfa      	ldrb	r2, [r7, #15]
 80035e4:	6879      	ldr	r1, [r7, #4]
 80035e6:	4613      	mov	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	1a9b      	subs	r3, r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	440b      	add	r3, r1
 80035f0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035f8:	7bfa      	ldrb	r2, [r7, #15]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800360e:	7bfa      	ldrb	r2, [r7, #15]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003624:	7bfa      	ldrb	r2, [r7, #15]
 8003626:	6879      	ldr	r1, [r7, #4]
 8003628:	4613      	mov	r3, r2
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800363a:	7bfb      	ldrb	r3, [r7, #15]
 800363c:	3301      	adds	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	429a      	cmp	r2, r3
 8003648:	d3b5      	bcc.n	80035b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	687e      	ldr	r6, [r7, #4]
 8003652:	466d      	mov	r5, sp
 8003654:	f106 0410 	add.w	r4, r6, #16
 8003658:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800365a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800365c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800365e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003660:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003664:	e885 0003 	stmia.w	r5, {r0, r1}
 8003668:	1d33      	adds	r3, r6, #4
 800366a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800366c:	6838      	ldr	r0, [r7, #0]
 800366e:	f002 f9d1 	bl	8005a14 <USB_DevInit>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2202      	movs	r2, #2
 800367c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e014      	b.n	80036ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	2b01      	cmp	r3, #1
 800369a:	d102      	bne.n	80036a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f80b 	bl	80036b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f002 fb83 	bl	8005db2 <USB_DevDisconnect>

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080036b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80036e6:	4b05      	ldr	r3, [pc, #20]	; (80036fc <HAL_PCDEx_ActivateLPM+0x44>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	10000003 	.word	0x10000003

08003700 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003704:	4b05      	ldr	r3, [pc, #20]	; (800371c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a04      	ldr	r2, [pc, #16]	; (800371c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800370a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800370e:	6013      	str	r3, [r2, #0]
}
 8003710:	bf00      	nop
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40007000 	.word	0x40007000

08003720 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800372a:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	4a22      	ldr	r2, [pc, #136]	; (80037b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003734:	6413      	str	r3, [r2, #64]	; 0x40
 8003736:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003742:	4b1e      	ldr	r3, [pc, #120]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1d      	ldr	r2, [pc, #116]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800374c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800374e:	f7fd fd27 	bl	80011a0 <HAL_GetTick>
 8003752:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003754:	e009      	b.n	800376a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003756:	f7fd fd23 	bl	80011a0 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003764:	d901      	bls.n	800376a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e022      	b.n	80037b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800376a:	4b14      	ldr	r3, [pc, #80]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003772:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003776:	d1ee      	bne.n	8003756 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003778:	4b10      	ldr	r3, [pc, #64]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a0f      	ldr	r2, [pc, #60]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800377e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003782:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003784:	f7fd fd0c 	bl	80011a0 <HAL_GetTick>
 8003788:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800378a:	e009      	b.n	80037a0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800378c:	f7fd fd08 	bl	80011a0 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800379a:	d901      	bls.n	80037a0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e007      	b.n	80037b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037a0:	4b06      	ldr	r3, [pc, #24]	; (80037bc <HAL_PWREx_EnableOverDrive+0x9c>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037ac:	d1ee      	bne.n	800378c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40007000 	.word	0x40007000

080037c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80037c8:	2300      	movs	r3, #0
 80037ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e29b      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 8087 	beq.w	80038f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037e4:	4b96      	ldr	r3, [pc, #600]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d00c      	beq.n	800380a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037f0:	4b93      	ldr	r3, [pc, #588]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f003 030c 	and.w	r3, r3, #12
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d112      	bne.n	8003822 <HAL_RCC_OscConfig+0x62>
 80037fc:	4b90      	ldr	r3, [pc, #576]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003804:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003808:	d10b      	bne.n	8003822 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380a:	4b8d      	ldr	r3, [pc, #564]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d06c      	beq.n	80038f0 <HAL_RCC_OscConfig+0x130>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d168      	bne.n	80038f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e275      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800382a:	d106      	bne.n	800383a <HAL_RCC_OscConfig+0x7a>
 800382c:	4b84      	ldr	r3, [pc, #528]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a83      	ldr	r2, [pc, #524]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	e02e      	b.n	8003898 <HAL_RCC_OscConfig+0xd8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10c      	bne.n	800385c <HAL_RCC_OscConfig+0x9c>
 8003842:	4b7f      	ldr	r3, [pc, #508]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a7e      	ldr	r2, [pc, #504]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	4b7c      	ldr	r3, [pc, #496]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a7b      	ldr	r2, [pc, #492]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	e01d      	b.n	8003898 <HAL_RCC_OscConfig+0xd8>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003864:	d10c      	bne.n	8003880 <HAL_RCC_OscConfig+0xc0>
 8003866:	4b76      	ldr	r3, [pc, #472]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a75      	ldr	r2, [pc, #468]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800386c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4b73      	ldr	r3, [pc, #460]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a72      	ldr	r2, [pc, #456]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	e00b      	b.n	8003898 <HAL_RCC_OscConfig+0xd8>
 8003880:	4b6f      	ldr	r3, [pc, #444]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a6e      	ldr	r2, [pc, #440]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	4b6c      	ldr	r3, [pc, #432]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a6b      	ldr	r2, [pc, #428]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d013      	beq.n	80038c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a0:	f7fd fc7e 	bl	80011a0 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fd fc7a 	bl	80011a0 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b64      	cmp	r3, #100	; 0x64
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e229      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ba:	4b61      	ldr	r3, [pc, #388]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0xe8>
 80038c6:	e014      	b.n	80038f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c8:	f7fd fc6a 	bl	80011a0 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d0:	f7fd fc66 	bl	80011a0 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b64      	cmp	r3, #100	; 0x64
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e215      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e2:	4b57      	ldr	r3, [pc, #348]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x110>
 80038ee:	e000      	b.n	80038f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d069      	beq.n	80039d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038fe:	4b50      	ldr	r3, [pc, #320]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800390a:	4b4d      	ldr	r3, [pc, #308]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
 8003912:	2b08      	cmp	r3, #8
 8003914:	d11c      	bne.n	8003950 <HAL_RCC_OscConfig+0x190>
 8003916:	4b4a      	ldr	r3, [pc, #296]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d116      	bne.n	8003950 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003922:	4b47      	ldr	r3, [pc, #284]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_RCC_OscConfig+0x17a>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d001      	beq.n	800393a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e1e9      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393a:	4b41      	ldr	r3, [pc, #260]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	493d      	ldr	r1, [pc, #244]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	e040      	b.n	80039d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d023      	beq.n	80039a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003958:	4b39      	ldr	r3, [pc, #228]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a38      	ldr	r2, [pc, #224]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800395e:	f043 0301 	orr.w	r3, r3, #1
 8003962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003964:	f7fd fc1c 	bl	80011a0 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396c:	f7fd fc18 	bl	80011a0 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e1c7      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800397e:	4b30      	ldr	r3, [pc, #192]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398a:	4b2d      	ldr	r3, [pc, #180]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	4929      	ldr	r1, [pc, #164]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 800399a:	4313      	orrs	r3, r2
 800399c:	600b      	str	r3, [r1, #0]
 800399e:	e018      	b.n	80039d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a0:	4b27      	ldr	r3, [pc, #156]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a26      	ldr	r2, [pc, #152]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80039a6:	f023 0301 	bic.w	r3, r3, #1
 80039aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ac:	f7fd fbf8 	bl	80011a0 <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039b2:	e008      	b.n	80039c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b4:	f7fd fbf4 	bl	80011a0 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e1a3      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039c6:	4b1e      	ldr	r3, [pc, #120]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1f0      	bne.n	80039b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d038      	beq.n	8003a50 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d019      	beq.n	8003a1a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e6:	4b16      	ldr	r3, [pc, #88]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80039e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ea:	4a15      	ldr	r2, [pc, #84]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f2:	f7fd fbd5 	bl	80011a0 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fa:	f7fd fbd1 	bl	80011a0 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e180      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0f0      	beq.n	80039fa <HAL_RCC_OscConfig+0x23a>
 8003a18:	e01a      	b.n	8003a50 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a1a:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a1e:	4a08      	ldr	r2, [pc, #32]	; (8003a40 <HAL_RCC_OscConfig+0x280>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a26:	f7fd fbbb 	bl	80011a0 <HAL_GetTick>
 8003a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a2c:	e00a      	b.n	8003a44 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2e:	f7fd fbb7 	bl	80011a0 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d903      	bls.n	8003a44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e166      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
 8003a40:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a44:	4b92      	ldr	r3, [pc, #584]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1ee      	bne.n	8003a2e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80a4 	beq.w	8003ba6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a5e:	4b8c      	ldr	r3, [pc, #560]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10d      	bne.n	8003a86 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6a:	4b89      	ldr	r3, [pc, #548]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	4a88      	ldr	r2, [pc, #544]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a74:	6413      	str	r3, [r2, #64]	; 0x40
 8003a76:	4b86      	ldr	r3, [pc, #536]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7e:	60bb      	str	r3, [r7, #8]
 8003a80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a82:	2301      	movs	r3, #1
 8003a84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a86:	4b83      	ldr	r3, [pc, #524]	; (8003c94 <HAL_RCC_OscConfig+0x4d4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d118      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a92:	4b80      	ldr	r3, [pc, #512]	; (8003c94 <HAL_RCC_OscConfig+0x4d4>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a7f      	ldr	r2, [pc, #508]	; (8003c94 <HAL_RCC_OscConfig+0x4d4>)
 8003a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a9e:	f7fd fb7f 	bl	80011a0 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa6:	f7fd fb7b 	bl	80011a0 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b64      	cmp	r3, #100	; 0x64
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e12a      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab8:	4b76      	ldr	r3, [pc, #472]	; (8003c94 <HAL_RCC_OscConfig+0x4d4>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f0      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d106      	bne.n	8003ada <HAL_RCC_OscConfig+0x31a>
 8003acc:	4b70      	ldr	r3, [pc, #448]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad0:	4a6f      	ldr	r2, [pc, #444]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003ad2:	f043 0301 	orr.w	r3, r3, #1
 8003ad6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ad8:	e02d      	b.n	8003b36 <HAL_RCC_OscConfig+0x376>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10c      	bne.n	8003afc <HAL_RCC_OscConfig+0x33c>
 8003ae2:	4b6b      	ldr	r3, [pc, #428]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae6:	4a6a      	ldr	r2, [pc, #424]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003ae8:	f023 0301 	bic.w	r3, r3, #1
 8003aec:	6713      	str	r3, [r2, #112]	; 0x70
 8003aee:	4b68      	ldr	r3, [pc, #416]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af2:	4a67      	ldr	r2, [pc, #412]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003af4:	f023 0304 	bic.w	r3, r3, #4
 8003af8:	6713      	str	r3, [r2, #112]	; 0x70
 8003afa:	e01c      	b.n	8003b36 <HAL_RCC_OscConfig+0x376>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	d10c      	bne.n	8003b1e <HAL_RCC_OscConfig+0x35e>
 8003b04:	4b62      	ldr	r3, [pc, #392]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b08:	4a61      	ldr	r2, [pc, #388]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b0a:	f043 0304 	orr.w	r3, r3, #4
 8003b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b10:	4b5f      	ldr	r3, [pc, #380]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b14:	4a5e      	ldr	r2, [pc, #376]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b1c:	e00b      	b.n	8003b36 <HAL_RCC_OscConfig+0x376>
 8003b1e:	4b5c      	ldr	r3, [pc, #368]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b22:	4a5b      	ldr	r2, [pc, #364]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b24:	f023 0301 	bic.w	r3, r3, #1
 8003b28:	6713      	str	r3, [r2, #112]	; 0x70
 8003b2a:	4b59      	ldr	r3, [pc, #356]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2e:	4a58      	ldr	r2, [pc, #352]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d015      	beq.n	8003b6a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b3e:	f7fd fb2f 	bl	80011a0 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b44:	e00a      	b.n	8003b5c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b46:	f7fd fb2b 	bl	80011a0 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0d8      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5c:	4b4c      	ldr	r3, [pc, #304]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0ee      	beq.n	8003b46 <HAL_RCC_OscConfig+0x386>
 8003b68:	e014      	b.n	8003b94 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6a:	f7fd fb19 	bl	80011a0 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b72:	f7fd fb15 	bl	80011a0 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e0c2      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b88:	4b41      	ldr	r3, [pc, #260]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ee      	bne.n	8003b72 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b94:	7dfb      	ldrb	r3, [r7, #23]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d105      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9a:	4b3d      	ldr	r3, [pc, #244]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	4a3c      	ldr	r2, [pc, #240]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80ae 	beq.w	8003d0c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb0:	4b37      	ldr	r3, [pc, #220]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d06d      	beq.n	8003c98 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d14b      	bne.n	8003c5c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc4:	4b32      	ldr	r3, [pc, #200]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a31      	ldr	r2, [pc, #196]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003bca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd0:	f7fd fae6 	bl	80011a0 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fd fae2 	bl	80011a0 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e091      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bea:	4b29      	ldr	r3, [pc, #164]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69da      	ldr	r2, [r3, #28]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0c:	085b      	lsrs	r3, r3, #1
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	041b      	lsls	r3, r3, #16
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	061b      	lsls	r3, r3, #24
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c20:	071b      	lsls	r3, r3, #28
 8003c22:	491b      	ldr	r1, [pc, #108]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c28:	4b19      	ldr	r3, [pc, #100]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a18      	ldr	r2, [pc, #96]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c34:	f7fd fab4 	bl	80011a0 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c3c:	f7fd fab0 	bl	80011a0 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e05f      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c4e:	4b10      	ldr	r3, [pc, #64]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x47c>
 8003c5a:	e057      	b.n	8003d0c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a0b      	ldr	r2, [pc, #44]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c68:	f7fd fa9a 	bl	80011a0 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c70:	f7fd fa96 	bl	80011a0 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e045      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c82:	4b03      	ldr	r3, [pc, #12]	; (8003c90 <HAL_RCC_OscConfig+0x4d0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1f0      	bne.n	8003c70 <HAL_RCC_OscConfig+0x4b0>
 8003c8e:	e03d      	b.n	8003d0c <HAL_RCC_OscConfig+0x54c>
 8003c90:	40023800 	.word	0x40023800
 8003c94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c98:	4b1f      	ldr	r3, [pc, #124]	; (8003d18 <HAL_RCC_OscConfig+0x558>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d030      	beq.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d129      	bne.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d122      	bne.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cc8:	4013      	ands	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d119      	bne.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cde:	085b      	lsrs	r3, r3, #1
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d10f      	bne.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d107      	bne.n	8003d08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d001      	beq.n	8003d0c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e000      	b.n	8003d0e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3718      	adds	r7, #24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40023800 	.word	0x40023800

08003d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0d0      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d34:	4b6a      	ldr	r3, [pc, #424]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d910      	bls.n	8003d64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d42:	4b67      	ldr	r3, [pc, #412]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f023 020f 	bic.w	r2, r3, #15
 8003d4a:	4965      	ldr	r1, [pc, #404]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d52:	4b63      	ldr	r3, [pc, #396]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d001      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e0b8      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d020      	beq.n	8003db2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d005      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d7c:	4b59      	ldr	r3, [pc, #356]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	4a58      	ldr	r2, [pc, #352]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0308 	and.w	r3, r3, #8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d005      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d94:	4b53      	ldr	r3, [pc, #332]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	4a52      	ldr	r2, [pc, #328]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003da0:	4b50      	ldr	r3, [pc, #320]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	494d      	ldr	r1, [pc, #308]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d040      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d107      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc6:	4b47      	ldr	r3, [pc, #284]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d115      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e07f      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d107      	bne.n	8003dee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dde:	4b41      	ldr	r3, [pc, #260]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e073      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dee:	4b3d      	ldr	r3, [pc, #244]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e06b      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dfe:	4b39      	ldr	r3, [pc, #228]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f023 0203 	bic.w	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	4936      	ldr	r1, [pc, #216]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e10:	f7fd f9c6 	bl	80011a0 <HAL_GetTick>
 8003e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e18:	f7fd f9c2 	bl	80011a0 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e053      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 020c 	and.w	r2, r3, #12
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d1eb      	bne.n	8003e18 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e40:	4b27      	ldr	r3, [pc, #156]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 030f 	and.w	r3, r3, #15
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d210      	bcs.n	8003e70 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b24      	ldr	r3, [pc, #144]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f023 020f 	bic.w	r2, r3, #15
 8003e56:	4922      	ldr	r1, [pc, #136]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5e:	4b20      	ldr	r3, [pc, #128]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 030f 	and.w	r3, r3, #15
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d001      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e032      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d008      	beq.n	8003e8e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e7c:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	4916      	ldr	r1, [pc, #88]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d009      	beq.n	8003eae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e9a:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	490e      	ldr	r1, [pc, #56]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eae:	f000 f821 	bl	8003ef4 <HAL_RCC_GetSysClockFreq>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	091b      	lsrs	r3, r3, #4
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	490a      	ldr	r1, [pc, #40]	; (8003ee8 <HAL_RCC_ClockConfig+0x1cc>)
 8003ec0:	5ccb      	ldrb	r3, [r1, r3]
 8003ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ec6:	4a09      	ldr	r2, [pc, #36]	; (8003eec <HAL_RCC_ClockConfig+0x1d0>)
 8003ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003eca:	4b09      	ldr	r3, [pc, #36]	; (8003ef0 <HAL_RCC_ClockConfig+0x1d4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fc fec2 	bl	8000c58 <HAL_InitTick>

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40023c00 	.word	0x40023c00
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	0801c660 	.word	0x0801c660
 8003eec:	20000000 	.word	0x20000000
 8003ef0:	20000004 	.word	0x20000004

08003ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ef4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003efc:	2300      	movs	r3, #0
 8003efe:	607b      	str	r3, [r7, #4]
 8003f00:	2300      	movs	r3, #0
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	2300      	movs	r3, #0
 8003f06:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f0c:	4b67      	ldr	r3, [pc, #412]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 030c 	and.w	r3, r3, #12
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d00d      	beq.n	8003f34 <HAL_RCC_GetSysClockFreq+0x40>
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	f200 80bd 	bhi.w	8004098 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_RCC_GetSysClockFreq+0x34>
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	d003      	beq.n	8003f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f26:	e0b7      	b.n	8004098 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f28:	4b61      	ldr	r3, [pc, #388]	; (80040b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003f2a:	60bb      	str	r3, [r7, #8]
      break;
 8003f2c:	e0b7      	b.n	800409e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f2e:	4b61      	ldr	r3, [pc, #388]	; (80040b4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003f30:	60bb      	str	r3, [r7, #8]
      break;
 8003f32:	e0b4      	b.n	800409e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f34:	4b5d      	ldr	r3, [pc, #372]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f3c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003f3e:	4b5b      	ldr	r3, [pc, #364]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d04d      	beq.n	8003fe6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f4a:	4b58      	ldr	r3, [pc, #352]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	099b      	lsrs	r3, r3, #6
 8003f50:	461a      	mov	r2, r3
 8003f52:	f04f 0300 	mov.w	r3, #0
 8003f56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f5a:	f04f 0100 	mov.w	r1, #0
 8003f5e:	ea02 0800 	and.w	r8, r2, r0
 8003f62:	ea03 0901 	and.w	r9, r3, r1
 8003f66:	4640      	mov	r0, r8
 8003f68:	4649      	mov	r1, r9
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	f04f 0300 	mov.w	r3, #0
 8003f72:	014b      	lsls	r3, r1, #5
 8003f74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f78:	0142      	lsls	r2, r0, #5
 8003f7a:	4610      	mov	r0, r2
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	ebb0 0008 	subs.w	r0, r0, r8
 8003f82:	eb61 0109 	sbc.w	r1, r1, r9
 8003f86:	f04f 0200 	mov.w	r2, #0
 8003f8a:	f04f 0300 	mov.w	r3, #0
 8003f8e:	018b      	lsls	r3, r1, #6
 8003f90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f94:	0182      	lsls	r2, r0, #6
 8003f96:	1a12      	subs	r2, r2, r0
 8003f98:	eb63 0301 	sbc.w	r3, r3, r1
 8003f9c:	f04f 0000 	mov.w	r0, #0
 8003fa0:	f04f 0100 	mov.w	r1, #0
 8003fa4:	00d9      	lsls	r1, r3, #3
 8003fa6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003faa:	00d0      	lsls	r0, r2, #3
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	eb12 0208 	adds.w	r2, r2, r8
 8003fb4:	eb43 0309 	adc.w	r3, r3, r9
 8003fb8:	f04f 0000 	mov.w	r0, #0
 8003fbc:	f04f 0100 	mov.w	r1, #0
 8003fc0:	0259      	lsls	r1, r3, #9
 8003fc2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003fc6:	0250      	lsls	r0, r2, #9
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4610      	mov	r0, r2
 8003fce:	4619      	mov	r1, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	f7fc f98a 	bl	80002f0 <__aeabi_uldivmod>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	e04a      	b.n	800407c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe6:	4b31      	ldr	r3, [pc, #196]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	099b      	lsrs	r3, r3, #6
 8003fec:	461a      	mov	r2, r3
 8003fee:	f04f 0300 	mov.w	r3, #0
 8003ff2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003ff6:	f04f 0100 	mov.w	r1, #0
 8003ffa:	ea02 0400 	and.w	r4, r2, r0
 8003ffe:	ea03 0501 	and.w	r5, r3, r1
 8004002:	4620      	mov	r0, r4
 8004004:	4629      	mov	r1, r5
 8004006:	f04f 0200 	mov.w	r2, #0
 800400a:	f04f 0300 	mov.w	r3, #0
 800400e:	014b      	lsls	r3, r1, #5
 8004010:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004014:	0142      	lsls	r2, r0, #5
 8004016:	4610      	mov	r0, r2
 8004018:	4619      	mov	r1, r3
 800401a:	1b00      	subs	r0, r0, r4
 800401c:	eb61 0105 	sbc.w	r1, r1, r5
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	018b      	lsls	r3, r1, #6
 800402a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800402e:	0182      	lsls	r2, r0, #6
 8004030:	1a12      	subs	r2, r2, r0
 8004032:	eb63 0301 	sbc.w	r3, r3, r1
 8004036:	f04f 0000 	mov.w	r0, #0
 800403a:	f04f 0100 	mov.w	r1, #0
 800403e:	00d9      	lsls	r1, r3, #3
 8004040:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004044:	00d0      	lsls	r0, r2, #3
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	1912      	adds	r2, r2, r4
 800404c:	eb45 0303 	adc.w	r3, r5, r3
 8004050:	f04f 0000 	mov.w	r0, #0
 8004054:	f04f 0100 	mov.w	r1, #0
 8004058:	0299      	lsls	r1, r3, #10
 800405a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800405e:	0290      	lsls	r0, r2, #10
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4610      	mov	r0, r2
 8004066:	4619      	mov	r1, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	461a      	mov	r2, r3
 800406c:	f04f 0300 	mov.w	r3, #0
 8004070:	f7fc f93e 	bl	80002f0 <__aeabi_uldivmod>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4613      	mov	r3, r2
 800407a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800407c:	4b0b      	ldr	r3, [pc, #44]	; (80040ac <HAL_RCC_GetSysClockFreq+0x1b8>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	0c1b      	lsrs	r3, r3, #16
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	3301      	adds	r3, #1
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	fbb2 f3f3 	udiv	r3, r2, r3
 8004094:	60bb      	str	r3, [r7, #8]
      break;
 8004096:	e002      	b.n	800409e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004098:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800409a:	60bb      	str	r3, [r7, #8]
      break;
 800409c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800409e:	68bb      	ldr	r3, [r7, #8]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80040aa:	bf00      	nop
 80040ac:	40023800 	.word	0x40023800
 80040b0:	00f42400 	.word	0x00f42400
 80040b4:	007a1200 	.word	0x007a1200

080040b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040bc:	4b03      	ldr	r3, [pc, #12]	; (80040cc <HAL_RCC_GetHCLKFreq+0x14>)
 80040be:	681b      	ldr	r3, [r3, #0]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000000 	.word	0x20000000

080040d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040d4:	f7ff fff0 	bl	80040b8 <HAL_RCC_GetHCLKFreq>
 80040d8:	4602      	mov	r2, r0
 80040da:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	0a9b      	lsrs	r3, r3, #10
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	4903      	ldr	r1, [pc, #12]	; (80040f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040e6:	5ccb      	ldrb	r3, [r1, r3]
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40023800 	.word	0x40023800
 80040f4:	0801c670 	.word	0x0801c670

080040f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040fc:	f7ff ffdc 	bl	80040b8 <HAL_RCC_GetHCLKFreq>
 8004100:	4602      	mov	r2, r0
 8004102:	4b05      	ldr	r3, [pc, #20]	; (8004118 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	0b5b      	lsrs	r3, r3, #13
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	4903      	ldr	r1, [pc, #12]	; (800411c <HAL_RCC_GetPCLK2Freq+0x24>)
 800410e:	5ccb      	ldrb	r3, [r1, r3]
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004114:	4618      	mov	r0, r3
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40023800 	.word	0x40023800
 800411c:	0801c670 	.word	0x0801c670

08004120 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	220f      	movs	r2, #15
 800412e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004130:	4b12      	ldr	r3, [pc, #72]	; (800417c <HAL_RCC_GetClockConfig+0x5c>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 0203 	and.w	r2, r3, #3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800413c:	4b0f      	ldr	r3, [pc, #60]	; (800417c <HAL_RCC_GetClockConfig+0x5c>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004148:	4b0c      	ldr	r3, [pc, #48]	; (800417c <HAL_RCC_GetClockConfig+0x5c>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004154:	4b09      	ldr	r3, [pc, #36]	; (800417c <HAL_RCC_GetClockConfig+0x5c>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	08db      	lsrs	r3, r3, #3
 800415a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004162:	4b07      	ldr	r3, [pc, #28]	; (8004180 <HAL_RCC_GetClockConfig+0x60>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 020f 	and.w	r2, r3, #15
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	601a      	str	r2, [r3, #0]
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40023800 	.word	0x40023800
 8004180:	40023c00 	.word	0x40023c00

08004184 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004190:	2300      	movs	r3, #0
 8004192:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004198:	2300      	movs	r3, #0
 800419a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d012      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041ac:	4b69      	ldr	r3, [pc, #420]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4a68      	ldr	r2, [pc, #416]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80041b6:	6093      	str	r3, [r2, #8]
 80041b8:	4b66      	ldr	r3, [pc, #408]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c0:	4964      	ldr	r1, [pc, #400]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80041ce:	2301      	movs	r3, #1
 80041d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d017      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041de:	4b5d      	ldr	r3, [pc, #372]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ec:	4959      	ldr	r1, [pc, #356]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041fc:	d101      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80041fe:	2301      	movs	r3, #1
 8004200:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800420a:	2301      	movs	r3, #1
 800420c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d017      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800421a:	4b4e      	ldr	r3, [pc, #312]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004220:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	494a      	ldr	r1, [pc, #296]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422a:	4313      	orrs	r3, r2
 800422c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004234:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004238:	d101      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800423a:	2301      	movs	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004246:	2301      	movs	r3, #1
 8004248:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004256:	2301      	movs	r3, #1
 8004258:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0320 	and.w	r3, r3, #32
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 808b 	beq.w	800437e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004268:	4b3a      	ldr	r3, [pc, #232]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	4a39      	ldr	r2, [pc, #228]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004272:	6413      	str	r3, [r2, #64]	; 0x40
 8004274:	4b37      	ldr	r3, [pc, #220]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427c:	60bb      	str	r3, [r7, #8]
 800427e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004280:	4b35      	ldr	r3, [pc, #212]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a34      	ldr	r2, [pc, #208]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800428a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800428c:	f7fc ff88 	bl	80011a0 <HAL_GetTick>
 8004290:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004292:	e008      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004294:	f7fc ff84 	bl	80011a0 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	; 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e38f      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042a6:	4b2c      	ldr	r3, [pc, #176]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042b2:	4b28      	ldr	r3, [pc, #160]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d035      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d02e      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042d0:	4b20      	ldr	r3, [pc, #128]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042da:	4b1e      	ldr	r3, [pc, #120]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042de:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042e6:	4b1b      	ldr	r3, [pc, #108]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ea:	4a1a      	ldr	r2, [pc, #104]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80042f2:	4a18      	ldr	r2, [pc, #96]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80042f8:	4b16      	ldr	r3, [pc, #88]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b01      	cmp	r3, #1
 8004302:	d114      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004304:	f7fc ff4c 	bl	80011a0 <HAL_GetTick>
 8004308:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430a:	e00a      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800430c:	f7fc ff48 	bl	80011a0 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	f241 3288 	movw	r2, #5000	; 0x1388
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e351      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004322:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0ee      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004336:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800433a:	d111      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800433c:	4b05      	ldr	r3, [pc, #20]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004348:	4b04      	ldr	r3, [pc, #16]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800434a:	400b      	ands	r3, r1
 800434c:	4901      	ldr	r1, [pc, #4]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434e:	4313      	orrs	r3, r2
 8004350:	608b      	str	r3, [r1, #8]
 8004352:	e00b      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004354:	40023800 	.word	0x40023800
 8004358:	40007000 	.word	0x40007000
 800435c:	0ffffcff 	.word	0x0ffffcff
 8004360:	4bb3      	ldr	r3, [pc, #716]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	4ab2      	ldr	r2, [pc, #712]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004366:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800436a:	6093      	str	r3, [r2, #8]
 800436c:	4bb0      	ldr	r3, [pc, #704]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800436e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004378:	49ad      	ldr	r1, [pc, #692]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800437a:	4313      	orrs	r3, r2
 800437c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0310 	and.w	r3, r3, #16
 8004386:	2b00      	cmp	r3, #0
 8004388:	d010      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800438a:	4ba9      	ldr	r3, [pc, #676]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800438c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004390:	4aa7      	ldr	r2, [pc, #668]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004396:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800439a:	4ba5      	ldr	r3, [pc, #660]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800439c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a4:	49a2      	ldr	r1, [pc, #648]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00a      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043b8:	4b9d      	ldr	r3, [pc, #628]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043c6:	499a      	ldr	r1, [pc, #616]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00a      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043da:	4b95      	ldr	r3, [pc, #596]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043e8:	4991      	ldr	r1, [pc, #580]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00a      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043fc:	4b8c      	ldr	r3, [pc, #560]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004402:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800440a:	4989      	ldr	r1, [pc, #548]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800440c:	4313      	orrs	r3, r2
 800440e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00a      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800441e:	4b84      	ldr	r3, [pc, #528]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004424:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442c:	4980      	ldr	r1, [pc, #512]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800442e:	4313      	orrs	r3, r2
 8004430:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443c:	2b00      	cmp	r3, #0
 800443e:	d00a      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004440:	4b7b      	ldr	r3, [pc, #492]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004446:	f023 0203 	bic.w	r2, r3, #3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800444e:	4978      	ldr	r1, [pc, #480]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004450:	4313      	orrs	r3, r2
 8004452:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00a      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004462:	4b73      	ldr	r3, [pc, #460]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004468:	f023 020c 	bic.w	r2, r3, #12
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004470:	496f      	ldr	r1, [pc, #444]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004472:	4313      	orrs	r3, r2
 8004474:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00a      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004484:	4b6a      	ldr	r3, [pc, #424]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800448a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004492:	4967      	ldr	r1, [pc, #412]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004494:	4313      	orrs	r3, r2
 8004496:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00a      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044a6:	4b62      	ldr	r3, [pc, #392]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044b4:	495e      	ldr	r1, [pc, #376]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d00a      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044c8:	4b59      	ldr	r3, [pc, #356]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	4956      	ldr	r1, [pc, #344]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00a      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80044ea:	4b51      	ldr	r3, [pc, #324]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f8:	494d      	ldr	r1, [pc, #308]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00a      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800450c:	4b48      	ldr	r3, [pc, #288]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800450e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004512:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451a:	4945      	ldr	r1, [pc, #276]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800452e:	4b40      	ldr	r3, [pc, #256]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004534:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800453c:	493c      	ldr	r1, [pc, #240]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004550:	4b37      	ldr	r3, [pc, #220]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004556:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800455e:	4934      	ldr	r1, [pc, #208]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d011      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004572:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004578:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004580:	492b      	ldr	r1, [pc, #172]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800458c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004590:	d101      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004592:	2301      	movs	r3, #1
 8004594:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80045a2:	2301      	movs	r3, #1
 80045a4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00a      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045b2:	4b1f      	ldr	r3, [pc, #124]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045c0:	491b      	ldr	r1, [pc, #108]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00b      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045d4:	4b16      	ldr	r3, [pc, #88]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045e4:	4912      	ldr	r1, [pc, #72]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00b      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80045f8:	4b0d      	ldr	r3, [pc, #52]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004608:	4909      	ldr	r1, [pc, #36]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00f      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800461c:	4b04      	ldr	r3, [pc, #16]	; (8004630 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800461e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004622:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462c:	e002      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800462e:	bf00      	nop
 8004630:	40023800 	.word	0x40023800
 8004634:	4986      	ldr	r1, [pc, #536]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00b      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004648:	4b81      	ldr	r3, [pc, #516]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800464a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800464e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004658:	497d      	ldr	r1, [pc, #500]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d006      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 80d6 	beq.w	8004820 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004674:	4b76      	ldr	r3, [pc, #472]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a75      	ldr	r2, [pc, #468]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800467a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800467e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004680:	f7fc fd8e 	bl	80011a0 <HAL_GetTick>
 8004684:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004686:	e008      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004688:	f7fc fd8a 	bl	80011a0 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b64      	cmp	r3, #100	; 0x64
 8004694:	d901      	bls.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e195      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800469a:	4b6d      	ldr	r3, [pc, #436]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1f0      	bne.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d021      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d11d      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80046ba:	4b65      	ldr	r3, [pc, #404]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046c0:	0c1b      	lsrs	r3, r3, #16
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80046c8:	4b61      	ldr	r3, [pc, #388]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ce:	0e1b      	lsrs	r3, r3, #24
 80046d0:	f003 030f 	and.w	r3, r3, #15
 80046d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	019a      	lsls	r2, r3, #6
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	041b      	lsls	r3, r3, #16
 80046e0:	431a      	orrs	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	061b      	lsls	r3, r3, #24
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	071b      	lsls	r3, r3, #28
 80046ee:	4958      	ldr	r1, [pc, #352]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d004      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004706:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800470a:	d00a      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004714:	2b00      	cmp	r3, #0
 8004716:	d02e      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004720:	d129      	bne.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004722:	4b4b      	ldr	r3, [pc, #300]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004724:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004728:	0c1b      	lsrs	r3, r3, #16
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004730:	4b47      	ldr	r3, [pc, #284]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004732:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004736:	0f1b      	lsrs	r3, r3, #28
 8004738:	f003 0307 	and.w	r3, r3, #7
 800473c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	019a      	lsls	r2, r3, #6
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	041b      	lsls	r3, r3, #16
 8004748:	431a      	orrs	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	061b      	lsls	r3, r3, #24
 8004750:	431a      	orrs	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	071b      	lsls	r3, r3, #28
 8004756:	493e      	ldr	r1, [pc, #248]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800475e:	4b3c      	ldr	r3, [pc, #240]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004760:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004764:	f023 021f 	bic.w	r2, r3, #31
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476c:	3b01      	subs	r3, #1
 800476e:	4938      	ldr	r1, [pc, #224]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d01d      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004782:	4b33      	ldr	r3, [pc, #204]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004788:	0e1b      	lsrs	r3, r3, #24
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004790:	4b2f      	ldr	r3, [pc, #188]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004792:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004796:	0f1b      	lsrs	r3, r3, #28
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	019a      	lsls	r2, r3, #6
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	041b      	lsls	r3, r3, #16
 80047aa:	431a      	orrs	r2, r3
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	061b      	lsls	r3, r3, #24
 80047b0:	431a      	orrs	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	071b      	lsls	r3, r3, #28
 80047b6:	4926      	ldr	r1, [pc, #152]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d011      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	019a      	lsls	r2, r3, #6
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	041b      	lsls	r3, r3, #16
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	061b      	lsls	r3, r3, #24
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	071b      	lsls	r3, r3, #28
 80047e6:	491a      	ldr	r1, [pc, #104]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80047ee:	4b18      	ldr	r3, [pc, #96]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a17      	ldr	r2, [pc, #92]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047fa:	f7fc fcd1 	bl	80011a0 <HAL_GetTick>
 80047fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004800:	e008      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004802:	f7fc fccd 	bl	80011a0 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	2b64      	cmp	r3, #100	; 0x64
 800480e:	d901      	bls.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e0d8      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004814:	4b0e      	ldr	r3, [pc, #56]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0f0      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	2b01      	cmp	r3, #1
 8004824:	f040 80ce 	bne.w	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004828:	4b09      	ldr	r3, [pc, #36]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a08      	ldr	r2, [pc, #32]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800482e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004834:	f7fc fcb4 	bl	80011a0 <HAL_GetTick>
 8004838:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800483a:	e00b      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800483c:	f7fc fcb0 	bl	80011a0 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b64      	cmp	r3, #100	; 0x64
 8004848:	d904      	bls.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e0bb      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800484e:	bf00      	nop
 8004850:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004854:	4b5e      	ldr	r3, [pc, #376]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800485c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004860:	d0ec      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d009      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800487e:	2b00      	cmp	r3, #0
 8004880:	d02e      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004886:	2b00      	cmp	r3, #0
 8004888:	d12a      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800488a:	4b51      	ldr	r3, [pc, #324]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800488c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004890:	0c1b      	lsrs	r3, r3, #16
 8004892:	f003 0303 	and.w	r3, r3, #3
 8004896:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004898:	4b4d      	ldr	r3, [pc, #308]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	0f1b      	lsrs	r3, r3, #28
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	019a      	lsls	r2, r3, #6
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	041b      	lsls	r3, r3, #16
 80048b0:	431a      	orrs	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	061b      	lsls	r3, r3, #24
 80048b8:	431a      	orrs	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	071b      	lsls	r3, r3, #28
 80048be:	4944      	ldr	r1, [pc, #272]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80048c6:	4b42      	ldr	r3, [pc, #264]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d4:	3b01      	subs	r3, #1
 80048d6:	021b      	lsls	r3, r3, #8
 80048d8:	493d      	ldr	r1, [pc, #244]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d022      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048f4:	d11d      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048f6:	4b36      	ldr	r3, [pc, #216]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fc:	0e1b      	lsrs	r3, r3, #24
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004904:	4b32      	ldr	r3, [pc, #200]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490a:	0f1b      	lsrs	r3, r3, #28
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	019a      	lsls	r2, r3, #6
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	041b      	lsls	r3, r3, #16
 800491e:	431a      	orrs	r2, r3
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	061b      	lsls	r3, r3, #24
 8004924:	431a      	orrs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	4929      	ldr	r1, [pc, #164]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b00      	cmp	r3, #0
 800493c:	d028      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800493e:	4b24      	ldr	r3, [pc, #144]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004944:	0e1b      	lsrs	r3, r3, #24
 8004946:	f003 030f 	and.w	r3, r3, #15
 800494a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800494c:	4b20      	ldr	r3, [pc, #128]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800494e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004952:	0c1b      	lsrs	r3, r3, #16
 8004954:	f003 0303 	and.w	r3, r3, #3
 8004958:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	019a      	lsls	r2, r3, #6
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	041b      	lsls	r3, r3, #16
 8004964:	431a      	orrs	r2, r3
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	061b      	lsls	r3, r3, #24
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	69db      	ldr	r3, [r3, #28]
 8004970:	071b      	lsls	r3, r3, #28
 8004972:	4917      	ldr	r1, [pc, #92]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004974:	4313      	orrs	r3, r2
 8004976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800497a:	4b15      	ldr	r3, [pc, #84]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800497c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004980:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004988:	4911      	ldr	r1, [pc, #68]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004990:	4b0f      	ldr	r3, [pc, #60]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a0e      	ldr	r2, [pc, #56]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800499a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800499c:	f7fc fc00 	bl	80011a0 <HAL_GetTick>
 80049a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049a4:	f7fc fbfc 	bl	80011a0 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b64      	cmp	r3, #100	; 0x64
 80049b0:	d901      	bls.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e007      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049b6:	4b06      	ldr	r3, [pc, #24]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049c2:	d1ef      	bne.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3720      	adds	r7, #32
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40023800 	.word	0x40023800

080049d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e049      	b.n	8004a7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f841 	bl	8004a82 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4619      	mov	r1, r3
 8004a12:	4610      	mov	r0, r2
 8004a14:	f000 fa00 	bl	8004e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004a8a:	bf00      	nop
 8004a8c:	370c      	adds	r7, #12
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
	...

08004a98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d001      	beq.n	8004ab0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e054      	b.n	8004b5a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a26      	ldr	r2, [pc, #152]	; (8004b68 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d022      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ada:	d01d      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a22      	ldr	r2, [pc, #136]	; (8004b6c <HAL_TIM_Base_Start_IT+0xd4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d018      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a21      	ldr	r2, [pc, #132]	; (8004b70 <HAL_TIM_Base_Start_IT+0xd8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d013      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a1f      	ldr	r2, [pc, #124]	; (8004b74 <HAL_TIM_Base_Start_IT+0xdc>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00e      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a1e      	ldr	r2, [pc, #120]	; (8004b78 <HAL_TIM_Base_Start_IT+0xe0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d009      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a1c      	ldr	r2, [pc, #112]	; (8004b7c <HAL_TIM_Base_Start_IT+0xe4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d004      	beq.n	8004b18 <HAL_TIM_Base_Start_IT+0x80>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a1b      	ldr	r2, [pc, #108]	; (8004b80 <HAL_TIM_Base_Start_IT+0xe8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d115      	bne.n	8004b44 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	4b19      	ldr	r3, [pc, #100]	; (8004b84 <HAL_TIM_Base_Start_IT+0xec>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d015      	beq.n	8004b56 <HAL_TIM_Base_Start_IT+0xbe>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b30:	d011      	beq.n	8004b56 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f042 0201 	orr.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b42:	e008      	b.n	8004b56 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	e000      	b.n	8004b58 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3714      	adds	r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40010000 	.word	0x40010000
 8004b6c:	40000400 	.word	0x40000400
 8004b70:	40000800 	.word	0x40000800
 8004b74:	40000c00 	.word	0x40000c00
 8004b78:	40010400 	.word	0x40010400
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40001800 	.word	0x40001800
 8004b84:	00010007 	.word	0x00010007

08004b88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d122      	bne.n	8004be4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d11b      	bne.n	8004be4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f06f 0202 	mvn.w	r2, #2
 8004bb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	f003 0303 	and.w	r3, r3, #3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f905 	bl	8004dda <HAL_TIM_IC_CaptureCallback>
 8004bd0:	e005      	b.n	8004bde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f8f7 	bl	8004dc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f908 	bl	8004dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d122      	bne.n	8004c38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d11b      	bne.n	8004c38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f06f 0204 	mvn.w	r2, #4
 8004c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f8db 	bl	8004dda <HAL_TIM_IC_CaptureCallback>
 8004c24:	e005      	b.n	8004c32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f8cd 	bl	8004dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 f8de 	bl	8004dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	f003 0308 	and.w	r3, r3, #8
 8004c42:	2b08      	cmp	r3, #8
 8004c44:	d122      	bne.n	8004c8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f003 0308 	and.w	r3, r3, #8
 8004c50:	2b08      	cmp	r3, #8
 8004c52:	d11b      	bne.n	8004c8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0208 	mvn.w	r2, #8
 8004c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2204      	movs	r2, #4
 8004c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f8b1 	bl	8004dda <HAL_TIM_IC_CaptureCallback>
 8004c78:	e005      	b.n	8004c86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f8a3 	bl	8004dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f8b4 	bl	8004dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f003 0310 	and.w	r3, r3, #16
 8004c96:	2b10      	cmp	r3, #16
 8004c98:	d122      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	2b10      	cmp	r3, #16
 8004ca6:	d11b      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f06f 0210 	mvn.w	r2, #16
 8004cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2208      	movs	r2, #8
 8004cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f887 	bl	8004dda <HAL_TIM_IC_CaptureCallback>
 8004ccc:	e005      	b.n	8004cda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f879 	bl	8004dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 f88a 	bl	8004dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d10e      	bne.n	8004d0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d107      	bne.n	8004d0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f06f 0201 	mvn.w	r2, #1
 8004d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fb feb8 	bl	8000a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d16:	2b80      	cmp	r3, #128	; 0x80
 8004d18:	d10e      	bne.n	8004d38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d24:	2b80      	cmp	r3, #128	; 0x80
 8004d26:	d107      	bne.n	8004d38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f91a 	bl	8004f6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d46:	d10e      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d52:	2b80      	cmp	r3, #128	; 0x80
 8004d54:	d107      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f90d 	bl	8004f80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d70:	2b40      	cmp	r3, #64	; 0x40
 8004d72:	d10e      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d7e:	2b40      	cmp	r3, #64	; 0x40
 8004d80:	d107      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f838 	bl	8004e02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f003 0320 	and.w	r3, r3, #32
 8004d9c:	2b20      	cmp	r3, #32
 8004d9e:	d10e      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	2b20      	cmp	r3, #32
 8004dac:	d107      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f06f 0220 	mvn.w	r2, #32
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f8cd 	bl	8004f58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dbe:	bf00      	nop
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
	...

08004e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a40      	ldr	r2, [pc, #256]	; (8004f2c <TIM_Base_SetConfig+0x114>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d013      	beq.n	8004e58 <TIM_Base_SetConfig+0x40>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e36:	d00f      	beq.n	8004e58 <TIM_Base_SetConfig+0x40>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a3d      	ldr	r2, [pc, #244]	; (8004f30 <TIM_Base_SetConfig+0x118>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00b      	beq.n	8004e58 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a3c      	ldr	r2, [pc, #240]	; (8004f34 <TIM_Base_SetConfig+0x11c>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d007      	beq.n	8004e58 <TIM_Base_SetConfig+0x40>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a3b      	ldr	r2, [pc, #236]	; (8004f38 <TIM_Base_SetConfig+0x120>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d003      	beq.n	8004e58 <TIM_Base_SetConfig+0x40>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a3a      	ldr	r2, [pc, #232]	; (8004f3c <TIM_Base_SetConfig+0x124>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d108      	bne.n	8004e6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a2f      	ldr	r2, [pc, #188]	; (8004f2c <TIM_Base_SetConfig+0x114>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d02b      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e78:	d027      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2c      	ldr	r2, [pc, #176]	; (8004f30 <TIM_Base_SetConfig+0x118>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d023      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a2b      	ldr	r2, [pc, #172]	; (8004f34 <TIM_Base_SetConfig+0x11c>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d01f      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a2a      	ldr	r2, [pc, #168]	; (8004f38 <TIM_Base_SetConfig+0x120>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d01b      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a29      	ldr	r2, [pc, #164]	; (8004f3c <TIM_Base_SetConfig+0x124>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d017      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a28      	ldr	r2, [pc, #160]	; (8004f40 <TIM_Base_SetConfig+0x128>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d013      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a27      	ldr	r2, [pc, #156]	; (8004f44 <TIM_Base_SetConfig+0x12c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d00f      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a26      	ldr	r2, [pc, #152]	; (8004f48 <TIM_Base_SetConfig+0x130>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00b      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a25      	ldr	r2, [pc, #148]	; (8004f4c <TIM_Base_SetConfig+0x134>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d007      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a24      	ldr	r2, [pc, #144]	; (8004f50 <TIM_Base_SetConfig+0x138>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d003      	beq.n	8004eca <TIM_Base_SetConfig+0xb2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a23      	ldr	r2, [pc, #140]	; (8004f54 <TIM_Base_SetConfig+0x13c>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d108      	bne.n	8004edc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a0a      	ldr	r2, [pc, #40]	; (8004f2c <TIM_Base_SetConfig+0x114>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d003      	beq.n	8004f10 <TIM_Base_SetConfig+0xf8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a0c      	ldr	r2, [pc, #48]	; (8004f3c <TIM_Base_SetConfig+0x124>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d103      	bne.n	8004f18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	615a      	str	r2, [r3, #20]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40010000 	.word	0x40010000
 8004f30:	40000400 	.word	0x40000400
 8004f34:	40000800 	.word	0x40000800
 8004f38:	40000c00 	.word	0x40000c00
 8004f3c:	40010400 	.word	0x40010400
 8004f40:	40014000 	.word	0x40014000
 8004f44:	40014400 	.word	0x40014400
 8004f48:	40014800 	.word	0x40014800
 8004f4c:	40001800 	.word	0x40001800
 8004f50:	40001c00 	.word	0x40001c00
 8004f54:	40002000 	.word	0x40002000

08004f58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e040      	b.n	8005028 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d106      	bne.n	8004fbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7fb ffda 	bl	8000f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2224      	movs	r2, #36	; 0x24
 8004fc0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 0201 	bic.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f8c0 	bl	8005158 <UART_SetConfig>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d101      	bne.n	8004fe2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e022      	b.n	8005028 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d002      	beq.n	8004ff0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 fb16 	bl	800561c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800500e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f042 0201 	orr.w	r2, r2, #1
 800501e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fb9d 	bl	8005760 <UART_CheckIdleState>
 8005026:	4603      	mov	r3, r0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3708      	adds	r7, #8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b08a      	sub	sp, #40	; 0x28
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	603b      	str	r3, [r7, #0]
 800503c:	4613      	mov	r3, r2
 800503e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005044:	2b20      	cmp	r3, #32
 8005046:	f040 8081 	bne.w	800514c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <HAL_UART_Transmit+0x26>
 8005050:	88fb      	ldrh	r3, [r7, #6]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e079      	b.n	800514e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_UART_Transmit+0x38>
 8005064:	2302      	movs	r3, #2
 8005066:	e072      	b.n	800514e <HAL_UART_Transmit+0x11e>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2221      	movs	r2, #33	; 0x21
 800507c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507e:	f7fc f88f 	bl	80011a0 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800509c:	d108      	bne.n	80050b0 <HAL_UART_Transmit+0x80>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	e003      	b.n	80050b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80050c0:	e02c      	b.n	800511c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	2200      	movs	r2, #0
 80050ca:	2180      	movs	r1, #128	; 0x80
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 fb90 	bl	80057f2 <UART_WaitOnFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e038      	b.n	800514e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10b      	bne.n	80050fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	881b      	ldrh	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050f0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	3302      	adds	r3, #2
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	e007      	b.n	800510a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	781a      	ldrb	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	3301      	adds	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1cc      	bne.n	80050c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	2200      	movs	r2, #0
 8005130:	2140      	movs	r1, #64	; 0x40
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 fb5d 	bl	80057f2 <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e005      	b.n	800514e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2220      	movs	r2, #32
 8005146:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	e000      	b.n	800514e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800514c:	2302      	movs	r3, #2
  }
}
 800514e:	4618      	mov	r0, r3
 8005150:	3720      	adds	r7, #32
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	431a      	orrs	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	4313      	orrs	r3, r2
 800517a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	4ba7      	ldr	r3, [pc, #668]	; (8005420 <UART_SetConfig+0x2c8>)
 8005184:	4013      	ands	r3, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	6979      	ldr	r1, [r7, #20]
 800518c:	430b      	orrs	r3, r1
 800518e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a95      	ldr	r2, [pc, #596]	; (8005424 <UART_SetConfig+0x2cc>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d120      	bne.n	8005216 <UART_SetConfig+0xbe>
 80051d4:	4b94      	ldr	r3, [pc, #592]	; (8005428 <UART_SetConfig+0x2d0>)
 80051d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d816      	bhi.n	8005210 <UART_SetConfig+0xb8>
 80051e2:	a201      	add	r2, pc, #4	; (adr r2, 80051e8 <UART_SetConfig+0x90>)
 80051e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e8:	080051f9 	.word	0x080051f9
 80051ec:	08005205 	.word	0x08005205
 80051f0:	080051ff 	.word	0x080051ff
 80051f4:	0800520b 	.word	0x0800520b
 80051f8:	2301      	movs	r3, #1
 80051fa:	77fb      	strb	r3, [r7, #31]
 80051fc:	e14f      	b.n	800549e <UART_SetConfig+0x346>
 80051fe:	2302      	movs	r3, #2
 8005200:	77fb      	strb	r3, [r7, #31]
 8005202:	e14c      	b.n	800549e <UART_SetConfig+0x346>
 8005204:	2304      	movs	r3, #4
 8005206:	77fb      	strb	r3, [r7, #31]
 8005208:	e149      	b.n	800549e <UART_SetConfig+0x346>
 800520a:	2308      	movs	r3, #8
 800520c:	77fb      	strb	r3, [r7, #31]
 800520e:	e146      	b.n	800549e <UART_SetConfig+0x346>
 8005210:	2310      	movs	r3, #16
 8005212:	77fb      	strb	r3, [r7, #31]
 8005214:	e143      	b.n	800549e <UART_SetConfig+0x346>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a84      	ldr	r2, [pc, #528]	; (800542c <UART_SetConfig+0x2d4>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d132      	bne.n	8005286 <UART_SetConfig+0x12e>
 8005220:	4b81      	ldr	r3, [pc, #516]	; (8005428 <UART_SetConfig+0x2d0>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005226:	f003 030c 	and.w	r3, r3, #12
 800522a:	2b0c      	cmp	r3, #12
 800522c:	d828      	bhi.n	8005280 <UART_SetConfig+0x128>
 800522e:	a201      	add	r2, pc, #4	; (adr r2, 8005234 <UART_SetConfig+0xdc>)
 8005230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005234:	08005269 	.word	0x08005269
 8005238:	08005281 	.word	0x08005281
 800523c:	08005281 	.word	0x08005281
 8005240:	08005281 	.word	0x08005281
 8005244:	08005275 	.word	0x08005275
 8005248:	08005281 	.word	0x08005281
 800524c:	08005281 	.word	0x08005281
 8005250:	08005281 	.word	0x08005281
 8005254:	0800526f 	.word	0x0800526f
 8005258:	08005281 	.word	0x08005281
 800525c:	08005281 	.word	0x08005281
 8005260:	08005281 	.word	0x08005281
 8005264:	0800527b 	.word	0x0800527b
 8005268:	2300      	movs	r3, #0
 800526a:	77fb      	strb	r3, [r7, #31]
 800526c:	e117      	b.n	800549e <UART_SetConfig+0x346>
 800526e:	2302      	movs	r3, #2
 8005270:	77fb      	strb	r3, [r7, #31]
 8005272:	e114      	b.n	800549e <UART_SetConfig+0x346>
 8005274:	2304      	movs	r3, #4
 8005276:	77fb      	strb	r3, [r7, #31]
 8005278:	e111      	b.n	800549e <UART_SetConfig+0x346>
 800527a:	2308      	movs	r3, #8
 800527c:	77fb      	strb	r3, [r7, #31]
 800527e:	e10e      	b.n	800549e <UART_SetConfig+0x346>
 8005280:	2310      	movs	r3, #16
 8005282:	77fb      	strb	r3, [r7, #31]
 8005284:	e10b      	b.n	800549e <UART_SetConfig+0x346>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a69      	ldr	r2, [pc, #420]	; (8005430 <UART_SetConfig+0x2d8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d120      	bne.n	80052d2 <UART_SetConfig+0x17a>
 8005290:	4b65      	ldr	r3, [pc, #404]	; (8005428 <UART_SetConfig+0x2d0>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005296:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800529a:	2b30      	cmp	r3, #48	; 0x30
 800529c:	d013      	beq.n	80052c6 <UART_SetConfig+0x16e>
 800529e:	2b30      	cmp	r3, #48	; 0x30
 80052a0:	d814      	bhi.n	80052cc <UART_SetConfig+0x174>
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	d009      	beq.n	80052ba <UART_SetConfig+0x162>
 80052a6:	2b20      	cmp	r3, #32
 80052a8:	d810      	bhi.n	80052cc <UART_SetConfig+0x174>
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <UART_SetConfig+0x15c>
 80052ae:	2b10      	cmp	r3, #16
 80052b0:	d006      	beq.n	80052c0 <UART_SetConfig+0x168>
 80052b2:	e00b      	b.n	80052cc <UART_SetConfig+0x174>
 80052b4:	2300      	movs	r3, #0
 80052b6:	77fb      	strb	r3, [r7, #31]
 80052b8:	e0f1      	b.n	800549e <UART_SetConfig+0x346>
 80052ba:	2302      	movs	r3, #2
 80052bc:	77fb      	strb	r3, [r7, #31]
 80052be:	e0ee      	b.n	800549e <UART_SetConfig+0x346>
 80052c0:	2304      	movs	r3, #4
 80052c2:	77fb      	strb	r3, [r7, #31]
 80052c4:	e0eb      	b.n	800549e <UART_SetConfig+0x346>
 80052c6:	2308      	movs	r3, #8
 80052c8:	77fb      	strb	r3, [r7, #31]
 80052ca:	e0e8      	b.n	800549e <UART_SetConfig+0x346>
 80052cc:	2310      	movs	r3, #16
 80052ce:	77fb      	strb	r3, [r7, #31]
 80052d0:	e0e5      	b.n	800549e <UART_SetConfig+0x346>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a57      	ldr	r2, [pc, #348]	; (8005434 <UART_SetConfig+0x2dc>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d120      	bne.n	800531e <UART_SetConfig+0x1c6>
 80052dc:	4b52      	ldr	r3, [pc, #328]	; (8005428 <UART_SetConfig+0x2d0>)
 80052de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80052e6:	2bc0      	cmp	r3, #192	; 0xc0
 80052e8:	d013      	beq.n	8005312 <UART_SetConfig+0x1ba>
 80052ea:	2bc0      	cmp	r3, #192	; 0xc0
 80052ec:	d814      	bhi.n	8005318 <UART_SetConfig+0x1c0>
 80052ee:	2b80      	cmp	r3, #128	; 0x80
 80052f0:	d009      	beq.n	8005306 <UART_SetConfig+0x1ae>
 80052f2:	2b80      	cmp	r3, #128	; 0x80
 80052f4:	d810      	bhi.n	8005318 <UART_SetConfig+0x1c0>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <UART_SetConfig+0x1a8>
 80052fa:	2b40      	cmp	r3, #64	; 0x40
 80052fc:	d006      	beq.n	800530c <UART_SetConfig+0x1b4>
 80052fe:	e00b      	b.n	8005318 <UART_SetConfig+0x1c0>
 8005300:	2300      	movs	r3, #0
 8005302:	77fb      	strb	r3, [r7, #31]
 8005304:	e0cb      	b.n	800549e <UART_SetConfig+0x346>
 8005306:	2302      	movs	r3, #2
 8005308:	77fb      	strb	r3, [r7, #31]
 800530a:	e0c8      	b.n	800549e <UART_SetConfig+0x346>
 800530c:	2304      	movs	r3, #4
 800530e:	77fb      	strb	r3, [r7, #31]
 8005310:	e0c5      	b.n	800549e <UART_SetConfig+0x346>
 8005312:	2308      	movs	r3, #8
 8005314:	77fb      	strb	r3, [r7, #31]
 8005316:	e0c2      	b.n	800549e <UART_SetConfig+0x346>
 8005318:	2310      	movs	r3, #16
 800531a:	77fb      	strb	r3, [r7, #31]
 800531c:	e0bf      	b.n	800549e <UART_SetConfig+0x346>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a45      	ldr	r2, [pc, #276]	; (8005438 <UART_SetConfig+0x2e0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d125      	bne.n	8005374 <UART_SetConfig+0x21c>
 8005328:	4b3f      	ldr	r3, [pc, #252]	; (8005428 <UART_SetConfig+0x2d0>)
 800532a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800532e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005332:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005336:	d017      	beq.n	8005368 <UART_SetConfig+0x210>
 8005338:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800533c:	d817      	bhi.n	800536e <UART_SetConfig+0x216>
 800533e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005342:	d00b      	beq.n	800535c <UART_SetConfig+0x204>
 8005344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005348:	d811      	bhi.n	800536e <UART_SetConfig+0x216>
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <UART_SetConfig+0x1fe>
 800534e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005352:	d006      	beq.n	8005362 <UART_SetConfig+0x20a>
 8005354:	e00b      	b.n	800536e <UART_SetConfig+0x216>
 8005356:	2300      	movs	r3, #0
 8005358:	77fb      	strb	r3, [r7, #31]
 800535a:	e0a0      	b.n	800549e <UART_SetConfig+0x346>
 800535c:	2302      	movs	r3, #2
 800535e:	77fb      	strb	r3, [r7, #31]
 8005360:	e09d      	b.n	800549e <UART_SetConfig+0x346>
 8005362:	2304      	movs	r3, #4
 8005364:	77fb      	strb	r3, [r7, #31]
 8005366:	e09a      	b.n	800549e <UART_SetConfig+0x346>
 8005368:	2308      	movs	r3, #8
 800536a:	77fb      	strb	r3, [r7, #31]
 800536c:	e097      	b.n	800549e <UART_SetConfig+0x346>
 800536e:	2310      	movs	r3, #16
 8005370:	77fb      	strb	r3, [r7, #31]
 8005372:	e094      	b.n	800549e <UART_SetConfig+0x346>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a30      	ldr	r2, [pc, #192]	; (800543c <UART_SetConfig+0x2e4>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d125      	bne.n	80053ca <UART_SetConfig+0x272>
 800537e:	4b2a      	ldr	r3, [pc, #168]	; (8005428 <UART_SetConfig+0x2d0>)
 8005380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005384:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005388:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800538c:	d017      	beq.n	80053be <UART_SetConfig+0x266>
 800538e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005392:	d817      	bhi.n	80053c4 <UART_SetConfig+0x26c>
 8005394:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005398:	d00b      	beq.n	80053b2 <UART_SetConfig+0x25a>
 800539a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800539e:	d811      	bhi.n	80053c4 <UART_SetConfig+0x26c>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <UART_SetConfig+0x254>
 80053a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a8:	d006      	beq.n	80053b8 <UART_SetConfig+0x260>
 80053aa:	e00b      	b.n	80053c4 <UART_SetConfig+0x26c>
 80053ac:	2301      	movs	r3, #1
 80053ae:	77fb      	strb	r3, [r7, #31]
 80053b0:	e075      	b.n	800549e <UART_SetConfig+0x346>
 80053b2:	2302      	movs	r3, #2
 80053b4:	77fb      	strb	r3, [r7, #31]
 80053b6:	e072      	b.n	800549e <UART_SetConfig+0x346>
 80053b8:	2304      	movs	r3, #4
 80053ba:	77fb      	strb	r3, [r7, #31]
 80053bc:	e06f      	b.n	800549e <UART_SetConfig+0x346>
 80053be:	2308      	movs	r3, #8
 80053c0:	77fb      	strb	r3, [r7, #31]
 80053c2:	e06c      	b.n	800549e <UART_SetConfig+0x346>
 80053c4:	2310      	movs	r3, #16
 80053c6:	77fb      	strb	r3, [r7, #31]
 80053c8:	e069      	b.n	800549e <UART_SetConfig+0x346>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a1c      	ldr	r2, [pc, #112]	; (8005440 <UART_SetConfig+0x2e8>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d137      	bne.n	8005444 <UART_SetConfig+0x2ec>
 80053d4:	4b14      	ldr	r3, [pc, #80]	; (8005428 <UART_SetConfig+0x2d0>)
 80053d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80053de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80053e2:	d017      	beq.n	8005414 <UART_SetConfig+0x2bc>
 80053e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80053e8:	d817      	bhi.n	800541a <UART_SetConfig+0x2c2>
 80053ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ee:	d00b      	beq.n	8005408 <UART_SetConfig+0x2b0>
 80053f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053f4:	d811      	bhi.n	800541a <UART_SetConfig+0x2c2>
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <UART_SetConfig+0x2aa>
 80053fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053fe:	d006      	beq.n	800540e <UART_SetConfig+0x2b6>
 8005400:	e00b      	b.n	800541a <UART_SetConfig+0x2c2>
 8005402:	2300      	movs	r3, #0
 8005404:	77fb      	strb	r3, [r7, #31]
 8005406:	e04a      	b.n	800549e <UART_SetConfig+0x346>
 8005408:	2302      	movs	r3, #2
 800540a:	77fb      	strb	r3, [r7, #31]
 800540c:	e047      	b.n	800549e <UART_SetConfig+0x346>
 800540e:	2304      	movs	r3, #4
 8005410:	77fb      	strb	r3, [r7, #31]
 8005412:	e044      	b.n	800549e <UART_SetConfig+0x346>
 8005414:	2308      	movs	r3, #8
 8005416:	77fb      	strb	r3, [r7, #31]
 8005418:	e041      	b.n	800549e <UART_SetConfig+0x346>
 800541a:	2310      	movs	r3, #16
 800541c:	77fb      	strb	r3, [r7, #31]
 800541e:	e03e      	b.n	800549e <UART_SetConfig+0x346>
 8005420:	efff69f3 	.word	0xefff69f3
 8005424:	40011000 	.word	0x40011000
 8005428:	40023800 	.word	0x40023800
 800542c:	40004400 	.word	0x40004400
 8005430:	40004800 	.word	0x40004800
 8005434:	40004c00 	.word	0x40004c00
 8005438:	40005000 	.word	0x40005000
 800543c:	40011400 	.word	0x40011400
 8005440:	40007800 	.word	0x40007800
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a71      	ldr	r2, [pc, #452]	; (8005610 <UART_SetConfig+0x4b8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d125      	bne.n	800549a <UART_SetConfig+0x342>
 800544e:	4b71      	ldr	r3, [pc, #452]	; (8005614 <UART_SetConfig+0x4bc>)
 8005450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005454:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005458:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800545c:	d017      	beq.n	800548e <UART_SetConfig+0x336>
 800545e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005462:	d817      	bhi.n	8005494 <UART_SetConfig+0x33c>
 8005464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005468:	d00b      	beq.n	8005482 <UART_SetConfig+0x32a>
 800546a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546e:	d811      	bhi.n	8005494 <UART_SetConfig+0x33c>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d003      	beq.n	800547c <UART_SetConfig+0x324>
 8005474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005478:	d006      	beq.n	8005488 <UART_SetConfig+0x330>
 800547a:	e00b      	b.n	8005494 <UART_SetConfig+0x33c>
 800547c:	2300      	movs	r3, #0
 800547e:	77fb      	strb	r3, [r7, #31]
 8005480:	e00d      	b.n	800549e <UART_SetConfig+0x346>
 8005482:	2302      	movs	r3, #2
 8005484:	77fb      	strb	r3, [r7, #31]
 8005486:	e00a      	b.n	800549e <UART_SetConfig+0x346>
 8005488:	2304      	movs	r3, #4
 800548a:	77fb      	strb	r3, [r7, #31]
 800548c:	e007      	b.n	800549e <UART_SetConfig+0x346>
 800548e:	2308      	movs	r3, #8
 8005490:	77fb      	strb	r3, [r7, #31]
 8005492:	e004      	b.n	800549e <UART_SetConfig+0x346>
 8005494:	2310      	movs	r3, #16
 8005496:	77fb      	strb	r3, [r7, #31]
 8005498:	e001      	b.n	800549e <UART_SetConfig+0x346>
 800549a:	2310      	movs	r3, #16
 800549c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054a6:	d15b      	bne.n	8005560 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80054a8:	7ffb      	ldrb	r3, [r7, #31]
 80054aa:	2b08      	cmp	r3, #8
 80054ac:	d827      	bhi.n	80054fe <UART_SetConfig+0x3a6>
 80054ae:	a201      	add	r2, pc, #4	; (adr r2, 80054b4 <UART_SetConfig+0x35c>)
 80054b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b4:	080054d9 	.word	0x080054d9
 80054b8:	080054e1 	.word	0x080054e1
 80054bc:	080054e9 	.word	0x080054e9
 80054c0:	080054ff 	.word	0x080054ff
 80054c4:	080054ef 	.word	0x080054ef
 80054c8:	080054ff 	.word	0x080054ff
 80054cc:	080054ff 	.word	0x080054ff
 80054d0:	080054ff 	.word	0x080054ff
 80054d4:	080054f7 	.word	0x080054f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d8:	f7fe fdfa 	bl	80040d0 <HAL_RCC_GetPCLK1Freq>
 80054dc:	61b8      	str	r0, [r7, #24]
        break;
 80054de:	e013      	b.n	8005508 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054e0:	f7fe fe0a 	bl	80040f8 <HAL_RCC_GetPCLK2Freq>
 80054e4:	61b8      	str	r0, [r7, #24]
        break;
 80054e6:	e00f      	b.n	8005508 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054e8:	4b4b      	ldr	r3, [pc, #300]	; (8005618 <UART_SetConfig+0x4c0>)
 80054ea:	61bb      	str	r3, [r7, #24]
        break;
 80054ec:	e00c      	b.n	8005508 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ee:	f7fe fd01 	bl	8003ef4 <HAL_RCC_GetSysClockFreq>
 80054f2:	61b8      	str	r0, [r7, #24]
        break;
 80054f4:	e008      	b.n	8005508 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054fa:	61bb      	str	r3, [r7, #24]
        break;
 80054fc:	e004      	b.n	8005508 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	77bb      	strb	r3, [r7, #30]
        break;
 8005506:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d074      	beq.n	80055f8 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	005a      	lsls	r2, r3, #1
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	085b      	lsrs	r3, r3, #1
 8005518:	441a      	add	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005522:	b29b      	uxth	r3, r3
 8005524:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b0f      	cmp	r3, #15
 800552a:	d916      	bls.n	800555a <UART_SetConfig+0x402>
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005532:	d212      	bcs.n	800555a <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	b29b      	uxth	r3, r3
 8005538:	f023 030f 	bic.w	r3, r3, #15
 800553c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	085b      	lsrs	r3, r3, #1
 8005542:	b29b      	uxth	r3, r3
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	b29a      	uxth	r2, r3
 800554a:	89fb      	ldrh	r3, [r7, #14]
 800554c:	4313      	orrs	r3, r2
 800554e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	89fa      	ldrh	r2, [r7, #14]
 8005556:	60da      	str	r2, [r3, #12]
 8005558:	e04e      	b.n	80055f8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	77bb      	strb	r3, [r7, #30]
 800555e:	e04b      	b.n	80055f8 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005560:	7ffb      	ldrb	r3, [r7, #31]
 8005562:	2b08      	cmp	r3, #8
 8005564:	d827      	bhi.n	80055b6 <UART_SetConfig+0x45e>
 8005566:	a201      	add	r2, pc, #4	; (adr r2, 800556c <UART_SetConfig+0x414>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	08005591 	.word	0x08005591
 8005570:	08005599 	.word	0x08005599
 8005574:	080055a1 	.word	0x080055a1
 8005578:	080055b7 	.word	0x080055b7
 800557c:	080055a7 	.word	0x080055a7
 8005580:	080055b7 	.word	0x080055b7
 8005584:	080055b7 	.word	0x080055b7
 8005588:	080055b7 	.word	0x080055b7
 800558c:	080055af 	.word	0x080055af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005590:	f7fe fd9e 	bl	80040d0 <HAL_RCC_GetPCLK1Freq>
 8005594:	61b8      	str	r0, [r7, #24]
        break;
 8005596:	e013      	b.n	80055c0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005598:	f7fe fdae 	bl	80040f8 <HAL_RCC_GetPCLK2Freq>
 800559c:	61b8      	str	r0, [r7, #24]
        break;
 800559e:	e00f      	b.n	80055c0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055a0:	4b1d      	ldr	r3, [pc, #116]	; (8005618 <UART_SetConfig+0x4c0>)
 80055a2:	61bb      	str	r3, [r7, #24]
        break;
 80055a4:	e00c      	b.n	80055c0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055a6:	f7fe fca5 	bl	8003ef4 <HAL_RCC_GetSysClockFreq>
 80055aa:	61b8      	str	r0, [r7, #24]
        break;
 80055ac:	e008      	b.n	80055c0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055b2:	61bb      	str	r3, [r7, #24]
        break;
 80055b4:	e004      	b.n	80055c0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	77bb      	strb	r3, [r7, #30]
        break;
 80055be:	bf00      	nop
    }

    if (pclk != 0U)
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d018      	beq.n	80055f8 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	085a      	lsrs	r2, r3, #1
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	441a      	add	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d8:	b29b      	uxth	r3, r3
 80055da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	2b0f      	cmp	r3, #15
 80055e0:	d908      	bls.n	80055f4 <UART_SetConfig+0x49c>
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e8:	d204      	bcs.n	80055f4 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	60da      	str	r2, [r3, #12]
 80055f2:	e001      	b.n	80055f8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005604:	7fbb      	ldrb	r3, [r7, #30]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3720      	adds	r7, #32
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	40007c00 	.word	0x40007c00
 8005614:	40023800 	.word	0x40023800
 8005618:	00f42400 	.word	0x00f42400

0800561c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	f003 0320 	and.w	r3, r3, #32
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01a      	beq.n	8005732 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005716:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800571a:	d10a      	bne.n	8005732 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	605a      	str	r2, [r3, #4]
  }
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af02      	add	r7, sp, #8
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005770:	f7fb fd16 	bl	80011a0 <HAL_GetTick>
 8005774:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b08      	cmp	r3, #8
 8005782:	d10e      	bne.n	80057a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005784:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005788:	9300      	str	r3, [sp, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f82d 	bl	80057f2 <UART_WaitOnFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e023      	b.n	80057ea <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b04      	cmp	r3, #4
 80057ae:	d10e      	bne.n	80057ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f817 	bl	80057f2 <UART_WaitOnFlagUntilTimeout>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e00d      	b.n	80057ea <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2220      	movs	r2, #32
 80057d2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	60f8      	str	r0, [r7, #12]
 80057fa:	60b9      	str	r1, [r7, #8]
 80057fc:	603b      	str	r3, [r7, #0]
 80057fe:	4613      	mov	r3, r2
 8005800:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005802:	e05e      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800580a:	d05a      	beq.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580c:	f7fb fcc8 	bl	80011a0 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	429a      	cmp	r2, r3
 800581a:	d302      	bcc.n	8005822 <UART_WaitOnFlagUntilTimeout+0x30>
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d11b      	bne.n	800585a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005830:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0201 	bic.w	r2, r2, #1
 8005840:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2220      	movs	r2, #32
 8005846:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e043      	b.n	80058e2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d02c      	beq.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005872:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005876:	d124      	bne.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005880:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005890:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0201 	bic.w	r2, r2, #1
 80058a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2220      	movs	r2, #32
 80058ac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2220      	movs	r2, #32
 80058b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e00f      	b.n	80058e2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69da      	ldr	r2, [r3, #28]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4013      	ands	r3, r2
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	bf0c      	ite	eq
 80058d2:	2301      	moveq	r3, #1
 80058d4:	2300      	movne	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d091      	beq.n	8005804 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058ec:	b084      	sub	sp, #16
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b084      	sub	sp, #16
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	6078      	str	r0, [r7, #4]
 80058f6:	f107 001c 	add.w	r0, r7, #28
 80058fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005900:	2b01      	cmp	r3, #1
 8005902:	d120      	bne.n	8005946 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005908:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	4b20      	ldr	r3, [pc, #128]	; (8005998 <USB_CoreInit+0xac>)
 8005916:	4013      	ands	r3, r2
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800592a:	2b01      	cmp	r3, #1
 800592c:	d105      	bne.n	800593a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fa5a 	bl	8005df4 <USB_CoreReset>
 8005940:	4603      	mov	r3, r0
 8005942:	73fb      	strb	r3, [r7, #15]
 8005944:	e010      	b.n	8005968 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fa4e 	bl	8005df4 <USB_CoreReset>
 8005958:	4603      	mov	r3, r0
 800595a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005960:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596a:	2b01      	cmp	r3, #1
 800596c:	d10b      	bne.n	8005986 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f043 0206 	orr.w	r2, r3, #6
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f043 0220 	orr.w	r2, r3, #32
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005986:	7bfb      	ldrb	r3, [r7, #15]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005992:	b004      	add	sp, #16
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	ffbdffbf 	.word	0xffbdffbf

0800599c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f023 0201 	bic.w	r2, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	460b      	mov	r3, r1
 80059c8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80059d6:	78fb      	ldrb	r3, [r7, #3]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d106      	bne.n	80059ea <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	60da      	str	r2, [r3, #12]
 80059e8:	e00b      	b.n	8005a02 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80059ea:	78fb      	ldrb	r3, [r7, #3]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d106      	bne.n	80059fe <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	60da      	str	r2, [r3, #12]
 80059fc:	e001      	b.n	8005a02 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e003      	b.n	8005a0a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005a02:	2032      	movs	r0, #50	; 0x32
 8005a04:	f7fb fbd8 	bl	80011b8 <HAL_Delay>

  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
	...

08005a14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a14:	b084      	sub	sp, #16
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b086      	sub	sp, #24
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
 8005a1e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a2e:	2300      	movs	r3, #0
 8005a30:	613b      	str	r3, [r7, #16]
 8005a32:	e009      	b.n	8005a48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	3340      	adds	r3, #64	; 0x40
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	2200      	movs	r2, #0
 8005a40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	3301      	adds	r3, #1
 8005a46:	613b      	str	r3, [r7, #16]
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	2b0e      	cmp	r3, #14
 8005a4c:	d9f2      	bls.n	8005a34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d11c      	bne.n	8005a8e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a62:	f043 0302 	orr.w	r3, r3, #2
 8005a66:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	e005      	b.n	8005a9a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aac:	4619      	mov	r1, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	680b      	ldr	r3, [r1, #0]
 8005ab8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d10c      	bne.n	8005ada <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d104      	bne.n	8005ad0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f959 	bl	8005d80 <USB_SetDevSpeed>
 8005ace:	e018      	b.n	8005b02 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f954 	bl	8005d80 <USB_SetDevSpeed>
 8005ad8:	e013      	b.n	8005b02 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005adc:	2b03      	cmp	r3, #3
 8005ade:	d10c      	bne.n	8005afa <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d104      	bne.n	8005af0 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 f949 	bl	8005d80 <USB_SetDevSpeed>
 8005aee:	e008      	b.n	8005b02 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005af0:	2101      	movs	r1, #1
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f944 	bl	8005d80 <USB_SetDevSpeed>
 8005af8:	e003      	b.n	8005b02 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005afa:	2103      	movs	r1, #3
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f93f 	bl	8005d80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b02:	2110      	movs	r1, #16
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f8f3 	bl	8005cf0 <USB_FlushTxFifo>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f911 	bl	8005d3c <USB_FlushRxFifo>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b36:	461a      	mov	r2, r3
 8005b38:	2300      	movs	r3, #0
 8005b3a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b42:	461a      	mov	r2, r3
 8005b44:	2300      	movs	r3, #0
 8005b46:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b48:	2300      	movs	r3, #0
 8005b4a:	613b      	str	r3, [r7, #16]
 8005b4c:	e043      	b.n	8005bd6 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b64:	d118      	bne.n	8005b98 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10a      	bne.n	8005b82 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b7e:	6013      	str	r3, [r2, #0]
 8005b80:	e013      	b.n	8005baa <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	015a      	lsls	r2, r3, #5
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	4413      	add	r3, r2
 8005b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b94:	6013      	str	r3, [r2, #0]
 8005b96:	e008      	b.n	8005baa <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	2300      	movs	r3, #0
 8005bba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bc8:	461a      	mov	r2, r3
 8005bca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	613b      	str	r3, [r7, #16]
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d3b7      	bcc.n	8005b4e <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bde:	2300      	movs	r3, #0
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	e043      	b.n	8005c6c <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	015a      	lsls	r2, r3, #5
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	4413      	add	r3, r2
 8005bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bfa:	d118      	bne.n	8005c2e <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10a      	bne.n	8005c18 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c0e:	461a      	mov	r2, r3
 8005c10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c14:	6013      	str	r3, [r2, #0]
 8005c16:	e013      	b.n	8005c40 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c24:	461a      	mov	r2, r3
 8005c26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c2a:	6013      	str	r3, [r2, #0]
 8005c2c:	e008      	b.n	8005c40 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	2300      	movs	r3, #0
 8005c50:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	015a      	lsls	r2, r3, #5
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	4413      	add	r3, r2
 8005c5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	613b      	str	r3, [r7, #16]
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d3b7      	bcc.n	8005be4 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c86:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005c94:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d105      	bne.n	8005ca8 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	f043 0210 	orr.w	r2, r3, #16
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	699a      	ldr	r2, [r3, #24]
 8005cac:	4b0e      	ldr	r3, [pc, #56]	; (8005ce8 <USB_DevInit+0x2d4>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d005      	beq.n	8005cc6 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f043 0208 	orr.w	r2, r3, #8
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d105      	bne.n	8005cd8 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	699a      	ldr	r2, [r3, #24]
 8005cd0:	4b06      	ldr	r3, [pc, #24]	; (8005cec <USB_DevInit+0x2d8>)
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3718      	adds	r7, #24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ce4:	b004      	add	sp, #16
 8005ce6:	4770      	bx	lr
 8005ce8:	803c3800 	.word	0x803c3800
 8005cec:	40000004 	.word	0x40000004

08005cf0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	019b      	lsls	r3, r3, #6
 8005d02:	f043 0220 	orr.w	r2, r3, #32
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	60fb      	str	r3, [r7, #12]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	4a09      	ldr	r2, [pc, #36]	; (8005d38 <USB_FlushTxFifo+0x48>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d901      	bls.n	8005d1c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e006      	b.n	8005d2a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	f003 0320 	and.w	r3, r3, #32
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	d0f0      	beq.n	8005d0a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3714      	adds	r7, #20
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	00030d40 	.word	0x00030d40

08005d3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2210      	movs	r2, #16
 8005d4c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	3301      	adds	r3, #1
 8005d52:	60fb      	str	r3, [r7, #12]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	4a09      	ldr	r2, [pc, #36]	; (8005d7c <USB_FlushRxFifo+0x40>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d901      	bls.n	8005d60 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e006      	b.n	8005d6e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	f003 0310 	and.w	r3, r3, #16
 8005d68:	2b10      	cmp	r3, #16
 8005d6a:	d0f0      	beq.n	8005d4e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3714      	adds	r7, #20
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	00030d40 	.word	0x00030d40

08005d80 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	460b      	mov	r3, r1
 8005d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	78fb      	ldrb	r3, [r7, #3]
 8005d9a:	68f9      	ldr	r1, [r7, #12]
 8005d9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005da0:	4313      	orrs	r3, r2
 8005da2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b085      	sub	sp, #20
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005dcc:	f023 0303 	bic.w	r3, r3, #3
 8005dd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005de0:	f043 0302 	orr.w	r3, r3, #2
 8005de4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3714      	adds	r7, #20
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	3301      	adds	r3, #1
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4a13      	ldr	r2, [pc, #76]	; (8005e58 <USB_CoreReset+0x64>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d901      	bls.n	8005e12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e01b      	b.n	8005e4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	daf2      	bge.n	8005e00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f043 0201 	orr.w	r2, r3, #1
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	4a09      	ldr	r2, [pc, #36]	; (8005e58 <USB_CoreReset+0x64>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d901      	bls.n	8005e3c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e006      	b.n	8005e4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d0f0      	beq.n	8005e2a <USB_CoreReset+0x36>

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3714      	adds	r7, #20
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	00030d40 	.word	0x00030d40

08005e5c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8005e62:	2100      	movs	r1, #0
 8005e64:	2000      	movs	r0, #0
 8005e66:	f004 fcf9 	bl	800a85c <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 8005e6a:	4b2a      	ldr	r3, [pc, #168]	; (8005f14 <MX_LWIP_Init+0xb8>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 8005e70:	4b29      	ldr	r3, [pc, #164]	; (8005f18 <MX_LWIP_Init+0xbc>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 8005e76:	4b29      	ldr	r3, [pc, #164]	; (8005f1c <MX_LWIP_Init+0xc0>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8005e7c:	4b28      	ldr	r3, [pc, #160]	; (8005f20 <MX_LWIP_Init+0xc4>)
 8005e7e:	9302      	str	r3, [sp, #8]
 8005e80:	4b28      	ldr	r3, [pc, #160]	; (8005f24 <MX_LWIP_Init+0xc8>)
 8005e82:	9301      	str	r3, [sp, #4]
 8005e84:	2300      	movs	r3, #0
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	4b24      	ldr	r3, [pc, #144]	; (8005f1c <MX_LWIP_Init+0xc0>)
 8005e8a:	4a23      	ldr	r2, [pc, #140]	; (8005f18 <MX_LWIP_Init+0xbc>)
 8005e8c:	4921      	ldr	r1, [pc, #132]	; (8005f14 <MX_LWIP_Init+0xb8>)
 8005e8e:	4826      	ldr	r0, [pc, #152]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005e90:	f005 fa68 	bl	800b364 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8005e94:	4824      	ldr	r0, [pc, #144]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005e96:	f005 fc1f 	bl	800b6d8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8005e9a:	4b23      	ldr	r3, [pc, #140]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005e9c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005ea0:	089b      	lsrs	r3, r3, #2
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <MX_LWIP_Init+0x58>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8005eac:	481e      	ldr	r0, [pc, #120]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005eae:	f005 fc23 	bl	800b6f8 <netif_set_up>
 8005eb2:	e002      	b.n	8005eba <MX_LWIP_Init+0x5e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8005eb4:	481c      	ldr	r0, [pc, #112]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005eb6:	f005 fc8b 	bl	800b7d0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8005eba:	491c      	ldr	r1, [pc, #112]	; (8005f2c <MX_LWIP_Init+0xd0>)
 8005ebc:	481a      	ldr	r0, [pc, #104]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005ebe:	f005 fd21 	bl	800b904 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	2001      	movs	r0, #1
 8005ec8:	f000 fef2 	bl	8006cb0 <osSemaphoreNew>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	4a18      	ldr	r2, [pc, #96]	; (8005f30 <MX_LWIP_Init+0xd4>)
 8005ed0:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 8005ed2:	4b18      	ldr	r3, [pc, #96]	; (8005f34 <MX_LWIP_Init+0xd8>)
 8005ed4:	4a14      	ldr	r2, [pc, #80]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005ed6:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 8005ed8:	4b15      	ldr	r3, [pc, #84]	; (8005f30 <MX_LWIP_Init+0xd4>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a15      	ldr	r2, [pc, #84]	; (8005f34 <MX_LWIP_Init+0xd8>)
 8005ede:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8005ee0:	2224      	movs	r2, #36	; 0x24
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	4814      	ldr	r0, [pc, #80]	; (8005f38 <MX_LWIP_Init+0xdc>)
 8005ee6:	f010 fdb5 	bl	8016a54 <memset>
  attributes.name = "LinkThr";
 8005eea:	4b13      	ldr	r3, [pc, #76]	; (8005f38 <MX_LWIP_Init+0xdc>)
 8005eec:	4a13      	ldr	r2, [pc, #76]	; (8005f3c <MX_LWIP_Init+0xe0>)
 8005eee:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8005ef0:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <MX_LWIP_Init+0xdc>)
 8005ef2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ef6:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8005ef8:	4b0f      	ldr	r3, [pc, #60]	; (8005f38 <MX_LWIP_Init+0xdc>)
 8005efa:	2210      	movs	r2, #16
 8005efc:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 8005efe:	4a0e      	ldr	r2, [pc, #56]	; (8005f38 <MX_LWIP_Init+0xdc>)
 8005f00:	490c      	ldr	r1, [pc, #48]	; (8005f34 <MX_LWIP_Init+0xd8>)
 8005f02:	480f      	ldr	r0, [pc, #60]	; (8005f40 <MX_LWIP_Init+0xe4>)
 8005f04:	f000 fcb8 	bl	8006878 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8005f08:	4807      	ldr	r0, [pc, #28]	; (8005f28 <MX_LWIP_Init+0xcc>)
 8005f0a:	f00c fe5f 	bl	8012bcc <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8005f0e:	bf00      	nop
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	2000c444 	.word	0x2000c444
 8005f18:	2000c448 	.word	0x2000c448
 8005f1c:	2000c44c 	.word	0x2000c44c
 8005f20:	0800a799 	.word	0x0800a799
 8005f24:	08006555 	.word	0x08006555
 8005f28:	2000c40c 	.word	0x2000c40c
 8005f2c:	08006639 	.word	0x08006639
 8005f30:	20000210 	.word	0x20000210
 8005f34:	2000c3e0 	.word	0x2000c3e0
 8005f38:	2000c3e8 	.word	0x2000c3e8
 8005f3c:	08019744 	.word	0x08019744
 8005f40:	080065c1 	.word	0x080065c1

08005f44 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	; 0x38
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f50:	2200      	movs	r2, #0
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	605a      	str	r2, [r3, #4]
 8005f56:	609a      	str	r2, [r3, #8]
 8005f58:	60da      	str	r2, [r3, #12]
 8005f5a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a44      	ldr	r2, [pc, #272]	; (8006074 <HAL_ETH_MspInit+0x130>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	f040 8081 	bne.w	800606a <HAL_ETH_MspInit+0x126>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005f68:	4b43      	ldr	r3, [pc, #268]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6c:	4a42      	ldr	r2, [pc, #264]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f72:	6313      	str	r3, [r2, #48]	; 0x30
 8005f74:	4b40      	ldr	r3, [pc, #256]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f7c:	623b      	str	r3, [r7, #32]
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	4b3d      	ldr	r3, [pc, #244]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f84:	4a3c      	ldr	r2, [pc, #240]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8005f8c:	4b3a      	ldr	r3, [pc, #232]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f94:	61fb      	str	r3, [r7, #28]
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	4b37      	ldr	r3, [pc, #220]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9c:	4a36      	ldr	r2, [pc, #216]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005f9e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8005fa4:	4b34      	ldr	r3, [pc, #208]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fac:	61bb      	str	r3, [r7, #24]
 8005fae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fb0:	4b31      	ldr	r3, [pc, #196]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb4:	4a30      	ldr	r2, [pc, #192]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fb6:	f043 0304 	orr.w	r3, r3, #4
 8005fba:	6313      	str	r3, [r2, #48]	; 0x30
 8005fbc:	4b2e      	ldr	r3, [pc, #184]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	617b      	str	r3, [r7, #20]
 8005fc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fc8:	4b2b      	ldr	r3, [pc, #172]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fcc:	4a2a      	ldr	r2, [pc, #168]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fce:	f043 0301 	orr.w	r3, r3, #1
 8005fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8005fd4:	4b28      	ldr	r3, [pc, #160]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	613b      	str	r3, [r7, #16]
 8005fde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fe0:	4b25      	ldr	r3, [pc, #148]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe4:	4a24      	ldr	r2, [pc, #144]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fe6:	f043 0302 	orr.w	r3, r3, #2
 8005fea:	6313      	str	r3, [r2, #48]	; 0x30
 8005fec:	4b22      	ldr	r3, [pc, #136]	; (8006078 <HAL_ETH_MspInit+0x134>)
 8005fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff0:	f003 0302 	and.w	r3, r3, #2
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8005ff8:	2332      	movs	r3, #50	; 0x32
 8005ffa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ffc:	2302      	movs	r3, #2
 8005ffe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006000:	2300      	movs	r3, #0
 8006002:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006004:	2303      	movs	r3, #3
 8006006:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006008:	230b      	movs	r3, #11
 800600a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800600c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006010:	4619      	mov	r1, r3
 8006012:	481a      	ldr	r0, [pc, #104]	; (800607c <HAL_ETH_MspInit+0x138>)
 8006014:	f7fc fb5a 	bl	80026cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006018:	2386      	movs	r3, #134	; 0x86
 800601a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800601c:	2302      	movs	r3, #2
 800601e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006020:	2300      	movs	r3, #0
 8006022:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006024:	2303      	movs	r3, #3
 8006026:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006028:	230b      	movs	r3, #11
 800602a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800602c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006030:	4619      	mov	r1, r3
 8006032:	4813      	ldr	r0, [pc, #76]	; (8006080 <HAL_ETH_MspInit+0x13c>)
 8006034:	f7fc fb4a 	bl	80026cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8006038:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800603c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800603e:	2302      	movs	r3, #2
 8006040:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006042:	2300      	movs	r3, #0
 8006044:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006046:	2303      	movs	r3, #3
 8006048:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800604a:	230b      	movs	r3, #11
 800604c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800604e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006052:	4619      	mov	r1, r3
 8006054:	480b      	ldr	r0, [pc, #44]	; (8006084 <HAL_ETH_MspInit+0x140>)
 8006056:	f7fc fb39 	bl	80026cc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800605a:	2200      	movs	r2, #0
 800605c:	2105      	movs	r1, #5
 800605e:	203d      	movs	r0, #61	; 0x3d
 8006060:	f7fb f986 	bl	8001370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006064:	203d      	movs	r0, #61	; 0x3d
 8006066:	f7fb f99f 	bl	80013a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800606a:	bf00      	nop
 800606c:	3738      	adds	r7, #56	; 0x38
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	40028000 	.word	0x40028000
 8006078:	40023800 	.word	0x40023800
 800607c:	40020800 	.word	0x40020800
 8006080:	40020000 	.word	0x40020000
 8006084:	40020400 	.word	0x40020400

08006088 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8006090:	4b04      	ldr	r3, [pc, #16]	; (80060a4 <HAL_ETH_RxCpltCallback+0x1c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4618      	mov	r0, r3
 8006096:	f000 ff0d 	bl	8006eb4 <osSemaphoreRelease>
}
 800609a:	bf00      	nop
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000214 	.word	0x20000214

080060a8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b090      	sub	sp, #64	; 0x40
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80060b4:	4b5d      	ldr	r3, [pc, #372]	; (800622c <low_level_init+0x184>)
 80060b6:	4a5e      	ldr	r2, [pc, #376]	; (8006230 <low_level_init+0x188>)
 80060b8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80060ba:	4b5c      	ldr	r3, [pc, #368]	; (800622c <low_level_init+0x184>)
 80060bc:	2201      	movs	r2, #1
 80060be:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80060c0:	4b5a      	ldr	r3, [pc, #360]	; (800622c <low_level_init+0x184>)
 80060c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80060c6:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80060c8:	4b58      	ldr	r3, [pc, #352]	; (800622c <low_level_init+0x184>)
 80060ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060ce:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80060d0:	4b56      	ldr	r3, [pc, #344]	; (800622c <low_level_init+0x184>)
 80060d2:	2201      	movs	r2, #1
 80060d4:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80060d6:	2300      	movs	r3, #0
 80060d8:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 80060da:	2380      	movs	r3, #128	; 0x80
 80060dc:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 80060de:	23e1      	movs	r3, #225	; 0xe1
 80060e0:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 80060e2:	2300      	movs	r3, #0
 80060e4:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 80060e6:	2300      	movs	r3, #0
 80060e8:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 80060ea:	2300      	movs	r3, #0
 80060ec:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 80060ee:	4a4f      	ldr	r2, [pc, #316]	; (800622c <low_level_init+0x184>)
 80060f0:	f107 030c 	add.w	r3, r7, #12
 80060f4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 80060f6:	4b4d      	ldr	r3, [pc, #308]	; (800622c <low_level_init+0x184>)
 80060f8:	2201      	movs	r2, #1
 80060fa:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80060fc:	4b4b      	ldr	r3, [pc, #300]	; (800622c <low_level_init+0x184>)
 80060fe:	2200      	movs	r2, #0
 8006100:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8006102:	4b4a      	ldr	r3, [pc, #296]	; (800622c <low_level_init+0x184>)
 8006104:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006108:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800610a:	4848      	ldr	r0, [pc, #288]	; (800622c <low_level_init+0x184>)
 800610c:	f7fb f95a 	bl	80013c4 <HAL_ETH_Init>
 8006110:	4603      	mov	r3, r0
 8006112:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8006116:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800611a:	2b00      	cmp	r3, #0
 800611c:	d108      	bne.n	8006130 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006124:	f043 0304 	orr.w	r3, r3, #4
 8006128:	b2da      	uxtb	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8006130:	2304      	movs	r3, #4
 8006132:	4a40      	ldr	r2, [pc, #256]	; (8006234 <low_level_init+0x18c>)
 8006134:	4940      	ldr	r1, [pc, #256]	; (8006238 <low_level_init+0x190>)
 8006136:	483d      	ldr	r0, [pc, #244]	; (800622c <low_level_init+0x184>)
 8006138:	f7fb fade 	bl	80016f8 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800613c:	2304      	movs	r3, #4
 800613e:	4a3f      	ldr	r2, [pc, #252]	; (800623c <low_level_init+0x194>)
 8006140:	493f      	ldr	r1, [pc, #252]	; (8006240 <low_level_init+0x198>)
 8006142:	483a      	ldr	r0, [pc, #232]	; (800622c <low_level_init+0x184>)
 8006144:	f7fb fb41 	bl	80017ca <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2206      	movs	r2, #6
 800614c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006150:	4b36      	ldr	r3, [pc, #216]	; (800622c <low_level_init+0x184>)
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	781a      	ldrb	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800615c:	4b33      	ldr	r3, [pc, #204]	; (800622c <low_level_init+0x184>)
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	785a      	ldrb	r2, [r3, #1]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006168:	4b30      	ldr	r3, [pc, #192]	; (800622c <low_level_init+0x184>)
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	789a      	ldrb	r2, [r3, #2]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006174:	4b2d      	ldr	r3, [pc, #180]	; (800622c <low_level_init+0x184>)
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	78da      	ldrb	r2, [r3, #3]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006180:	4b2a      	ldr	r3, [pc, #168]	; (800622c <low_level_init+0x184>)
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	791a      	ldrb	r2, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800618c:	4b27      	ldr	r3, [pc, #156]	; (800622c <low_level_init+0x184>)
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	795a      	ldrb	r2, [r3, #5]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800619e:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80061a6:	f043 030a 	orr.w	r3, r3, #10
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 80061b2:	2200      	movs	r2, #0
 80061b4:	2101      	movs	r1, #1
 80061b6:	2001      	movs	r0, #1
 80061b8:	f000 fd7a 	bl	8006cb0 <osSemaphoreNew>
 80061bc:	4603      	mov	r3, r0
 80061be:	4a21      	ldr	r2, [pc, #132]	; (8006244 <low_level_init+0x19c>)
 80061c0:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80061c2:	f107 0314 	add.w	r3, r7, #20
 80061c6:	2224      	movs	r2, #36	; 0x24
 80061c8:	2100      	movs	r1, #0
 80061ca:	4618      	mov	r0, r3
 80061cc:	f010 fc42 	bl	8016a54 <memset>
  attributes.name = "EthIf";
 80061d0:	4b1d      	ldr	r3, [pc, #116]	; (8006248 <low_level_init+0x1a0>)
 80061d2:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80061d4:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80061d8:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 80061da:	2330      	movs	r3, #48	; 0x30
 80061dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 80061de:	f107 0314 	add.w	r3, r7, #20
 80061e2:	461a      	mov	r2, r3
 80061e4:	6879      	ldr	r1, [r7, #4]
 80061e6:	4819      	ldr	r0, [pc, #100]	; (800624c <low_level_init+0x1a4>)
 80061e8:	f000 fb46 	bl	8006878 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80061ec:	480f      	ldr	r0, [pc, #60]	; (800622c <low_level_init+0x184>)
 80061ee:	f7fb fe14 	bl	8001e1a <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80061f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80061f6:	461a      	mov	r2, r3
 80061f8:	211d      	movs	r1, #29
 80061fa:	480c      	ldr	r0, [pc, #48]	; (800622c <low_level_init+0x184>)
 80061fc:	f7fb fd3f 	bl	8001c7e <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8006200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006202:	f043 030b 	orr.w	r3, r3, #11
 8006206:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8006208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620a:	461a      	mov	r2, r3
 800620c:	211d      	movs	r1, #29
 800620e:	4807      	ldr	r0, [pc, #28]	; (800622c <low_level_init+0x184>)
 8006210:	f7fb fd9d 	bl	8001d4e <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8006214:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006218:	461a      	mov	r2, r3
 800621a:	211d      	movs	r1, #29
 800621c:	4803      	ldr	r0, [pc, #12]	; (800622c <low_level_init+0x184>)
 800621e:	f7fb fd2e 	bl	8001c7e <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8006222:	bf00      	nop
 8006224:	3740      	adds	r7, #64	; 0x40
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	2000dd20 	.word	0x2000dd20
 8006230:	40028000 	.word	0x40028000
 8006234:	2000dd68 	.word	0x2000dd68
 8006238:	2000c450 	.word	0x2000c450
 800623c:	2000c4d0 	.word	0x2000c4d0
 8006240:	2000dca0 	.word	0x2000dca0
 8006244:	20000214 	.word	0x20000214
 8006248:	0801974c 	.word	0x0801974c
 800624c:	080064f5 	.word	0x080064f5

08006250 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08a      	sub	sp, #40	; 0x28
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800625a:	4b4b      	ldr	r3, [pc, #300]	; (8006388 <low_level_output+0x138>)
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8006266:	2300      	movs	r3, #0
 8006268:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800626a:	2300      	movs	r3, #0
 800626c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800626e:	2300      	movs	r3, #0
 8006270:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8006272:	4b45      	ldr	r3, [pc, #276]	; (8006388 <low_level_output+0x138>)
 8006274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006276:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	623b      	str	r3, [r7, #32]
 8006280:	e05a      	b.n	8006338 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	da03      	bge.n	8006292 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800628a:	23f8      	movs	r3, #248	; 0xf8
 800628c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8006290:	e05c      	b.n	800634c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	895b      	ldrh	r3, [r3, #10]
 8006296:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8006298:	2300      	movs	r3, #0
 800629a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800629c:	e02f      	b.n	80062fe <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800629e:	69fa      	ldr	r2, [r7, #28]
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	18d0      	adds	r0, r2, r3
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	18d1      	adds	r1, r2, r3
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80062b2:	1a9b      	subs	r3, r3, r2
 80062b4:	461a      	mov	r2, r3
 80062b6:	f010 fba5 	bl	8016a04 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	da03      	bge.n	80062d0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80062c8:	23f8      	movs	r3, #248	; 0xf8
 80062ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80062ce:	e03d      	b.n	800634c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4413      	add	r3, r2
 80062dc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80062e0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80062e2:	68ba      	ldr	r2, [r7, #8]
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80062ec:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80062ee:	697a      	ldr	r2, [r7, #20]
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80062f8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80062fa:	2300      	movs	r3, #0
 80062fc:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	4413      	add	r3, r2
 8006304:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006308:	4293      	cmp	r3, r2
 800630a:	d8c8      	bhi.n	800629e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800630c:	69fa      	ldr	r2, [r7, #28]
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	18d0      	adds	r0, r2, r3
 8006312:	6a3b      	ldr	r3, [r7, #32]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	4413      	add	r3, r2
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	4619      	mov	r1, r3
 800631e:	f010 fb71 	bl	8016a04 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	4413      	add	r3, r2
 8006330:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8006332:	6a3b      	ldr	r3, [r7, #32]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	623b      	str	r3, [r7, #32]
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1a1      	bne.n	8006282 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800633e:	6979      	ldr	r1, [r7, #20]
 8006340:	4811      	ldr	r0, [pc, #68]	; (8006388 <low_level_output+0x138>)
 8006342:	f7fb faaf 	bl	80018a4 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800634c:	4b0e      	ldr	r3, [pc, #56]	; (8006388 <low_level_output+0x138>)
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	f241 0314 	movw	r3, #4116	; 0x1014
 8006354:	4413      	add	r3, r2
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0320 	and.w	r3, r3, #32
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00d      	beq.n	800637c <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8006360:	4b09      	ldr	r3, [pc, #36]	; (8006388 <low_level_output+0x138>)
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	f241 0314 	movw	r3, #4116	; 0x1014
 8006368:	4413      	add	r3, r2
 800636a:	2220      	movs	r2, #32
 800636c:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800636e:	4b06      	ldr	r3, [pc, #24]	; (8006388 <low_level_output+0x138>)
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	f241 0304 	movw	r3, #4100	; 0x1004
 8006376:	4413      	add	r3, r2
 8006378:	2200      	movs	r2, #0
 800637a:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800637c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8006380:	4618      	mov	r0, r3
 8006382:	3728      	adds	r7, #40	; 0x28
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	2000dd20 	.word	0x2000dd20

0800638c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08c      	sub	sp, #48	; 0x30
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8006394:	2300      	movs	r3, #0
 8006396:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8006398:	2300      	movs	r3, #0
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80063a4:	2300      	movs	r3, #0
 80063a6:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80063a8:	2300      	movs	r3, #0
 80063aa:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80063ac:	2300      	movs	r3, #0
 80063ae:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80063b0:	484f      	ldr	r0, [pc, #316]	; (80064f0 <low_level_input+0x164>)
 80063b2:	f7fb fb61 	bl	8001a78 <HAL_ETH_GetReceivedFrame_IT>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <low_level_input+0x34>

    return NULL;
 80063bc:	2300      	movs	r3, #0
 80063be:	e092      	b.n	80064e6 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80063c0:	4b4b      	ldr	r3, [pc, #300]	; (80064f0 <low_level_input+0x164>)
 80063c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80063c6:	4b4a      	ldr	r3, [pc, #296]	; (80064f0 <low_level_input+0x164>)
 80063c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ca:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80063cc:	89fb      	ldrh	r3, [r7, #14]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80063d2:	89fb      	ldrh	r3, [r7, #14]
 80063d4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80063d8:	4619      	mov	r1, r3
 80063da:	2000      	movs	r0, #0
 80063dc:	f005 fb5c 	bl	800ba98 <pbuf_alloc>
 80063e0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80063e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d04b      	beq.n	8006480 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80063e8:	4b41      	ldr	r3, [pc, #260]	; (80064f0 <low_level_input+0x164>)
 80063ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ec:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80063f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80063f6:	e040      	b.n	800647a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	895b      	ldrh	r3, [r3, #10]
 80063fc:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80063fe:	2300      	movs	r3, #0
 8006400:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8006402:	e021      	b.n	8006448 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	18d0      	adds	r0, r2, r3
 800640c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	18d1      	adds	r1, r2, r3
 8006412:	69fa      	ldr	r2, [r7, #28]
 8006414:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8006418:	1a9b      	subs	r3, r3, r2
 800641a:	461a      	mov	r2, r3
 800641c:	f010 faf2 	bl	8016a04 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8006420:	6a3b      	ldr	r3, [r7, #32]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	4413      	add	r3, r2
 8006432:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8006436:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8006442:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8006444:	2300      	movs	r3, #0
 8006446:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8006448:	697a      	ldr	r2, [r7, #20]
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	4413      	add	r3, r2
 800644e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006452:	4293      	cmp	r3, r2
 8006454:	d8d6      	bhi.n	8006404 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8006456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	18d0      	adds	r0, r2, r3
 800645e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	4413      	add	r3, r2
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	4619      	mov	r1, r3
 8006468:	f010 facc 	bl	8016a04 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800646c:	69fa      	ldr	r2, [r7, #28]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	4413      	add	r3, r2
 8006472:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8006474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
 800647a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1bb      	bne.n	80063f8 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8006480:	4b1b      	ldr	r3, [pc, #108]	; (80064f0 <low_level_input+0x164>)
 8006482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006484:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8006486:	2300      	movs	r3, #0
 8006488:	613b      	str	r3, [r7, #16]
 800648a:	e00b      	b.n	80064a4 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006494:	6a3b      	ldr	r3, [r7, #32]
 8006496:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	3301      	adds	r3, #1
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	4b12      	ldr	r3, [pc, #72]	; (80064f0 <low_level_input+0x164>)
 80064a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d3ee      	bcc.n	800648c <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80064ae:	4b10      	ldr	r3, [pc, #64]	; (80064f0 <low_level_input+0x164>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80064b4:	4b0e      	ldr	r3, [pc, #56]	; (80064f0 <low_level_input+0x164>)
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	f241 0314 	movw	r3, #4116	; 0x1014
 80064bc:	4413      	add	r3, r2
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00d      	beq.n	80064e4 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80064c8:	4b09      	ldr	r3, [pc, #36]	; (80064f0 <low_level_input+0x164>)
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	f241 0314 	movw	r3, #4116	; 0x1014
 80064d0:	4413      	add	r3, r2
 80064d2:	2280      	movs	r2, #128	; 0x80
 80064d4:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80064d6:	4b06      	ldr	r3, [pc, #24]	; (80064f0 <low_level_input+0x164>)
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	f241 0308 	movw	r3, #4104	; 0x1008
 80064de:	4413      	add	r3, r2
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
  }
  return p;
 80064e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3730      	adds	r7, #48	; 0x30
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	2000dd20 	.word	0x2000dd20

080064f4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8006500:	4b12      	ldr	r3, [pc, #72]	; (800654c <ethernetif_input+0x58>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006508:	4618      	mov	r0, r3
 800650a:	f000 fc6d 	bl	8006de8 <osSemaphoreAcquire>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1f5      	bne.n	8006500 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8006514:	480e      	ldr	r0, [pc, #56]	; (8006550 <ethernetif_input+0x5c>)
 8006516:	f010 f9e9 	bl	80168ec <sys_mutex_lock>
        p = low_level_input( netif );
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f7ff ff36 	bl	800638c <low_level_input>
 8006520:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00a      	beq.n	800653e <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	68f9      	ldr	r1, [r7, #12]
 800652e:	68b8      	ldr	r0, [r7, #8]
 8006530:	4798      	blx	r3
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8006538:	68b8      	ldr	r0, [r7, #8]
 800653a:	f005 fd91 	bl	800c060 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800653e:	4804      	ldr	r0, [pc, #16]	; (8006550 <ethernetif_input+0x5c>)
 8006540:	f010 f9e3 	bl	801690a <sys_mutex_unlock>
      } while(p!=NULL);
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1e4      	bne.n	8006514 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800654a:	e7d9      	b.n	8006500 <ethernetif_input+0xc>
 800654c:	20000214 	.word	0x20000214
 8006550:	2000f578 	.word	0x2000f578

08006554 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d106      	bne.n	8006570 <ethernetif_init+0x1c>
 8006562:	4b0e      	ldr	r3, [pc, #56]	; (800659c <ethernetif_init+0x48>)
 8006564:	f44f 720c 	mov.w	r2, #560	; 0x230
 8006568:	490d      	ldr	r1, [pc, #52]	; (80065a0 <ethernetif_init+0x4c>)
 800656a:	480e      	ldr	r0, [pc, #56]	; (80065a4 <ethernetif_init+0x50>)
 800656c:	f010 febe 	bl	80172ec <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2273      	movs	r2, #115	; 0x73
 8006574:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2274      	movs	r2, #116	; 0x74
 800657c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a09      	ldr	r2, [pc, #36]	; (80065a8 <ethernetif_init+0x54>)
 8006584:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a08      	ldr	r2, [pc, #32]	; (80065ac <ethernetif_init+0x58>)
 800658a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f7ff fd8b 	bl	80060a8 <low_level_init>

  return ERR_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3708      	adds	r7, #8
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	08019754 	.word	0x08019754
 80065a0:	08019770 	.word	0x08019770
 80065a4:	08019780 	.word	0x08019780
 80065a8:	08014a99 	.word	0x08014a99
 80065ac:	08006251 	.word	0x08006251

080065b0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80065b4:	f7fa fdf4 	bl	80011a0 <HAL_GetTick>
 80065b8:	4603      	mov	r3, r0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80065d0:	f107 0308 	add.w	r3, r7, #8
 80065d4:	461a      	mov	r2, r3
 80065d6:	2101      	movs	r1, #1
 80065d8:	4816      	ldr	r0, [pc, #88]	; (8006634 <ethernetif_set_link+0x74>)
 80065da:	f7fb fb50 	bl	8001c7e <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80065ee:	f003 0304 	and.w	r3, r3, #4
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d108      	bne.n	8006608 <ethernetif_set_link+0x48>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d005      	beq.n	8006608 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4618      	mov	r0, r3
 8006602:	f005 f917 	bl	800b834 <netif_set_link_up>
 8006606:	e011      	b.n	800662c <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006610:	089b      	lsrs	r3, r3, #2
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b00      	cmp	r3, #0
 800661a:	d007      	beq.n	800662c <ethernetif_set_link+0x6c>
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d104      	bne.n	800662c <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4618      	mov	r0, r3
 8006628:	f005 f93c 	bl	800b8a4 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800662c:	20c8      	movs	r0, #200	; 0xc8
 800662e:	f000 f9c9 	bl	80069c4 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006632:	e7cd      	b.n	80065d0 <ethernetif_set_link+0x10>
 8006634:	2000dd20 	.word	0x2000dd20

08006638 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8006644:	2300      	movs	r3, #0
 8006646:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800664e:	089b      	lsrs	r3, r3, #2
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d05d      	beq.n	8006716 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800665a:	4b34      	ldr	r3, [pc, #208]	; (800672c <ethernetif_update_config+0xf4>)
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d03f      	beq.n	80066e2 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8006662:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006666:	2100      	movs	r1, #0
 8006668:	4830      	ldr	r0, [pc, #192]	; (800672c <ethernetif_update_config+0xf4>)
 800666a:	f7fb fb70 	bl	8001d4e <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800666e:	f7fa fd97 	bl	80011a0 <HAL_GetTick>
 8006672:	4603      	mov	r3, r0
 8006674:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006676:	f107 0308 	add.w	r3, r7, #8
 800667a:	461a      	mov	r2, r3
 800667c:	2101      	movs	r1, #1
 800667e:	482b      	ldr	r0, [pc, #172]	; (800672c <ethernetif_update_config+0xf4>)
 8006680:	f7fb fafd 	bl	8001c7e <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8006684:	f7fa fd8c 	bl	80011a0 <HAL_GetTick>
 8006688:	4602      	mov	r2, r0
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006692:	d828      	bhi.n	80066e6 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0eb      	beq.n	8006676 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800669e:	f107 0308 	add.w	r3, r7, #8
 80066a2:	461a      	mov	r2, r3
 80066a4:	2110      	movs	r1, #16
 80066a6:	4821      	ldr	r0, [pc, #132]	; (800672c <ethernetif_update_config+0xf4>)
 80066a8:	f7fb fae9 	bl	8001c7e <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f003 0304 	and.w	r3, r3, #4
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d004      	beq.n	80066c0 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80066b6:	4b1d      	ldr	r3, [pc, #116]	; (800672c <ethernetif_update_config+0xf4>)
 80066b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066bc:	60da      	str	r2, [r3, #12]
 80066be:	e002      	b.n	80066c6 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80066c0:	4b1a      	ldr	r3, [pc, #104]	; (800672c <ethernetif_update_config+0xf4>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d003      	beq.n	80066d8 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 80066d0:	4b16      	ldr	r3, [pc, #88]	; (800672c <ethernetif_update_config+0xf4>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	609a      	str	r2, [r3, #8]
 80066d6:	e016      	b.n	8006706 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 80066d8:	4b14      	ldr	r3, [pc, #80]	; (800672c <ethernetif_update_config+0xf4>)
 80066da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80066de:	609a      	str	r2, [r3, #8]
 80066e0:	e011      	b.n	8006706 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 80066e2:	bf00      	nop
 80066e4:	e000      	b.n	80066e8 <ethernetif_update_config+0xb0>
          goto error;
 80066e6:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80066e8:	4b10      	ldr	r3, [pc, #64]	; (800672c <ethernetif_update_config+0xf4>)
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	08db      	lsrs	r3, r3, #3
 80066ee:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80066f0:	4b0e      	ldr	r3, [pc, #56]	; (800672c <ethernetif_update_config+0xf4>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80066f8:	4313      	orrs	r3, r2
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	2100      	movs	r1, #0
 8006700:	480a      	ldr	r0, [pc, #40]	; (800672c <ethernetif_update_config+0xf4>)
 8006702:	f7fb fb24 	bl	8001d4e <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8006706:	2100      	movs	r1, #0
 8006708:	4808      	ldr	r0, [pc, #32]	; (800672c <ethernetif_update_config+0xf4>)
 800670a:	f7fb fbe5 	bl	8001ed8 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800670e:	4807      	ldr	r0, [pc, #28]	; (800672c <ethernetif_update_config+0xf4>)
 8006710:	f7fb fb83 	bl	8001e1a <HAL_ETH_Start>
 8006714:	e002      	b.n	800671c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8006716:	4805      	ldr	r0, [pc, #20]	; (800672c <ethernetif_update_config+0xf4>)
 8006718:	f7fb fbae 	bl	8001e78 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 f807 	bl	8006730 <ethernetif_notify_conn_changed>
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	2000dd20 	.word	0x2000dd20

08006730 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006748:	bf00      	nop
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
	...

08006754 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800675a:	f3ef 8305 	mrs	r3, IPSR
 800675e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006760:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10f      	bne.n	8006786 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006766:	f3ef 8310 	mrs	r3, PRIMASK
 800676a:	607b      	str	r3, [r7, #4]
  return(result);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d105      	bne.n	800677e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006772:	f3ef 8311 	mrs	r3, BASEPRI
 8006776:	603b      	str	r3, [r7, #0]
  return(result);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d007      	beq.n	800678e <osKernelInitialize+0x3a>
 800677e:	4b0e      	ldr	r3, [pc, #56]	; (80067b8 <osKernelInitialize+0x64>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2b02      	cmp	r3, #2
 8006784:	d103      	bne.n	800678e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006786:	f06f 0305 	mvn.w	r3, #5
 800678a:	60fb      	str	r3, [r7, #12]
 800678c:	e00c      	b.n	80067a8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800678e:	4b0a      	ldr	r3, [pc, #40]	; (80067b8 <osKernelInitialize+0x64>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d105      	bne.n	80067a2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006796:	4b08      	ldr	r3, [pc, #32]	; (80067b8 <osKernelInitialize+0x64>)
 8006798:	2201      	movs	r2, #1
 800679a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800679c:	2300      	movs	r3, #0
 800679e:	60fb      	str	r3, [r7, #12]
 80067a0:	e002      	b.n	80067a8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80067a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80067a8:	68fb      	ldr	r3, [r7, #12]
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	20000218 	.word	0x20000218

080067bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067c2:	f3ef 8305 	mrs	r3, IPSR
 80067c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80067c8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10f      	bne.n	80067ee <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067ce:	f3ef 8310 	mrs	r3, PRIMASK
 80067d2:	607b      	str	r3, [r7, #4]
  return(result);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80067da:	f3ef 8311 	mrs	r3, BASEPRI
 80067de:	603b      	str	r3, [r7, #0]
  return(result);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d007      	beq.n	80067f6 <osKernelStart+0x3a>
 80067e6:	4b0f      	ldr	r3, [pc, #60]	; (8006824 <osKernelStart+0x68>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d103      	bne.n	80067f6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80067ee:	f06f 0305 	mvn.w	r3, #5
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	e010      	b.n	8006818 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80067f6:	4b0b      	ldr	r3, [pc, #44]	; (8006824 <osKernelStart+0x68>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d109      	bne.n	8006812 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80067fe:	f7ff ffa1 	bl	8006744 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006802:	4b08      	ldr	r3, [pc, #32]	; (8006824 <osKernelStart+0x68>)
 8006804:	2202      	movs	r2, #2
 8006806:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006808:	f002 f8f0 	bl	80089ec <vTaskStartScheduler>
      stat = osOK;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	e002      	b.n	8006818 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8006812:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006816:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006818:	68fb      	ldr	r3, [r7, #12]
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	20000218 	.word	0x20000218

08006828 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800682e:	f3ef 8305 	mrs	r3, IPSR
 8006832:	60bb      	str	r3, [r7, #8]
  return(result);
 8006834:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10f      	bne.n	800685a <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800683a:	f3ef 8310 	mrs	r3, PRIMASK
 800683e:	607b      	str	r3, [r7, #4]
  return(result);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d105      	bne.n	8006852 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006846:	f3ef 8311 	mrs	r3, BASEPRI
 800684a:	603b      	str	r3, [r7, #0]
  return(result);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d007      	beq.n	8006862 <osKernelGetTickCount+0x3a>
 8006852:	4b08      	ldr	r3, [pc, #32]	; (8006874 <osKernelGetTickCount+0x4c>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2b02      	cmp	r3, #2
 8006858:	d103      	bne.n	8006862 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800685a:	f002 f9ef 	bl	8008c3c <xTaskGetTickCountFromISR>
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	e002      	b.n	8006868 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8006862:	f002 f9db 	bl	8008c1c <xTaskGetTickCount>
 8006866:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8006868:	68fb      	ldr	r3, [r7, #12]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000218 	.word	0x20000218

08006878 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006878:	b580      	push	{r7, lr}
 800687a:	b090      	sub	sp, #64	; 0x40
 800687c:	af04      	add	r7, sp, #16
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006884:	2300      	movs	r3, #0
 8006886:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006888:	f3ef 8305 	mrs	r3, IPSR
 800688c:	61fb      	str	r3, [r7, #28]
  return(result);
 800688e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006890:	2b00      	cmp	r3, #0
 8006892:	f040 808f 	bne.w	80069b4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006896:	f3ef 8310 	mrs	r3, PRIMASK
 800689a:	61bb      	str	r3, [r7, #24]
  return(result);
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d105      	bne.n	80068ae <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80068a2:	f3ef 8311 	mrs	r3, BASEPRI
 80068a6:	617b      	str	r3, [r7, #20]
  return(result);
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <osThreadNew+0x3e>
 80068ae:	4b44      	ldr	r3, [pc, #272]	; (80069c0 <osThreadNew+0x148>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d07e      	beq.n	80069b4 <osThreadNew+0x13c>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d07b      	beq.n	80069b4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80068bc:	2380      	movs	r3, #128	; 0x80
 80068be:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80068c0:	2318      	movs	r3, #24
 80068c2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80068c4:	2300      	movs	r3, #0
 80068c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80068c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068cc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d045      	beq.n	8006960 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d002      	beq.n	80068e2 <osThreadNew+0x6a>
        name = attr->name;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d008      	beq.n	8006908 <osThreadNew+0x90>
 80068f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f8:	2b38      	cmp	r3, #56	; 0x38
 80068fa:	d805      	bhi.n	8006908 <osThreadNew+0x90>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <osThreadNew+0x94>
        return (NULL);
 8006908:	2300      	movs	r3, #0
 800690a:	e054      	b.n	80069b6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d003      	beq.n	800691c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	089b      	lsrs	r3, r3, #2
 800691a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00e      	beq.n	8006942 <osThreadNew+0xca>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	2b5b      	cmp	r3, #91	; 0x5b
 800692a:	d90a      	bls.n	8006942 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006930:	2b00      	cmp	r3, #0
 8006932:	d006      	beq.n	8006942 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d002      	beq.n	8006942 <osThreadNew+0xca>
        mem = 1;
 800693c:	2301      	movs	r3, #1
 800693e:	623b      	str	r3, [r7, #32]
 8006940:	e010      	b.n	8006964 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10c      	bne.n	8006964 <osThreadNew+0xec>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d108      	bne.n	8006964 <osThreadNew+0xec>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d104      	bne.n	8006964 <osThreadNew+0xec>
          mem = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	623b      	str	r3, [r7, #32]
 800695e:	e001      	b.n	8006964 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006960:	2300      	movs	r3, #0
 8006962:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006964:	6a3b      	ldr	r3, [r7, #32]
 8006966:	2b01      	cmp	r3, #1
 8006968:	d110      	bne.n	800698c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006972:	9202      	str	r2, [sp, #8]
 8006974:	9301      	str	r3, [sp, #4]
 8006976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800697e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f001 fe53 	bl	800862c <xTaskCreateStatic>
 8006986:	4603      	mov	r3, r0
 8006988:	613b      	str	r3, [r7, #16]
 800698a:	e013      	b.n	80069b4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d110      	bne.n	80069b4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006994:	b29a      	uxth	r2, r3
 8006996:	f107 0310 	add.w	r3, r7, #16
 800699a:	9301      	str	r3, [sp, #4]
 800699c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f001 fea4 	bl	80086f2 <xTaskCreate>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d001      	beq.n	80069b4 <osThreadNew+0x13c>
          hTask = NULL;
 80069b0:	2300      	movs	r3, #0
 80069b2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069b4:	693b      	ldr	r3, [r7, #16]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3730      	adds	r7, #48	; 0x30
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	20000218 	.word	0x20000218

080069c4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069cc:	f3ef 8305 	mrs	r3, IPSR
 80069d0:	613b      	str	r3, [r7, #16]
  return(result);
 80069d2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10f      	bne.n	80069f8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069d8:	f3ef 8310 	mrs	r3, PRIMASK
 80069dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d105      	bne.n	80069f0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80069e4:	f3ef 8311 	mrs	r3, BASEPRI
 80069e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d007      	beq.n	8006a00 <osDelay+0x3c>
 80069f0:	4b0a      	ldr	r3, [pc, #40]	; (8006a1c <osDelay+0x58>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d103      	bne.n	8006a00 <osDelay+0x3c>
    stat = osErrorISR;
 80069f8:	f06f 0305 	mvn.w	r3, #5
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	e007      	b.n	8006a10 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006a00:	2300      	movs	r3, #0
 8006a02:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d002      	beq.n	8006a10 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f001 ffb8 	bl	8008980 <vTaskDelay>
    }
  }

  return (stat);
 8006a10:	697b      	ldr	r3, [r7, #20]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3718      	adds	r7, #24
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000218 	.word	0x20000218

08006a20 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08a      	sub	sp, #40	; 0x28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a2c:	f3ef 8305 	mrs	r3, IPSR
 8006a30:	613b      	str	r3, [r7, #16]
  return(result);
 8006a32:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f040 8085 	bne.w	8006b44 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a3e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d105      	bne.n	8006a52 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a46:	f3ef 8311 	mrs	r3, BASEPRI
 8006a4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <osMutexNew+0x3a>
 8006a52:	4b3f      	ldr	r3, [pc, #252]	; (8006b50 <osMutexNew+0x130>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d074      	beq.n	8006b44 <osMutexNew+0x124>
    if (attr != NULL) {
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <osMutexNew+0x48>
      type = attr->attr_bits;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	623b      	str	r3, [r7, #32]
 8006a66:	e001      	b.n	8006a6c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d002      	beq.n	8006a7c <osMutexNew+0x5c>
      rmtx = 1U;
 8006a76:	2301      	movs	r3, #1
 8006a78:	61fb      	str	r3, [r7, #28]
 8006a7a:	e001      	b.n	8006a80 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d15c      	bne.n	8006b44 <osMutexNew+0x124>
      mem = -1;
 8006a8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a8e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d015      	beq.n	8006ac2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d006      	beq.n	8006aac <osMutexNew+0x8c>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	2b4f      	cmp	r3, #79	; 0x4f
 8006aa4:	d902      	bls.n	8006aac <osMutexNew+0x8c>
          mem = 1;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	61bb      	str	r3, [r7, #24]
 8006aaa:	e00c      	b.n	8006ac6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d108      	bne.n	8006ac6 <osMutexNew+0xa6>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d104      	bne.n	8006ac6 <osMutexNew+0xa6>
            mem = 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	61bb      	str	r3, [r7, #24]
 8006ac0:	e001      	b.n	8006ac6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d112      	bne.n	8006af2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d007      	beq.n	8006ae2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	2004      	movs	r0, #4
 8006ada:	f000 fe1a 	bl	8007712 <xQueueCreateMutexStatic>
 8006ade:	6278      	str	r0, [r7, #36]	; 0x24
 8006ae0:	e016      	b.n	8006b10 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	2001      	movs	r0, #1
 8006aea:	f000 fe12 	bl	8007712 <xQueueCreateMutexStatic>
 8006aee:	6278      	str	r0, [r7, #36]	; 0x24
 8006af0:	e00e      	b.n	8006b10 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10b      	bne.n	8006b10 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d004      	beq.n	8006b08 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8006afe:	2004      	movs	r0, #4
 8006b00:	f000 fdef 	bl	80076e2 <xQueueCreateMutex>
 8006b04:	6278      	str	r0, [r7, #36]	; 0x24
 8006b06:	e003      	b.n	8006b10 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8006b08:	2001      	movs	r0, #1
 8006b0a:	f000 fdea 	bl	80076e2 <xQueueCreateMutex>
 8006b0e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00c      	beq.n	8006b30 <osMutexNew+0x110>
        if (attr != NULL) {
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d003      	beq.n	8006b24 <osMutexNew+0x104>
          name = attr->name;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	617b      	str	r3, [r7, #20]
 8006b22:	e001      	b.n	8006b28 <osMutexNew+0x108>
        } else {
          name = NULL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8006b28:	6979      	ldr	r1, [r7, #20]
 8006b2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b2c:	f001 fcf6 	bl	800851c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d006      	beq.n	8006b44 <osMutexNew+0x124>
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d003      	beq.n	8006b44 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3e:	f043 0301 	orr.w	r3, r3, #1
 8006b42:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3728      	adds	r7, #40	; 0x28
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000218 	.word	0x20000218

08006b54 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b088      	sub	sp, #32
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f023 0301 	bic.w	r3, r3, #1
 8006b64:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f003 0301 	and.w	r3, r3, #1
 8006b6c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b72:	f3ef 8305 	mrs	r3, IPSR
 8006b76:	613b      	str	r3, [r7, #16]
  return(result);
 8006b78:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10f      	bne.n	8006b9e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b82:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d105      	bne.n	8006b96 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b8a:	f3ef 8311 	mrs	r3, BASEPRI
 8006b8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d007      	beq.n	8006ba6 <osMutexAcquire+0x52>
 8006b96:	4b1d      	ldr	r3, [pc, #116]	; (8006c0c <osMutexAcquire+0xb8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d103      	bne.n	8006ba6 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8006b9e:	f06f 0305 	mvn.w	r3, #5
 8006ba2:	61fb      	str	r3, [r7, #28]
 8006ba4:	e02c      	b.n	8006c00 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d103      	bne.n	8006bb4 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8006bac:	f06f 0303 	mvn.w	r3, #3
 8006bb0:	61fb      	str	r3, [r7, #28]
 8006bb2:	e025      	b.n	8006c00 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d011      	beq.n	8006bde <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006bba:	6839      	ldr	r1, [r7, #0]
 8006bbc:	69b8      	ldr	r0, [r7, #24]
 8006bbe:	f000 fdf9 	bl	80077b4 <xQueueTakeMutexRecursive>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d01b      	beq.n	8006c00 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8006bce:	f06f 0301 	mvn.w	r3, #1
 8006bd2:	61fb      	str	r3, [r7, #28]
 8006bd4:	e014      	b.n	8006c00 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8006bd6:	f06f 0302 	mvn.w	r3, #2
 8006bda:	61fb      	str	r3, [r7, #28]
 8006bdc:	e010      	b.n	8006c00 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006bde:	6839      	ldr	r1, [r7, #0]
 8006be0:	69b8      	ldr	r0, [r7, #24]
 8006be2:	f001 f9b3 	bl	8007f4c <xQueueSemaphoreTake>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d009      	beq.n	8006c00 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8006bf2:	f06f 0301 	mvn.w	r3, #1
 8006bf6:	61fb      	str	r3, [r7, #28]
 8006bf8:	e002      	b.n	8006c00 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8006bfa:	f06f 0302 	mvn.w	r3, #2
 8006bfe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006c00:	69fb      	ldr	r3, [r7, #28]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3720      	adds	r7, #32
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000218 	.word	0x20000218

08006c10 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f023 0301 	bic.w	r3, r3, #1
 8006c1e:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c2c:	f3ef 8305 	mrs	r3, IPSR
 8006c30:	613b      	str	r3, [r7, #16]
  return(result);
 8006c32:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10f      	bne.n	8006c58 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c38:	f3ef 8310 	mrs	r3, PRIMASK
 8006c3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d105      	bne.n	8006c50 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006c44:	f3ef 8311 	mrs	r3, BASEPRI
 8006c48:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d007      	beq.n	8006c60 <osMutexRelease+0x50>
 8006c50:	4b16      	ldr	r3, [pc, #88]	; (8006cac <osMutexRelease+0x9c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d103      	bne.n	8006c60 <osMutexRelease+0x50>
    stat = osErrorISR;
 8006c58:	f06f 0305 	mvn.w	r3, #5
 8006c5c:	61fb      	str	r3, [r7, #28]
 8006c5e:	e01f      	b.n	8006ca0 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d103      	bne.n	8006c6e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8006c66:	f06f 0303 	mvn.w	r3, #3
 8006c6a:	61fb      	str	r3, [r7, #28]
 8006c6c:	e018      	b.n	8006ca0 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d009      	beq.n	8006c88 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006c74:	69b8      	ldr	r0, [r7, #24]
 8006c76:	f000 fd67 	bl	8007748 <xQueueGiveMutexRecursive>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d00f      	beq.n	8006ca0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8006c80:	f06f 0302 	mvn.w	r3, #2
 8006c84:	61fb      	str	r3, [r7, #28]
 8006c86:	e00b      	b.n	8006ca0 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006c88:	2300      	movs	r3, #0
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	69b8      	ldr	r0, [r7, #24]
 8006c90:	f000 fe3a 	bl	8007908 <xQueueGenericSend>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d002      	beq.n	8006ca0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8006c9a:	f06f 0302 	mvn.w	r3, #2
 8006c9e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8006ca0:	69fb      	ldr	r3, [r7, #28]
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3720      	adds	r7, #32
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	20000218 	.word	0x20000218

08006cb0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b08c      	sub	sp, #48	; 0x30
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cc0:	f3ef 8305 	mrs	r3, IPSR
 8006cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8006cc6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f040 8086 	bne.w	8006dda <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cce:	f3ef 8310 	mrs	r3, PRIMASK
 8006cd2:	617b      	str	r3, [r7, #20]
  return(result);
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d105      	bne.n	8006ce6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006cda:	f3ef 8311 	mrs	r3, BASEPRI
 8006cde:	613b      	str	r3, [r7, #16]
  return(result);
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <osSemaphoreNew+0x3e>
 8006ce6:	4b3f      	ldr	r3, [pc, #252]	; (8006de4 <osSemaphoreNew+0x134>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d075      	beq.n	8006dda <osSemaphoreNew+0x12a>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d072      	beq.n	8006dda <osSemaphoreNew+0x12a>
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d86e      	bhi.n	8006dda <osSemaphoreNew+0x12a>
    mem = -1;
 8006cfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d00:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d015      	beq.n	8006d34 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d006      	beq.n	8006d1e <osSemaphoreNew+0x6e>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	2b4f      	cmp	r3, #79	; 0x4f
 8006d16:	d902      	bls.n	8006d1e <osSemaphoreNew+0x6e>
        mem = 1;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	623b      	str	r3, [r7, #32]
 8006d1c:	e00c      	b.n	8006d38 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d108      	bne.n	8006d38 <osSemaphoreNew+0x88>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d104      	bne.n	8006d38 <osSemaphoreNew+0x88>
          mem = 0;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	623b      	str	r3, [r7, #32]
 8006d32:	e001      	b.n	8006d38 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8006d34:	2300      	movs	r3, #0
 8006d36:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d3e:	d04c      	beq.n	8006dda <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d128      	bne.n	8006d98 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8006d46:	6a3b      	ldr	r3, [r7, #32]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d10a      	bne.n	8006d62 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	2203      	movs	r2, #3
 8006d52:	9200      	str	r2, [sp, #0]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2100      	movs	r1, #0
 8006d58:	2001      	movs	r0, #1
 8006d5a:	f000 fbc1 	bl	80074e0 <xQueueGenericCreateStatic>
 8006d5e:	6278      	str	r0, [r7, #36]	; 0x24
 8006d60:	e005      	b.n	8006d6e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8006d62:	2203      	movs	r2, #3
 8006d64:	2100      	movs	r1, #0
 8006d66:	2001      	movs	r0, #1
 8006d68:	f000 fc3c 	bl	80075e4 <xQueueGenericCreate>
 8006d6c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d022      	beq.n	8006dba <osSemaphoreNew+0x10a>
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01f      	beq.n	8006dba <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	2100      	movs	r1, #0
 8006d80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d82:	f000 fdc1 	bl	8007908 <xQueueGenericSend>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d016      	beq.n	8006dba <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8006d8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d8e:	f001 fa77 	bl	8008280 <vQueueDelete>
            hSemaphore = NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	627b      	str	r3, [r7, #36]	; 0x24
 8006d96:	e010      	b.n	8006dba <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8006d98:	6a3b      	ldr	r3, [r7, #32]
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d108      	bne.n	8006db0 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	461a      	mov	r2, r3
 8006da4:	68b9      	ldr	r1, [r7, #8]
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 fd3c 	bl	8007824 <xQueueCreateCountingSemaphoreStatic>
 8006dac:	6278      	str	r0, [r7, #36]	; 0x24
 8006dae:	e004      	b.n	8006dba <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 fd71 	bl	800789a <xQueueCreateCountingSemaphore>
 8006db8:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00c      	beq.n	8006dda <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <osSemaphoreNew+0x11e>
          name = attr->name;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	61fb      	str	r3, [r7, #28]
 8006dcc:	e001      	b.n	8006dd2 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006dd2:	69f9      	ldr	r1, [r7, #28]
 8006dd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006dd6:	f001 fba1 	bl	800851c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3728      	adds	r7, #40	; 0x28
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	20000218 	.word	0x20000218

08006de8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b088      	sub	sp, #32
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006df6:	2300      	movs	r3, #0
 8006df8:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d103      	bne.n	8006e08 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006e00:	f06f 0303 	mvn.w	r3, #3
 8006e04:	61fb      	str	r3, [r7, #28]
 8006e06:	e04b      	b.n	8006ea0 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e08:	f3ef 8305 	mrs	r3, IPSR
 8006e0c:	617b      	str	r3, [r7, #20]
  return(result);
 8006e0e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10f      	bne.n	8006e34 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e14:	f3ef 8310 	mrs	r3, PRIMASK
 8006e18:	613b      	str	r3, [r7, #16]
  return(result);
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d105      	bne.n	8006e2c <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006e20:	f3ef 8311 	mrs	r3, BASEPRI
 8006e24:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d026      	beq.n	8006e7a <osSemaphoreAcquire+0x92>
 8006e2c:	4b1f      	ldr	r3, [pc, #124]	; (8006eac <osSemaphoreAcquire+0xc4>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d122      	bne.n	8006e7a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8006e3a:	f06f 0303 	mvn.w	r3, #3
 8006e3e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8006e40:	e02d      	b.n	8006e9e <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006e46:	f107 0308 	add.w	r3, r7, #8
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	69b8      	ldr	r0, [r7, #24]
 8006e50:	f001 f990 	bl	8008174 <xQueueReceiveFromISR>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d003      	beq.n	8006e62 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8006e5a:	f06f 0302 	mvn.w	r3, #2
 8006e5e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8006e60:	e01d      	b.n	8006e9e <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d01a      	beq.n	8006e9e <osSemaphoreAcquire+0xb6>
 8006e68:	4b11      	ldr	r3, [pc, #68]	; (8006eb0 <osSemaphoreAcquire+0xc8>)
 8006e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e6e:	601a      	str	r2, [r3, #0]
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8006e78:	e011      	b.n	8006e9e <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	69b8      	ldr	r0, [r7, #24]
 8006e7e:	f001 f865 	bl	8007f4c <xQueueSemaphoreTake>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d00b      	beq.n	8006ea0 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8006e8e:	f06f 0301 	mvn.w	r3, #1
 8006e92:	61fb      	str	r3, [r7, #28]
 8006e94:	e004      	b.n	8006ea0 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8006e96:	f06f 0302 	mvn.w	r3, #2
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	e000      	b.n	8006ea0 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8006e9e:	bf00      	nop
      }
    }
  }

  return (stat);
 8006ea0:	69fb      	ldr	r3, [r7, #28]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	20000218 	.word	0x20000218
 8006eb0:	e000ed04 	.word	0xe000ed04

08006eb4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b088      	sub	sp, #32
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d103      	bne.n	8006ed2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006eca:	f06f 0303 	mvn.w	r3, #3
 8006ece:	61fb      	str	r3, [r7, #28]
 8006ed0:	e03e      	b.n	8006f50 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ed2:	f3ef 8305 	mrs	r3, IPSR
 8006ed6:	617b      	str	r3, [r7, #20]
  return(result);
 8006ed8:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10f      	bne.n	8006efe <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ede:	f3ef 8310 	mrs	r3, PRIMASK
 8006ee2:	613b      	str	r3, [r7, #16]
  return(result);
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d105      	bne.n	8006ef6 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006eea:	f3ef 8311 	mrs	r3, BASEPRI
 8006eee:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d01e      	beq.n	8006f34 <osSemaphoreRelease+0x80>
 8006ef6:	4b19      	ldr	r3, [pc, #100]	; (8006f5c <osSemaphoreRelease+0xa8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d11a      	bne.n	8006f34 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8006efe:	2300      	movs	r3, #0
 8006f00:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006f02:	f107 0308 	add.w	r3, r7, #8
 8006f06:	4619      	mov	r1, r3
 8006f08:	69b8      	ldr	r0, [r7, #24]
 8006f0a:	f000 fea3 	bl	8007c54 <xQueueGiveFromISR>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d003      	beq.n	8006f1c <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8006f14:	f06f 0302 	mvn.w	r3, #2
 8006f18:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006f1a:	e018      	b.n	8006f4e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d015      	beq.n	8006f4e <osSemaphoreRelease+0x9a>
 8006f22:	4b0f      	ldr	r3, [pc, #60]	; (8006f60 <osSemaphoreRelease+0xac>)
 8006f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f28:	601a      	str	r2, [r3, #0]
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006f32:	e00c      	b.n	8006f4e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006f34:	2300      	movs	r3, #0
 8006f36:	2200      	movs	r2, #0
 8006f38:	2100      	movs	r1, #0
 8006f3a:	69b8      	ldr	r0, [r7, #24]
 8006f3c:	f000 fce4 	bl	8007908 <xQueueGenericSend>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d004      	beq.n	8006f50 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8006f46:	f06f 0302 	mvn.w	r3, #2
 8006f4a:	61fb      	str	r3, [r7, #28]
 8006f4c:	e000      	b.n	8006f50 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006f4e:	bf00      	nop
    }
  }

  return (stat);
 8006f50:	69fb      	ldr	r3, [r7, #28]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3720      	adds	r7, #32
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000218 	.word	0x20000218
 8006f60:	e000ed04 	.word	0xe000ed04

08006f64 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08c      	sub	sp, #48	; 0x30
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006f70:	2300      	movs	r3, #0
 8006f72:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f74:	f3ef 8305 	mrs	r3, IPSR
 8006f78:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f7a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d16f      	bne.n	8007060 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f80:	f3ef 8310 	mrs	r3, PRIMASK
 8006f84:	617b      	str	r3, [r7, #20]
  return(result);
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d105      	bne.n	8006f98 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006f8c:	f3ef 8311 	mrs	r3, BASEPRI
 8006f90:	613b      	str	r3, [r7, #16]
  return(result);
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <osMessageQueueNew+0x3c>
 8006f98:	4b34      	ldr	r3, [pc, #208]	; (800706c <osMessageQueueNew+0x108>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d05f      	beq.n	8007060 <osMessageQueueNew+0xfc>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d05c      	beq.n	8007060 <osMessageQueueNew+0xfc>
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d059      	beq.n	8007060 <osMessageQueueNew+0xfc>
    mem = -1;
 8006fac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fb0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d029      	beq.n	800700c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d012      	beq.n	8006fe6 <osMessageQueueNew+0x82>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	2b4f      	cmp	r3, #79	; 0x4f
 8006fc6:	d90e      	bls.n	8006fe6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	695a      	ldr	r2, [r3, #20]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	68b9      	ldr	r1, [r7, #8]
 8006fd8:	fb01 f303 	mul.w	r3, r1, r3
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d302      	bcc.n	8006fe6 <osMessageQueueNew+0x82>
        mem = 1;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	623b      	str	r3, [r7, #32]
 8006fe4:	e014      	b.n	8007010 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d110      	bne.n	8007010 <osMessageQueueNew+0xac>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10c      	bne.n	8007010 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d108      	bne.n	8007010 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d104      	bne.n	8007010 <osMessageQueueNew+0xac>
          mem = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	623b      	str	r3, [r7, #32]
 800700a:	e001      	b.n	8007010 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800700c:	2300      	movs	r3, #0
 800700e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d10b      	bne.n	800702e <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691a      	ldr	r2, [r3, #16]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	2100      	movs	r1, #0
 8007020:	9100      	str	r1, [sp, #0]
 8007022:	68b9      	ldr	r1, [r7, #8]
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	f000 fa5b 	bl	80074e0 <xQueueGenericCreateStatic>
 800702a:	6278      	str	r0, [r7, #36]	; 0x24
 800702c:	e008      	b.n	8007040 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800702e:	6a3b      	ldr	r3, [r7, #32]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d105      	bne.n	8007040 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007034:	2200      	movs	r2, #0
 8007036:	68b9      	ldr	r1, [r7, #8]
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f000 fad3 	bl	80075e4 <xQueueGenericCreate>
 800703e:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00c      	beq.n	8007060 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <osMessageQueueNew+0xf0>
        name = attr->name;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	61fb      	str	r3, [r7, #28]
 8007052:	e001      	b.n	8007058 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8007054:	2300      	movs	r3, #0
 8007056:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8007058:	69f9      	ldr	r1, [r7, #28]
 800705a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800705c:	f001 fa5e 	bl	800851c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007062:	4618      	mov	r0, r3
 8007064:	3728      	adds	r7, #40	; 0x28
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	20000218 	.word	0x20000218

08007070 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007070:	b580      	push	{r7, lr}
 8007072:	b08a      	sub	sp, #40	; 0x28
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	603b      	str	r3, [r7, #0]
 800707c:	4613      	mov	r3, r2
 800707e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007084:	2300      	movs	r3, #0
 8007086:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007088:	f3ef 8305 	mrs	r3, IPSR
 800708c:	61fb      	str	r3, [r7, #28]
  return(result);
 800708e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10f      	bne.n	80070b4 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007094:	f3ef 8310 	mrs	r3, PRIMASK
 8007098:	61bb      	str	r3, [r7, #24]
  return(result);
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80070a0:	f3ef 8311 	mrs	r3, BASEPRI
 80070a4:	617b      	str	r3, [r7, #20]
  return(result);
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d02c      	beq.n	8007106 <osMessageQueuePut+0x96>
 80070ac:	4b28      	ldr	r3, [pc, #160]	; (8007150 <osMessageQueuePut+0xe0>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d128      	bne.n	8007106 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d005      	beq.n	80070c6 <osMessageQueuePut+0x56>
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <osMessageQueuePut+0x56>
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80070c6:	f06f 0303 	mvn.w	r3, #3
 80070ca:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80070cc:	e039      	b.n	8007142 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80070ce:	2300      	movs	r3, #0
 80070d0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80070d2:	f107 0210 	add.w	r2, r7, #16
 80070d6:	2300      	movs	r3, #0
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	6a38      	ldr	r0, [r7, #32]
 80070dc:	f000 fd1a 	bl	8007b14 <xQueueGenericSendFromISR>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d003      	beq.n	80070ee <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80070e6:	f06f 0302 	mvn.w	r3, #2
 80070ea:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80070ec:	e029      	b.n	8007142 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d026      	beq.n	8007142 <osMessageQueuePut+0xd2>
 80070f4:	4b17      	ldr	r3, [pc, #92]	; (8007154 <osMessageQueuePut+0xe4>)
 80070f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007104:	e01d      	b.n	8007142 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007106:	6a3b      	ldr	r3, [r7, #32]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d002      	beq.n	8007112 <osMessageQueuePut+0xa2>
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d103      	bne.n	800711a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8007112:	f06f 0303 	mvn.w	r3, #3
 8007116:	627b      	str	r3, [r7, #36]	; 0x24
 8007118:	e014      	b.n	8007144 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800711a:	2300      	movs	r3, #0
 800711c:	683a      	ldr	r2, [r7, #0]
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	6a38      	ldr	r0, [r7, #32]
 8007122:	f000 fbf1 	bl	8007908 <xQueueGenericSend>
 8007126:	4603      	mov	r3, r0
 8007128:	2b01      	cmp	r3, #1
 800712a:	d00b      	beq.n	8007144 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8007132:	f06f 0301 	mvn.w	r3, #1
 8007136:	627b      	str	r3, [r7, #36]	; 0x24
 8007138:	e004      	b.n	8007144 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800713a:	f06f 0302 	mvn.w	r3, #2
 800713e:	627b      	str	r3, [r7, #36]	; 0x24
 8007140:	e000      	b.n	8007144 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007142:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007146:	4618      	mov	r0, r3
 8007148:	3728      	adds	r7, #40	; 0x28
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000218 	.word	0x20000218
 8007154:	e000ed04 	.word	0xe000ed04

08007158 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007158:	b580      	push	{r7, lr}
 800715a:	b08a      	sub	sp, #40	; 0x28
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800716a:	2300      	movs	r3, #0
 800716c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800716e:	f3ef 8305 	mrs	r3, IPSR
 8007172:	61fb      	str	r3, [r7, #28]
  return(result);
 8007174:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10f      	bne.n	800719a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800717a:	f3ef 8310 	mrs	r3, PRIMASK
 800717e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d105      	bne.n	8007192 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007186:	f3ef 8311 	mrs	r3, BASEPRI
 800718a:	617b      	str	r3, [r7, #20]
  return(result);
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d02c      	beq.n	80071ec <osMessageQueueGet+0x94>
 8007192:	4b28      	ldr	r3, [pc, #160]	; (8007234 <osMessageQueueGet+0xdc>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b02      	cmp	r3, #2
 8007198:	d128      	bne.n	80071ec <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d005      	beq.n	80071ac <osMessageQueueGet+0x54>
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d002      	beq.n	80071ac <osMessageQueueGet+0x54>
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d003      	beq.n	80071b4 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80071ac:	f06f 0303 	mvn.w	r3, #3
 80071b0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80071b2:	e038      	b.n	8007226 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80071b4:	2300      	movs	r3, #0
 80071b6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80071b8:	f107 0310 	add.w	r3, r7, #16
 80071bc:	461a      	mov	r2, r3
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	6a38      	ldr	r0, [r7, #32]
 80071c2:	f000 ffd7 	bl	8008174 <xQueueReceiveFromISR>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d003      	beq.n	80071d4 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80071cc:	f06f 0302 	mvn.w	r3, #2
 80071d0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80071d2:	e028      	b.n	8007226 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d025      	beq.n	8007226 <osMessageQueueGet+0xce>
 80071da:	4b17      	ldr	r3, [pc, #92]	; (8007238 <osMessageQueueGet+0xe0>)
 80071dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80071ea:	e01c      	b.n	8007226 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80071ec:	6a3b      	ldr	r3, [r7, #32]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <osMessageQueueGet+0xa0>
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d103      	bne.n	8007200 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80071f8:	f06f 0303 	mvn.w	r3, #3
 80071fc:	627b      	str	r3, [r7, #36]	; 0x24
 80071fe:	e013      	b.n	8007228 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007200:	683a      	ldr	r2, [r7, #0]
 8007202:	68b9      	ldr	r1, [r7, #8]
 8007204:	6a38      	ldr	r0, [r7, #32]
 8007206:	f000 fdbb 	bl	8007d80 <xQueueReceive>
 800720a:	4603      	mov	r3, r0
 800720c:	2b01      	cmp	r3, #1
 800720e:	d00b      	beq.n	8007228 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8007216:	f06f 0301 	mvn.w	r3, #1
 800721a:	627b      	str	r3, [r7, #36]	; 0x24
 800721c:	e004      	b.n	8007228 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800721e:	f06f 0302 	mvn.w	r3, #2
 8007222:	627b      	str	r3, [r7, #36]	; 0x24
 8007224:	e000      	b.n	8007228 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007226:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800722a:	4618      	mov	r0, r3
 800722c:	3728      	adds	r7, #40	; 0x28
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20000218 	.word	0x20000218
 8007238:	e000ed04 	.word	0xe000ed04

0800723c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	4a07      	ldr	r2, [pc, #28]	; (8007268 <vApplicationGetIdleTaskMemory+0x2c>)
 800724c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	4a06      	ldr	r2, [pc, #24]	; (800726c <vApplicationGetIdleTaskMemory+0x30>)
 8007252:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2280      	movs	r2, #128	; 0x80
 8007258:	601a      	str	r2, [r3, #0]
}
 800725a:	bf00      	nop
 800725c:	3714      	adds	r7, #20
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	2000021c 	.word	0x2000021c
 800726c:	20000278 	.word	0x20000278

08007270 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	4a07      	ldr	r2, [pc, #28]	; (800729c <vApplicationGetTimerTaskMemory+0x2c>)
 8007280:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	4a06      	ldr	r2, [pc, #24]	; (80072a0 <vApplicationGetTimerTaskMemory+0x30>)
 8007286:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800728e:	601a      	str	r2, [r3, #0]
}
 8007290:	bf00      	nop
 8007292:	3714      	adds	r7, #20
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr
 800729c:	20000478 	.word	0x20000478
 80072a0:	200004d4 	.word	0x200004d4

080072a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f103 0208 	add.w	r2, r3, #8
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f103 0208 	add.w	r2, r3, #8
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f103 0208 	add.w	r2, r3, #8
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072f2:	bf00      	nop
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072fe:	b480      	push	{r7}
 8007300:	b085      	sub	sp, #20
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	689a      	ldr	r2, [r3, #8]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	1c5a      	adds	r2, r3, #1
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	601a      	str	r2, [r3, #0]
}
 800733a:	bf00      	nop
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr

08007346 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007346:	b480      	push	{r7}
 8007348:	b085      	sub	sp, #20
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
 800734e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800735c:	d103      	bne.n	8007366 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	60fb      	str	r3, [r7, #12]
 8007364:	e00c      	b.n	8007380 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	3308      	adds	r3, #8
 800736a:	60fb      	str	r3, [r7, #12]
 800736c:	e002      	b.n	8007374 <vListInsert+0x2e>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	60fb      	str	r3, [r7, #12]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	429a      	cmp	r2, r3
 800737e:	d2f6      	bcs.n	800736e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	1c5a      	adds	r2, r3, #1
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	601a      	str	r2, [r3, #0]
}
 80073ac:	bf00      	nop
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	6892      	ldr	r2, [r2, #8]
 80073ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	6852      	ldr	r2, [r2, #4]
 80073d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d103      	bne.n	80073ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	689a      	ldr	r2, [r3, #8]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	1e5a      	subs	r2, r3, #1
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10c      	bne.n	800743a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007424:	b672      	cpsid	i
 8007426:	f383 8811 	msr	BASEPRI, r3
 800742a:	f3bf 8f6f 	isb	sy
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	b662      	cpsie	i
 8007434:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007436:	bf00      	nop
 8007438:	e7fe      	b.n	8007438 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800743a:	f002 fda7 	bl	8009f8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800744a:	fb01 f303 	mul.w	r3, r1, r3
 800744e:	441a      	add	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800746a:	3b01      	subs	r3, #1
 800746c:	68f9      	ldr	r1, [r7, #12]
 800746e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007470:	fb01 f303 	mul.w	r3, r1, r3
 8007474:	441a      	add	r2, r3
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	22ff      	movs	r2, #255	; 0xff
 800747e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	22ff      	movs	r2, #255	; 0xff
 8007486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d114      	bne.n	80074ba <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d01a      	beq.n	80074ce <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3310      	adds	r3, #16
 800749c:	4618      	mov	r0, r3
 800749e:	f001 fd4f 	bl	8008f40 <xTaskRemoveFromEventList>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d012      	beq.n	80074ce <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80074a8:	4b0c      	ldr	r3, [pc, #48]	; (80074dc <xQueueGenericReset+0xd0>)
 80074aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ae:	601a      	str	r2, [r3, #0]
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	e009      	b.n	80074ce <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	3310      	adds	r3, #16
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff fef0 	bl	80072a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	3324      	adds	r3, #36	; 0x24
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7ff feeb 	bl	80072a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80074ce:	f002 fd91 	bl	8009ff4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80074d2:	2301      	movs	r3, #1
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	e000ed04 	.word	0xe000ed04

080074e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b08e      	sub	sp, #56	; 0x38
 80074e4:	af02      	add	r7, sp, #8
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
 80074ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10c      	bne.n	800750e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f8:	b672      	cpsid	i
 80074fa:	f383 8811 	msr	BASEPRI, r3
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	b662      	cpsie	i
 8007508:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800750a:	bf00      	nop
 800750c:	e7fe      	b.n	800750c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10c      	bne.n	800752e <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007518:	b672      	cpsid	i
 800751a:	f383 8811 	msr	BASEPRI, r3
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	b662      	cpsie	i
 8007528:	627b      	str	r3, [r7, #36]	; 0x24
}
 800752a:	bf00      	nop
 800752c:	e7fe      	b.n	800752c <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d002      	beq.n	800753a <xQueueGenericCreateStatic+0x5a>
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <xQueueGenericCreateStatic+0x5e>
 800753a:	2301      	movs	r3, #1
 800753c:	e000      	b.n	8007540 <xQueueGenericCreateStatic+0x60>
 800753e:	2300      	movs	r3, #0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10c      	bne.n	800755e <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007548:	b672      	cpsid	i
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	b662      	cpsie	i
 8007558:	623b      	str	r3, [r7, #32]
}
 800755a:	bf00      	nop
 800755c:	e7fe      	b.n	800755c <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d102      	bne.n	800756a <xQueueGenericCreateStatic+0x8a>
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <xQueueGenericCreateStatic+0x8e>
 800756a:	2301      	movs	r3, #1
 800756c:	e000      	b.n	8007570 <xQueueGenericCreateStatic+0x90>
 800756e:	2300      	movs	r3, #0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10c      	bne.n	800758e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8007574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007578:	b672      	cpsid	i
 800757a:	f383 8811 	msr	BASEPRI, r3
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	f3bf 8f4f 	dsb	sy
 8007586:	b662      	cpsie	i
 8007588:	61fb      	str	r3, [r7, #28]
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800758e:	2350      	movs	r3, #80	; 0x50
 8007590:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	2b50      	cmp	r3, #80	; 0x50
 8007596:	d00c      	beq.n	80075b2 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759c:	b672      	cpsid	i
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	b662      	cpsie	i
 80075ac:	61bb      	str	r3, [r7, #24]
}
 80075ae:	bf00      	nop
 80075b0:	e7fe      	b.n	80075b0 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80075b2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80075b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80075c6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80075ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	4613      	mov	r3, r2
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 f847 	bl	8007668 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80075da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80075dc:	4618      	mov	r0, r3
 80075de:	3730      	adds	r7, #48	; 0x30
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b08a      	sub	sp, #40	; 0x28
 80075e8:	af02      	add	r7, sp, #8
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	4613      	mov	r3, r2
 80075f0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d10c      	bne.n	8007612 <xQueueGenericCreate+0x2e>
	__asm volatile
 80075f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fc:	b672      	cpsid	i
 80075fe:	f383 8811 	msr	BASEPRI, r3
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	f3bf 8f4f 	dsb	sy
 800760a:	b662      	cpsie	i
 800760c:	613b      	str	r3, [r7, #16]
}
 800760e:	bf00      	nop
 8007610:	e7fe      	b.n	8007610 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d102      	bne.n	800761e <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007618:	2300      	movs	r3, #0
 800761a:	61fb      	str	r3, [r7, #28]
 800761c:	e004      	b.n	8007628 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	fb02 f303 	mul.w	r3, r2, r3
 8007626:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	3350      	adds	r3, #80	; 0x50
 800762c:	4618      	mov	r0, r3
 800762e:	f002 fdd9 	bl	800a1e4 <pvPortMalloc>
 8007632:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d011      	beq.n	800765e <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	3350      	adds	r3, #80	; 0x50
 8007642:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800764c:	79fa      	ldrb	r2, [r7, #7]
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	9300      	str	r3, [sp, #0]
 8007652:	4613      	mov	r3, r2
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	68b9      	ldr	r1, [r7, #8]
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	f000 f805 	bl	8007668 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800765e:	69bb      	ldr	r3, [r7, #24]
	}
 8007660:	4618      	mov	r0, r3
 8007662:	3720      	adds	r7, #32
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d103      	bne.n	8007684 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	69ba      	ldr	r2, [r7, #24]
 8007680:	601a      	str	r2, [r3, #0]
 8007682:	e002      	b.n	800768a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007696:	2101      	movs	r1, #1
 8007698:	69b8      	ldr	r0, [r7, #24]
 800769a:	f7ff feb7 	bl	800740c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	78fa      	ldrb	r2, [r7, #3]
 80076a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076a6:	bf00      	nop
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b082      	sub	sp, #8
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00e      	beq.n	80076da <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80076ce:	2300      	movs	r3, #0
 80076d0:	2200      	movs	r2, #0
 80076d2:	2100      	movs	r1, #0
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f917 	bl	8007908 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80076da:	bf00      	nop
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b086      	sub	sp, #24
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	4603      	mov	r3, r0
 80076ea:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80076ec:	2301      	movs	r3, #1
 80076ee:	617b      	str	r3, [r7, #20]
 80076f0:	2300      	movs	r3, #0
 80076f2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80076f4:	79fb      	ldrb	r3, [r7, #7]
 80076f6:	461a      	mov	r2, r3
 80076f8:	6939      	ldr	r1, [r7, #16]
 80076fa:	6978      	ldr	r0, [r7, #20]
 80076fc:	f7ff ff72 	bl	80075e4 <xQueueGenericCreate>
 8007700:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f7ff ffd3 	bl	80076ae <prvInitialiseMutex>

		return xNewQueue;
 8007708:	68fb      	ldr	r3, [r7, #12]
	}
 800770a:	4618      	mov	r0, r3
 800770c:	3718      	adds	r7, #24
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007712:	b580      	push	{r7, lr}
 8007714:	b088      	sub	sp, #32
 8007716:	af02      	add	r7, sp, #8
 8007718:	4603      	mov	r3, r0
 800771a:	6039      	str	r1, [r7, #0]
 800771c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800771e:	2301      	movs	r3, #1
 8007720:	617b      	str	r3, [r7, #20]
 8007722:	2300      	movs	r3, #0
 8007724:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007726:	79fb      	ldrb	r3, [r7, #7]
 8007728:	9300      	str	r3, [sp, #0]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2200      	movs	r2, #0
 800772e:	6939      	ldr	r1, [r7, #16]
 8007730:	6978      	ldr	r0, [r7, #20]
 8007732:	f7ff fed5 	bl	80074e0 <xQueueGenericCreateStatic>
 8007736:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f7ff ffb8 	bl	80076ae <prvInitialiseMutex>

		return xNewQueue;
 800773e:	68fb      	ldr	r3, [r7, #12]
	}
 8007740:	4618      	mov	r0, r3
 8007742:	3718      	adds	r7, #24
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007748:	b590      	push	{r4, r7, lr}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10c      	bne.n	8007774 <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775e:	b672      	cpsid	i
 8007760:	f383 8811 	msr	BASEPRI, r3
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	b662      	cpsie	i
 800776e:	60fb      	str	r3, [r7, #12]
}
 8007770:	bf00      	nop
 8007772:	e7fe      	b.n	8007772 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	689c      	ldr	r4, [r3, #8]
 8007778:	f001 fda8 	bl	80092cc <xTaskGetCurrentTaskHandle>
 800777c:	4603      	mov	r3, r0
 800777e:	429c      	cmp	r4, r3
 8007780:	d111      	bne.n	80077a6 <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	1e5a      	subs	r2, r3, #1
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d105      	bne.n	80077a0 <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007794:	2300      	movs	r3, #0
 8007796:	2200      	movs	r2, #0
 8007798:	2100      	movs	r1, #0
 800779a:	6938      	ldr	r0, [r7, #16]
 800779c:	f000 f8b4 	bl	8007908 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80077a0:	2301      	movs	r3, #1
 80077a2:	617b      	str	r3, [r7, #20]
 80077a4:	e001      	b.n	80077aa <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80077a6:	2300      	movs	r3, #0
 80077a8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80077aa:	697b      	ldr	r3, [r7, #20]
	}
 80077ac:	4618      	mov	r0, r3
 80077ae:	371c      	adds	r7, #28
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd90      	pop	{r4, r7, pc}

080077b4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80077b4:	b590      	push	{r4, r7, lr}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d10c      	bne.n	80077e2 <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 80077c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077cc:	b672      	cpsid	i
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	b662      	cpsie	i
 80077dc:	60fb      	str	r3, [r7, #12]
}
 80077de:	bf00      	nop
 80077e0:	e7fe      	b.n	80077e0 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	689c      	ldr	r4, [r3, #8]
 80077e6:	f001 fd71 	bl	80092cc <xTaskGetCurrentTaskHandle>
 80077ea:	4603      	mov	r3, r0
 80077ec:	429c      	cmp	r4, r3
 80077ee:	d107      	bne.n	8007800 <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80077fa:	2301      	movs	r3, #1
 80077fc:	617b      	str	r3, [r7, #20]
 80077fe:	e00c      	b.n	800781a <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007800:	6839      	ldr	r1, [r7, #0]
 8007802:	6938      	ldr	r0, [r7, #16]
 8007804:	f000 fba2 	bl	8007f4c <xQueueSemaphoreTake>
 8007808:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d004      	beq.n	800781a <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	1c5a      	adds	r2, r3, #1
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800781a:	697b      	ldr	r3, [r7, #20]
	}
 800781c:	4618      	mov	r0, r3
 800781e:	371c      	adds	r7, #28
 8007820:	46bd      	mov	sp, r7
 8007822:	bd90      	pop	{r4, r7, pc}

08007824 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007824:	b580      	push	{r7, lr}
 8007826:	b08a      	sub	sp, #40	; 0x28
 8007828:	af02      	add	r7, sp, #8
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10c      	bne.n	8007850 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	b672      	cpsid	i
 800783c:	f383 8811 	msr	BASEPRI, r3
 8007840:	f3bf 8f6f 	isb	sy
 8007844:	f3bf 8f4f 	dsb	sy
 8007848:	b662      	cpsie	i
 800784a:	61bb      	str	r3, [r7, #24]
}
 800784c:	bf00      	nop
 800784e:	e7fe      	b.n	800784e <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	429a      	cmp	r2, r3
 8007856:	d90c      	bls.n	8007872 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 8007858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785c:	b672      	cpsid	i
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	b662      	cpsie	i
 800786c:	617b      	str	r3, [r7, #20]
}
 800786e:	bf00      	nop
 8007870:	e7fe      	b.n	8007870 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007872:	2302      	movs	r3, #2
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	2100      	movs	r1, #0
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f7ff fe2f 	bl	80074e0 <xQueueGenericCreateStatic>
 8007882:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d002      	beq.n	8007890 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007890:	69fb      	ldr	r3, [r7, #28]
	}
 8007892:	4618      	mov	r0, r3
 8007894:	3720      	adds	r7, #32
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800789a:	b580      	push	{r7, lr}
 800789c:	b086      	sub	sp, #24
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
 80078a2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10c      	bne.n	80078c4 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	b672      	cpsid	i
 80078b0:	f383 8811 	msr	BASEPRI, r3
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	f3bf 8f4f 	dsb	sy
 80078bc:	b662      	cpsie	i
 80078be:	613b      	str	r3, [r7, #16]
}
 80078c0:	bf00      	nop
 80078c2:	e7fe      	b.n	80078c2 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 80078c4:	683a      	ldr	r2, [r7, #0]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d90c      	bls.n	80078e6 <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d0:	b672      	cpsid	i
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	b662      	cpsie	i
 80078e0:	60fb      	str	r3, [r7, #12]
}
 80078e2:	bf00      	nop
 80078e4:	e7fe      	b.n	80078e4 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078e6:	2202      	movs	r2, #2
 80078e8:	2100      	movs	r1, #0
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7ff fe7a 	bl	80075e4 <xQueueGenericCreate>
 80078f0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80078fe:	697b      	ldr	r3, [r7, #20]
	}
 8007900:	4618      	mov	r0, r3
 8007902:	3718      	adds	r7, #24
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b08e      	sub	sp, #56	; 0x38
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007916:	2300      	movs	r3, #0
 8007918:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800791e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10c      	bne.n	800793e <xQueueGenericSend+0x36>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007928:	b672      	cpsid	i
 800792a:	f383 8811 	msr	BASEPRI, r3
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	b662      	cpsie	i
 8007938:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800793a:	bf00      	nop
 800793c:	e7fe      	b.n	800793c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d103      	bne.n	800794c <xQueueGenericSend+0x44>
 8007944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <xQueueGenericSend+0x48>
 800794c:	2301      	movs	r3, #1
 800794e:	e000      	b.n	8007952 <xQueueGenericSend+0x4a>
 8007950:	2300      	movs	r3, #0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10c      	bne.n	8007970 <xQueueGenericSend+0x68>
	__asm volatile
 8007956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800795a:	b672      	cpsid	i
 800795c:	f383 8811 	msr	BASEPRI, r3
 8007960:	f3bf 8f6f 	isb	sy
 8007964:	f3bf 8f4f 	dsb	sy
 8007968:	b662      	cpsie	i
 800796a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800796c:	bf00      	nop
 800796e:	e7fe      	b.n	800796e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	2b02      	cmp	r3, #2
 8007974:	d103      	bne.n	800797e <xQueueGenericSend+0x76>
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800797a:	2b01      	cmp	r3, #1
 800797c:	d101      	bne.n	8007982 <xQueueGenericSend+0x7a>
 800797e:	2301      	movs	r3, #1
 8007980:	e000      	b.n	8007984 <xQueueGenericSend+0x7c>
 8007982:	2300      	movs	r3, #0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10c      	bne.n	80079a2 <xQueueGenericSend+0x9a>
	__asm volatile
 8007988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800798c:	b672      	cpsid	i
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	b662      	cpsie	i
 800799c:	623b      	str	r3, [r7, #32]
}
 800799e:	bf00      	nop
 80079a0:	e7fe      	b.n	80079a0 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079a2:	f001 fca3 	bl	80092ec <xTaskGetSchedulerState>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d102      	bne.n	80079b2 <xQueueGenericSend+0xaa>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d101      	bne.n	80079b6 <xQueueGenericSend+0xae>
 80079b2:	2301      	movs	r3, #1
 80079b4:	e000      	b.n	80079b8 <xQueueGenericSend+0xb0>
 80079b6:	2300      	movs	r3, #0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10c      	bne.n	80079d6 <xQueueGenericSend+0xce>
	__asm volatile
 80079bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c0:	b672      	cpsid	i
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	b662      	cpsie	i
 80079d0:	61fb      	str	r3, [r7, #28]
}
 80079d2:	bf00      	nop
 80079d4:	e7fe      	b.n	80079d4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079d6:	f002 fad9 	bl	8009f8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d302      	bcc.n	80079ec <xQueueGenericSend+0xe4>
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	d129      	bne.n	8007a40 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079ec:	683a      	ldr	r2, [r7, #0]
 80079ee:	68b9      	ldr	r1, [r7, #8]
 80079f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079f2:	f000 fc82 	bl	80082fa <prvCopyDataToQueue>
 80079f6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d010      	beq.n	8007a22 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a02:	3324      	adds	r3, #36	; 0x24
 8007a04:	4618      	mov	r0, r3
 8007a06:	f001 fa9b 	bl	8008f40 <xTaskRemoveFromEventList>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d013      	beq.n	8007a38 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a10:	4b3f      	ldr	r3, [pc, #252]	; (8007b10 <xQueueGenericSend+0x208>)
 8007a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	e00a      	b.n	8007a38 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d007      	beq.n	8007a38 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a28:	4b39      	ldr	r3, [pc, #228]	; (8007b10 <xQueueGenericSend+0x208>)
 8007a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a2e:	601a      	str	r2, [r3, #0]
 8007a30:	f3bf 8f4f 	dsb	sy
 8007a34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a38:	f002 fadc 	bl	8009ff4 <vPortExitCritical>
				return pdPASS;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e063      	b.n	8007b08 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d103      	bne.n	8007a4e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a46:	f002 fad5 	bl	8009ff4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	e05c      	b.n	8007b08 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d106      	bne.n	8007a62 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a54:	f107 0314 	add.w	r3, r7, #20
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f001 fad7 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a62:	f002 fac7 	bl	8009ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a66:	f001 f82b 	bl	8008ac0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a6a:	f002 fa8f 	bl	8009f8c <vPortEnterCritical>
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a74:	b25b      	sxtb	r3, r3
 8007a76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a7a:	d103      	bne.n	8007a84 <xQueueGenericSend+0x17c>
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a8a:	b25b      	sxtb	r3, r3
 8007a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a90:	d103      	bne.n	8007a9a <xQueueGenericSend+0x192>
 8007a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a9a:	f002 faab 	bl	8009ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a9e:	1d3a      	adds	r2, r7, #4
 8007aa0:	f107 0314 	add.w	r3, r7, #20
 8007aa4:	4611      	mov	r1, r2
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f001 fac6 	bl	8009038 <xTaskCheckForTimeOut>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d124      	bne.n	8007afc <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007ab2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ab4:	f000 fd19 	bl	80084ea <prvIsQueueFull>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d018      	beq.n	8007af0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac0:	3310      	adds	r3, #16
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	4611      	mov	r1, r2
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f001 f9e6 	bl	8008e98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007acc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ace:	f000 fca4 	bl	800841a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007ad2:	f001 f803 	bl	8008adc <xTaskResumeAll>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f47f af7c 	bne.w	80079d6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8007ade:	4b0c      	ldr	r3, [pc, #48]	; (8007b10 <xQueueGenericSend+0x208>)
 8007ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ae4:	601a      	str	r2, [r3, #0]
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	e772      	b.n	80079d6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007af0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007af2:	f000 fc92 	bl	800841a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007af6:	f000 fff1 	bl	8008adc <xTaskResumeAll>
 8007afa:	e76c      	b.n	80079d6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007afc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007afe:	f000 fc8c 	bl	800841a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b02:	f000 ffeb 	bl	8008adc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3738      	adds	r7, #56	; 0x38
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	e000ed04 	.word	0xe000ed04

08007b14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b08e      	sub	sp, #56	; 0x38
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
 8007b20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10c      	bne.n	8007b46 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b30:	b672      	cpsid	i
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	b662      	cpsie	i
 8007b40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b42:	bf00      	nop
 8007b44:	e7fe      	b.n	8007b44 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d103      	bne.n	8007b54 <xQueueGenericSendFromISR+0x40>
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <xQueueGenericSendFromISR+0x44>
 8007b54:	2301      	movs	r3, #1
 8007b56:	e000      	b.n	8007b5a <xQueueGenericSendFromISR+0x46>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10c      	bne.n	8007b78 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	b672      	cpsid	i
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	b662      	cpsie	i
 8007b72:	623b      	str	r3, [r7, #32]
}
 8007b74:	bf00      	nop
 8007b76:	e7fe      	b.n	8007b76 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d103      	bne.n	8007b86 <xQueueGenericSendFromISR+0x72>
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <xQueueGenericSendFromISR+0x76>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <xQueueGenericSendFromISR+0x78>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10c      	bne.n	8007baa <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b94:	b672      	cpsid	i
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	b662      	cpsie	i
 8007ba4:	61fb      	str	r3, [r7, #28]
}
 8007ba6:	bf00      	nop
 8007ba8:	e7fe      	b.n	8007ba8 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007baa:	f002 fad7 	bl	800a15c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007bae:	f3ef 8211 	mrs	r2, BASEPRI
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	b672      	cpsid	i
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	b662      	cpsie	i
 8007bc6:	61ba      	str	r2, [r7, #24]
 8007bc8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007bca:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d302      	bcc.n	8007be0 <xQueueGenericSendFromISR+0xcc>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d12c      	bne.n	8007c3a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bea:	683a      	ldr	r2, [r7, #0]
 8007bec:	68b9      	ldr	r1, [r7, #8]
 8007bee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bf0:	f000 fb83 	bl	80082fa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bf4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bfc:	d112      	bne.n	8007c24 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d016      	beq.n	8007c34 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c08:	3324      	adds	r3, #36	; 0x24
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f001 f998 	bl	8008f40 <xTaskRemoveFromEventList>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00e      	beq.n	8007c34 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00b      	beq.n	8007c34 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	e007      	b.n	8007c34 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c28:	3301      	adds	r3, #1
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	b25a      	sxtb	r2, r3
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007c34:	2301      	movs	r3, #1
 8007c36:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007c38:	e001      	b.n	8007c3e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c40:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3738      	adds	r7, #56	; 0x38
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b08e      	sub	sp, #56	; 0x38
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10c      	bne.n	8007c82 <xQueueGiveFromISR+0x2e>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6c:	b672      	cpsid	i
 8007c6e:	f383 8811 	msr	BASEPRI, r3
 8007c72:	f3bf 8f6f 	isb	sy
 8007c76:	f3bf 8f4f 	dsb	sy
 8007c7a:	b662      	cpsie	i
 8007c7c:	623b      	str	r3, [r7, #32]
}
 8007c7e:	bf00      	nop
 8007c80:	e7fe      	b.n	8007c80 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d00c      	beq.n	8007ca4 <xQueueGiveFromISR+0x50>
	__asm volatile
 8007c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8e:	b672      	cpsid	i
 8007c90:	f383 8811 	msr	BASEPRI, r3
 8007c94:	f3bf 8f6f 	isb	sy
 8007c98:	f3bf 8f4f 	dsb	sy
 8007c9c:	b662      	cpsie	i
 8007c9e:	61fb      	str	r3, [r7, #28]
}
 8007ca0:	bf00      	nop
 8007ca2:	e7fe      	b.n	8007ca2 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d103      	bne.n	8007cb4 <xQueueGiveFromISR+0x60>
 8007cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <xQueueGiveFromISR+0x64>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e000      	b.n	8007cba <xQueueGiveFromISR+0x66>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d10c      	bne.n	8007cd8 <xQueueGiveFromISR+0x84>
	__asm volatile
 8007cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc2:	b672      	cpsid	i
 8007cc4:	f383 8811 	msr	BASEPRI, r3
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	b662      	cpsie	i
 8007cd2:	61bb      	str	r3, [r7, #24]
}
 8007cd4:	bf00      	nop
 8007cd6:	e7fe      	b.n	8007cd6 <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cd8:	f002 fa40 	bl	800a15c <vPortValidateInterruptPriority>
	__asm volatile
 8007cdc:	f3ef 8211 	mrs	r2, BASEPRI
 8007ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce4:	b672      	cpsid	i
 8007ce6:	f383 8811 	msr	BASEPRI, r3
 8007cea:	f3bf 8f6f 	isb	sy
 8007cee:	f3bf 8f4f 	dsb	sy
 8007cf2:	b662      	cpsie	i
 8007cf4:	617a      	str	r2, [r7, #20]
 8007cf6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007cf8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d00:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d22b      	bcs.n	8007d64 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d18:	1c5a      	adds	r2, r3, #1
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007d22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d26:	d112      	bne.n	8007d4e <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d016      	beq.n	8007d5e <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d32:	3324      	adds	r3, #36	; 0x24
 8007d34:	4618      	mov	r0, r3
 8007d36:	f001 f903 	bl	8008f40 <xTaskRemoveFromEventList>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00e      	beq.n	8007d5e <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00b      	beq.n	8007d5e <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	601a      	str	r2, [r3, #0]
 8007d4c:	e007      	b.n	8007d5e <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007d52:	3301      	adds	r3, #1
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	b25a      	sxtb	r2, r3
 8007d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	637b      	str	r3, [r7, #52]	; 0x34
 8007d62:	e001      	b.n	8007d68 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d64:	2300      	movs	r3, #0
 8007d66:	637b      	str	r3, [r7, #52]	; 0x34
 8007d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d6a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f383 8811 	msr	BASEPRI, r3
}
 8007d72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3738      	adds	r7, #56	; 0x38
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
	...

08007d80 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b08c      	sub	sp, #48	; 0x30
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d10c      	bne.n	8007db4 <xQueueReceive+0x34>
	__asm volatile
 8007d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9e:	b672      	cpsid	i
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	b662      	cpsie	i
 8007dae:	623b      	str	r3, [r7, #32]
}
 8007db0:	bf00      	nop
 8007db2:	e7fe      	b.n	8007db2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d103      	bne.n	8007dc2 <xQueueReceive+0x42>
 8007dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <xQueueReceive+0x46>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e000      	b.n	8007dc8 <xQueueReceive+0x48>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10c      	bne.n	8007de6 <xQueueReceive+0x66>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd0:	b672      	cpsid	i
 8007dd2:	f383 8811 	msr	BASEPRI, r3
 8007dd6:	f3bf 8f6f 	isb	sy
 8007dda:	f3bf 8f4f 	dsb	sy
 8007dde:	b662      	cpsie	i
 8007de0:	61fb      	str	r3, [r7, #28]
}
 8007de2:	bf00      	nop
 8007de4:	e7fe      	b.n	8007de4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007de6:	f001 fa81 	bl	80092ec <xTaskGetSchedulerState>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <xQueueReceive+0x76>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d101      	bne.n	8007dfa <xQueueReceive+0x7a>
 8007df6:	2301      	movs	r3, #1
 8007df8:	e000      	b.n	8007dfc <xQueueReceive+0x7c>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10c      	bne.n	8007e1a <xQueueReceive+0x9a>
	__asm volatile
 8007e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e04:	b672      	cpsid	i
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	b662      	cpsie	i
 8007e14:	61bb      	str	r3, [r7, #24]
}
 8007e16:	bf00      	nop
 8007e18:	e7fe      	b.n	8007e18 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e1a:	f002 f8b7 	bl	8009f8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d01f      	beq.n	8007e6a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e2a:	68b9      	ldr	r1, [r7, #8]
 8007e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e2e:	f000 face 	bl	80083ce <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e34:	1e5a      	subs	r2, r3, #1
 8007e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00f      	beq.n	8007e62 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e44:	3310      	adds	r3, #16
 8007e46:	4618      	mov	r0, r3
 8007e48:	f001 f87a 	bl	8008f40 <xTaskRemoveFromEventList>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d007      	beq.n	8007e62 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e52:	4b3d      	ldr	r3, [pc, #244]	; (8007f48 <xQueueReceive+0x1c8>)
 8007e54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e62:	f002 f8c7 	bl	8009ff4 <vPortExitCritical>
				return pdPASS;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e069      	b.n	8007f3e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d103      	bne.n	8007e78 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e70:	f002 f8c0 	bl	8009ff4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e74:	2300      	movs	r3, #0
 8007e76:	e062      	b.n	8007f3e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d106      	bne.n	8007e8c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e7e:	f107 0310 	add.w	r3, r7, #16
 8007e82:	4618      	mov	r0, r3
 8007e84:	f001 f8c2 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e8c:	f002 f8b2 	bl	8009ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e90:	f000 fe16 	bl	8008ac0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e94:	f002 f87a 	bl	8009f8c <vPortEnterCritical>
 8007e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e9e:	b25b      	sxtb	r3, r3
 8007ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ea4:	d103      	bne.n	8007eae <xQueueReceive+0x12e>
 8007ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007eb4:	b25b      	sxtb	r3, r3
 8007eb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eba:	d103      	bne.n	8007ec4 <xQueueReceive+0x144>
 8007ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ec4:	f002 f896 	bl	8009ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ec8:	1d3a      	adds	r2, r7, #4
 8007eca:	f107 0310 	add.w	r3, r7, #16
 8007ece:	4611      	mov	r1, r2
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f001 f8b1 	bl	8009038 <xTaskCheckForTimeOut>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d123      	bne.n	8007f24 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007edc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ede:	f000 faee 	bl	80084be <prvIsQueueEmpty>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d017      	beq.n	8007f18 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eea:	3324      	adds	r3, #36	; 0x24
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	4611      	mov	r1, r2
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 ffd1 	bl	8008e98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ef8:	f000 fa8f 	bl	800841a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007efc:	f000 fdee 	bl	8008adc <xTaskResumeAll>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d189      	bne.n	8007e1a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8007f06:	4b10      	ldr	r3, [pc, #64]	; (8007f48 <xQueueReceive+0x1c8>)
 8007f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f0c:	601a      	str	r2, [r3, #0]
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	e780      	b.n	8007e1a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f1a:	f000 fa7e 	bl	800841a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f1e:	f000 fddd 	bl	8008adc <xTaskResumeAll>
 8007f22:	e77a      	b.n	8007e1a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f26:	f000 fa78 	bl	800841a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f2a:	f000 fdd7 	bl	8008adc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f30:	f000 fac5 	bl	80084be <prvIsQueueEmpty>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f43f af6f 	beq.w	8007e1a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3730      	adds	r7, #48	; 0x30
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
 8007f46:	bf00      	nop
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b08e      	sub	sp, #56	; 0x38
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f56:	2300      	movs	r3, #0
 8007f58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d10c      	bne.n	8007f82 <xQueueSemaphoreTake+0x36>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6c:	b672      	cpsid	i
 8007f6e:	f383 8811 	msr	BASEPRI, r3
 8007f72:	f3bf 8f6f 	isb	sy
 8007f76:	f3bf 8f4f 	dsb	sy
 8007f7a:	b662      	cpsie	i
 8007f7c:	623b      	str	r3, [r7, #32]
}
 8007f7e:	bf00      	nop
 8007f80:	e7fe      	b.n	8007f80 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00c      	beq.n	8007fa4 <xQueueSemaphoreTake+0x58>
	__asm volatile
 8007f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8e:	b672      	cpsid	i
 8007f90:	f383 8811 	msr	BASEPRI, r3
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	b662      	cpsie	i
 8007f9e:	61fb      	str	r3, [r7, #28]
}
 8007fa0:	bf00      	nop
 8007fa2:	e7fe      	b.n	8007fa2 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fa4:	f001 f9a2 	bl	80092ec <xTaskGetSchedulerState>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d102      	bne.n	8007fb4 <xQueueSemaphoreTake+0x68>
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <xQueueSemaphoreTake+0x6c>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e000      	b.n	8007fba <xQueueSemaphoreTake+0x6e>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10c      	bne.n	8007fd8 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8007fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc2:	b672      	cpsid	i
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	b662      	cpsie	i
 8007fd2:	61bb      	str	r3, [r7, #24]
}
 8007fd4:	bf00      	nop
 8007fd6:	e7fe      	b.n	8007fd6 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fd8:	f001 ffd8 	bl	8009f8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fe0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d024      	beq.n	8008032 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fea:	1e5a      	subs	r2, r3, #1
 8007fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fee:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d104      	bne.n	8008002 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007ff8:	f001 faf6 	bl	80095e8 <pvTaskIncrementMutexHeldCount>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008000:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00f      	beq.n	800802a <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800800a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800800c:	3310      	adds	r3, #16
 800800e:	4618      	mov	r0, r3
 8008010:	f000 ff96 	bl	8008f40 <xTaskRemoveFromEventList>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d007      	beq.n	800802a <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800801a:	4b55      	ldr	r3, [pc, #340]	; (8008170 <xQueueSemaphoreTake+0x224>)
 800801c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008020:	601a      	str	r2, [r3, #0]
 8008022:	f3bf 8f4f 	dsb	sy
 8008026:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800802a:	f001 ffe3 	bl	8009ff4 <vPortExitCritical>
				return pdPASS;
 800802e:	2301      	movs	r3, #1
 8008030:	e099      	b.n	8008166 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d113      	bne.n	8008060 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00c      	beq.n	8008058 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008042:	b672      	cpsid	i
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	b662      	cpsie	i
 8008052:	617b      	str	r3, [r7, #20]
}
 8008054:	bf00      	nop
 8008056:	e7fe      	b.n	8008056 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008058:	f001 ffcc 	bl	8009ff4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800805c:	2300      	movs	r3, #0
 800805e:	e082      	b.n	8008166 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008062:	2b00      	cmp	r3, #0
 8008064:	d106      	bne.n	8008074 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008066:	f107 030c 	add.w	r3, r7, #12
 800806a:	4618      	mov	r0, r3
 800806c:	f000 ffce 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008070:	2301      	movs	r3, #1
 8008072:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008074:	f001 ffbe 	bl	8009ff4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008078:	f000 fd22 	bl	8008ac0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800807c:	f001 ff86 	bl	8009f8c <vPortEnterCritical>
 8008080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008082:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008086:	b25b      	sxtb	r3, r3
 8008088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800808c:	d103      	bne.n	8008096 <xQueueSemaphoreTake+0x14a>
 800808e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008098:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800809c:	b25b      	sxtb	r3, r3
 800809e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080a2:	d103      	bne.n	80080ac <xQueueSemaphoreTake+0x160>
 80080a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080ac:	f001 ffa2 	bl	8009ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080b0:	463a      	mov	r2, r7
 80080b2:	f107 030c 	add.w	r3, r7, #12
 80080b6:	4611      	mov	r1, r2
 80080b8:	4618      	mov	r0, r3
 80080ba:	f000 ffbd 	bl	8009038 <xTaskCheckForTimeOut>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d132      	bne.n	800812a <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080c6:	f000 f9fa 	bl	80084be <prvIsQueueEmpty>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d026      	beq.n	800811e <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d109      	bne.n	80080ec <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 80080d8:	f001 ff58 	bl	8009f8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80080dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	4618      	mov	r0, r3
 80080e2:	f001 f921 	bl	8009328 <xTaskPriorityInherit>
 80080e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80080e8:	f001 ff84 	bl	8009ff4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ee:	3324      	adds	r3, #36	; 0x24
 80080f0:	683a      	ldr	r2, [r7, #0]
 80080f2:	4611      	mov	r1, r2
 80080f4:	4618      	mov	r0, r3
 80080f6:	f000 fecf 	bl	8008e98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080fc:	f000 f98d 	bl	800841a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008100:	f000 fcec 	bl	8008adc <xTaskResumeAll>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	f47f af66 	bne.w	8007fd8 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800810c:	4b18      	ldr	r3, [pc, #96]	; (8008170 <xQueueSemaphoreTake+0x224>)
 800810e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	e75c      	b.n	8007fd8 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800811e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008120:	f000 f97b 	bl	800841a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008124:	f000 fcda 	bl	8008adc <xTaskResumeAll>
 8008128:	e756      	b.n	8007fd8 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800812a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800812c:	f000 f975 	bl	800841a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008130:	f000 fcd4 	bl	8008adc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008136:	f000 f9c2 	bl	80084be <prvIsQueueEmpty>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	f43f af4b 	beq.w	8007fd8 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008144:	2b00      	cmp	r3, #0
 8008146:	d00d      	beq.n	8008164 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8008148:	f001 ff20 	bl	8009f8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800814c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800814e:	f000 f8bc 	bl	80082ca <prvGetDisinheritPriorityAfterTimeout>
 8008152:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800815a:	4618      	mov	r0, r3
 800815c:	f001 f9be 	bl	80094dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008160:	f001 ff48 	bl	8009ff4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008164:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008166:	4618      	mov	r0, r3
 8008168:	3738      	adds	r7, #56	; 0x38
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
 800816e:	bf00      	nop
 8008170:	e000ed04 	.word	0xe000ed04

08008174 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b08e      	sub	sp, #56	; 0x38
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10c      	bne.n	80081a4 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800818a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818e:	b672      	cpsid	i
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	b662      	cpsie	i
 800819e:	623b      	str	r3, [r7, #32]
}
 80081a0:	bf00      	nop
 80081a2:	e7fe      	b.n	80081a2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d103      	bne.n	80081b2 <xQueueReceiveFromISR+0x3e>
 80081aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <xQueueReceiveFromISR+0x42>
 80081b2:	2301      	movs	r3, #1
 80081b4:	e000      	b.n	80081b8 <xQueueReceiveFromISR+0x44>
 80081b6:	2300      	movs	r3, #0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10c      	bne.n	80081d6 <xQueueReceiveFromISR+0x62>
	__asm volatile
 80081bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c0:	b672      	cpsid	i
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	b662      	cpsie	i
 80081d0:	61fb      	str	r3, [r7, #28]
}
 80081d2:	bf00      	nop
 80081d4:	e7fe      	b.n	80081d4 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081d6:	f001 ffc1 	bl	800a15c <vPortValidateInterruptPriority>
	__asm volatile
 80081da:	f3ef 8211 	mrs	r2, BASEPRI
 80081de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e2:	b672      	cpsid	i
 80081e4:	f383 8811 	msr	BASEPRI, r3
 80081e8:	f3bf 8f6f 	isb	sy
 80081ec:	f3bf 8f4f 	dsb	sy
 80081f0:	b662      	cpsie	i
 80081f2:	61ba      	str	r2, [r7, #24]
 80081f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80081f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008202:	2b00      	cmp	r3, #0
 8008204:	d02f      	beq.n	8008266 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008208:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800820c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008210:	68b9      	ldr	r1, [r7, #8]
 8008212:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008214:	f000 f8db 	bl	80083ce <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821a:	1e5a      	subs	r2, r3, #1
 800821c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800821e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008220:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008228:	d112      	bne.n	8008250 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800822a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d016      	beq.n	8008260 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008234:	3310      	adds	r3, #16
 8008236:	4618      	mov	r0, r3
 8008238:	f000 fe82 	bl	8008f40 <xTaskRemoveFromEventList>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00e      	beq.n	8008260 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00b      	beq.n	8008260 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	e007      	b.n	8008260 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008254:	3301      	adds	r3, #1
 8008256:	b2db      	uxtb	r3, r3
 8008258:	b25a      	sxtb	r2, r3
 800825a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800825c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008260:	2301      	movs	r3, #1
 8008262:	637b      	str	r3, [r7, #52]	; 0x34
 8008264:	e001      	b.n	800826a <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 8008266:	2300      	movs	r3, #0
 8008268:	637b      	str	r3, [r7, #52]	; 0x34
 800826a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f383 8811 	msr	BASEPRI, r3
}
 8008274:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008278:	4618      	mov	r0, r3
 800827a:	3738      	adds	r7, #56	; 0x38
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10c      	bne.n	80082ac <vQueueDelete+0x2c>
	__asm volatile
 8008292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008296:	b672      	cpsid	i
 8008298:	f383 8811 	msr	BASEPRI, r3
 800829c:	f3bf 8f6f 	isb	sy
 80082a0:	f3bf 8f4f 	dsb	sy
 80082a4:	b662      	cpsie	i
 80082a6:	60bb      	str	r3, [r7, #8]
}
 80082a8:	bf00      	nop
 80082aa:	e7fe      	b.n	80082aa <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f000 f95f 	bl	8008570 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d102      	bne.n	80082c2 <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f002 f85b 	bl	800a378 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80082c2:	bf00      	nop
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80082ca:	b480      	push	{r7}
 80082cc:	b085      	sub	sp, #20
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d006      	beq.n	80082e8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80082e4:	60fb      	str	r3, [r7, #12]
 80082e6:	e001      	b.n	80082ec <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80082e8:	2300      	movs	r3, #0
 80082ea:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80082ec:	68fb      	ldr	r3, [r7, #12]
	}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b086      	sub	sp, #24
 80082fe:	af00      	add	r7, sp, #0
 8008300:	60f8      	str	r0, [r7, #12]
 8008302:	60b9      	str	r1, [r7, #8]
 8008304:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008306:	2300      	movs	r3, #0
 8008308:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800830e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008314:	2b00      	cmp	r3, #0
 8008316:	d10d      	bne.n	8008334 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d14d      	bne.n	80083bc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	4618      	mov	r0, r3
 8008326:	f001 f867 	bl	80093f8 <xTaskPriorityDisinherit>
 800832a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2200      	movs	r2, #0
 8008330:	609a      	str	r2, [r3, #8]
 8008332:	e043      	b.n	80083bc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d119      	bne.n	800836e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6858      	ldr	r0, [r3, #4]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008342:	461a      	mov	r2, r3
 8008344:	68b9      	ldr	r1, [r7, #8]
 8008346:	f00e fb5d 	bl	8016a04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	685a      	ldr	r2, [r3, #4]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008352:	441a      	add	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	429a      	cmp	r2, r3
 8008362:	d32b      	bcc.n	80083bc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	605a      	str	r2, [r3, #4]
 800836c:	e026      	b.n	80083bc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	68d8      	ldr	r0, [r3, #12]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008376:	461a      	mov	r2, r3
 8008378:	68b9      	ldr	r1, [r7, #8]
 800837a:	f00e fb43 	bl	8016a04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	68da      	ldr	r2, [r3, #12]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008386:	425b      	negs	r3, r3
 8008388:	441a      	add	r2, r3
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	429a      	cmp	r2, r3
 8008398:	d207      	bcs.n	80083aa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a2:	425b      	negs	r3, r3
 80083a4:	441a      	add	r2, r3
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d105      	bne.n	80083bc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d002      	beq.n	80083bc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	3b01      	subs	r3, #1
 80083ba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	1c5a      	adds	r2, r3, #1
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80083c4:	697b      	ldr	r3, [r7, #20]
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3718      	adds	r7, #24
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b082      	sub	sp, #8
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d018      	beq.n	8008412 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68da      	ldr	r2, [r3, #12]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e8:	441a      	add	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68da      	ldr	r2, [r3, #12]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d303      	bcc.n	8008402 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	68d9      	ldr	r1, [r3, #12]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800840a:	461a      	mov	r2, r3
 800840c:	6838      	ldr	r0, [r7, #0]
 800840e:	f00e faf9 	bl	8016a04 <memcpy>
	}
}
 8008412:	bf00      	nop
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b084      	sub	sp, #16
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008422:	f001 fdb3 	bl	8009f8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800842c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800842e:	e011      	b.n	8008454 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008434:	2b00      	cmp	r3, #0
 8008436:	d012      	beq.n	800845e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	3324      	adds	r3, #36	; 0x24
 800843c:	4618      	mov	r0, r3
 800843e:	f000 fd7f 	bl	8008f40 <xTaskRemoveFromEventList>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008448:	f000 fe5c 	bl	8009104 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800844c:	7bfb      	ldrb	r3, [r7, #15]
 800844e:	3b01      	subs	r3, #1
 8008450:	b2db      	uxtb	r3, r3
 8008452:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008458:	2b00      	cmp	r3, #0
 800845a:	dce9      	bgt.n	8008430 <prvUnlockQueue+0x16>
 800845c:	e000      	b.n	8008460 <prvUnlockQueue+0x46>
					break;
 800845e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	22ff      	movs	r2, #255	; 0xff
 8008464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008468:	f001 fdc4 	bl	8009ff4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800846c:	f001 fd8e 	bl	8009f8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008476:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008478:	e011      	b.n	800849e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	691b      	ldr	r3, [r3, #16]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d012      	beq.n	80084a8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	3310      	adds	r3, #16
 8008486:	4618      	mov	r0, r3
 8008488:	f000 fd5a 	bl	8008f40 <xTaskRemoveFromEventList>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008492:	f000 fe37 	bl	8009104 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008496:	7bbb      	ldrb	r3, [r7, #14]
 8008498:	3b01      	subs	r3, #1
 800849a:	b2db      	uxtb	r3, r3
 800849c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800849e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	dce9      	bgt.n	800847a <prvUnlockQueue+0x60>
 80084a6:	e000      	b.n	80084aa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084a8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	22ff      	movs	r2, #255	; 0xff
 80084ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80084b2:	f001 fd9f 	bl	8009ff4 <vPortExitCritical>
}
 80084b6:	bf00      	nop
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084c6:	f001 fd61 	bl	8009f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d102      	bne.n	80084d8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80084d2:	2301      	movs	r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]
 80084d6:	e001      	b.n	80084dc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80084d8:	2300      	movs	r3, #0
 80084da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084dc:	f001 fd8a 	bl	8009ff4 <vPortExitCritical>

	return xReturn;
 80084e0:	68fb      	ldr	r3, [r7, #12]
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b084      	sub	sp, #16
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084f2:	f001 fd4b 	bl	8009f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084fe:	429a      	cmp	r2, r3
 8008500:	d102      	bne.n	8008508 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008502:	2301      	movs	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	e001      	b.n	800850c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008508:	2300      	movs	r3, #0
 800850a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800850c:	f001 fd72 	bl	8009ff4 <vPortExitCritical>

	return xReturn;
 8008510:	68fb      	ldr	r3, [r7, #12]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
	...

0800851c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008526:	2300      	movs	r3, #0
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	e014      	b.n	8008556 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800852c:	4a0f      	ldr	r2, [pc, #60]	; (800856c <vQueueAddToRegistry+0x50>)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d10b      	bne.n	8008550 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008538:	490c      	ldr	r1, [pc, #48]	; (800856c <vQueueAddToRegistry+0x50>)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008542:	4a0a      	ldr	r2, [pc, #40]	; (800856c <vQueueAddToRegistry+0x50>)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	00db      	lsls	r3, r3, #3
 8008548:	4413      	add	r3, r2
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800854e:	e006      	b.n	800855e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	3301      	adds	r3, #1
 8008554:	60fb      	str	r3, [r7, #12]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2b07      	cmp	r3, #7
 800855a:	d9e7      	bls.n	800852c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800855c:	bf00      	nop
 800855e:	bf00      	nop
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr
 800856a:	bf00      	nop
 800856c:	2000f538 	.word	0x2000f538

08008570 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008578:	2300      	movs	r3, #0
 800857a:	60fb      	str	r3, [r7, #12]
 800857c:	e016      	b.n	80085ac <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800857e:	4a10      	ldr	r2, [pc, #64]	; (80085c0 <vQueueUnregisterQueue+0x50>)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	00db      	lsls	r3, r3, #3
 8008584:	4413      	add	r3, r2
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	429a      	cmp	r2, r3
 800858c:	d10b      	bne.n	80085a6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800858e:	4a0c      	ldr	r2, [pc, #48]	; (80085c0 <vQueueUnregisterQueue+0x50>)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2100      	movs	r1, #0
 8008594:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008598:	4a09      	ldr	r2, [pc, #36]	; (80085c0 <vQueueUnregisterQueue+0x50>)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	00db      	lsls	r3, r3, #3
 800859e:	4413      	add	r3, r2
 80085a0:	2200      	movs	r2, #0
 80085a2:	605a      	str	r2, [r3, #4]
				break;
 80085a4:	e006      	b.n	80085b4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	3301      	adds	r3, #1
 80085aa:	60fb      	str	r3, [r7, #12]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2b07      	cmp	r3, #7
 80085b0:	d9e5      	bls.n	800857e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80085b2:	bf00      	nop
 80085b4:	bf00      	nop
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr
 80085c0:	2000f538 	.word	0x2000f538

080085c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80085d4:	f001 fcda 	bl	8009f8c <vPortEnterCritical>
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085de:	b25b      	sxtb	r3, r3
 80085e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085e4:	d103      	bne.n	80085ee <vQueueWaitForMessageRestricted+0x2a>
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085f4:	b25b      	sxtb	r3, r3
 80085f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085fa:	d103      	bne.n	8008604 <vQueueWaitForMessageRestricted+0x40>
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008604:	f001 fcf6 	bl	8009ff4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800860c:	2b00      	cmp	r3, #0
 800860e:	d106      	bne.n	800861e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	3324      	adds	r3, #36	; 0x24
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	68b9      	ldr	r1, [r7, #8]
 8008618:	4618      	mov	r0, r3
 800861a:	f000 fc63 	bl	8008ee4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800861e:	6978      	ldr	r0, [r7, #20]
 8008620:	f7ff fefb 	bl	800841a <prvUnlockQueue>
	}
 8008624:	bf00      	nop
 8008626:	3718      	adds	r7, #24
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08e      	sub	sp, #56	; 0x38
 8008630:	af04      	add	r7, sp, #16
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
 8008638:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800863a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10c      	bne.n	800865a <xTaskCreateStatic+0x2e>
	__asm volatile
 8008640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008644:	b672      	cpsid	i
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	b662      	cpsie	i
 8008654:	623b      	str	r3, [r7, #32]
}
 8008656:	bf00      	nop
 8008658:	e7fe      	b.n	8008658 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800865a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10c      	bne.n	800867a <xTaskCreateStatic+0x4e>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008664:	b672      	cpsid	i
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	b662      	cpsie	i
 8008674:	61fb      	str	r3, [r7, #28]
}
 8008676:	bf00      	nop
 8008678:	e7fe      	b.n	8008678 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800867a:	235c      	movs	r3, #92	; 0x5c
 800867c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	2b5c      	cmp	r3, #92	; 0x5c
 8008682:	d00c      	beq.n	800869e <xTaskCreateStatic+0x72>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008688:	b672      	cpsid	i
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	b662      	cpsie	i
 8008698:	61bb      	str	r3, [r7, #24]
}
 800869a:	bf00      	nop
 800869c:	e7fe      	b.n	800869c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800869e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d01e      	beq.n	80086e4 <xTaskCreateStatic+0xb8>
 80086a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d01b      	beq.n	80086e4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086b4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	2202      	movs	r2, #2
 80086ba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80086be:	2300      	movs	r3, #0
 80086c0:	9303      	str	r3, [sp, #12]
 80086c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c4:	9302      	str	r3, [sp, #8]
 80086c6:	f107 0314 	add.w	r3, r7, #20
 80086ca:	9301      	str	r3, [sp, #4]
 80086cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	68b9      	ldr	r1, [r7, #8]
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f000 f850 	bl	800877c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086de:	f000 f8df 	bl	80088a0 <prvAddNewTaskToReadyList>
 80086e2:	e001      	b.n	80086e8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80086e8:	697b      	ldr	r3, [r7, #20]
	}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3728      	adds	r7, #40	; 0x28
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b08c      	sub	sp, #48	; 0x30
 80086f6:	af04      	add	r7, sp, #16
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	603b      	str	r3, [r7, #0]
 80086fe:	4613      	mov	r3, r2
 8008700:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008702:	88fb      	ldrh	r3, [r7, #6]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4618      	mov	r0, r3
 8008708:	f001 fd6c 	bl	800a1e4 <pvPortMalloc>
 800870c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00e      	beq.n	8008732 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008714:	205c      	movs	r0, #92	; 0x5c
 8008716:	f001 fd65 	bl	800a1e4 <pvPortMalloc>
 800871a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d003      	beq.n	800872a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	631a      	str	r2, [r3, #48]	; 0x30
 8008728:	e005      	b.n	8008736 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800872a:	6978      	ldr	r0, [r7, #20]
 800872c:	f001 fe24 	bl	800a378 <vPortFree>
 8008730:	e001      	b.n	8008736 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008732:	2300      	movs	r3, #0
 8008734:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d017      	beq.n	800876c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008744:	88fa      	ldrh	r2, [r7, #6]
 8008746:	2300      	movs	r3, #0
 8008748:	9303      	str	r3, [sp, #12]
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	9302      	str	r3, [sp, #8]
 800874e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008750:	9301      	str	r3, [sp, #4]
 8008752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68b9      	ldr	r1, [r7, #8]
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 f80e 	bl	800877c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008760:	69f8      	ldr	r0, [r7, #28]
 8008762:	f000 f89d 	bl	80088a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008766:	2301      	movs	r3, #1
 8008768:	61bb      	str	r3, [r7, #24]
 800876a:	e002      	b.n	8008772 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800876c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008770:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008772:	69bb      	ldr	r3, [r7, #24]
	}
 8008774:	4618      	mov	r0, r3
 8008776:	3720      	adds	r7, #32
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b088      	sub	sp, #32
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800878a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	461a      	mov	r2, r3
 8008794:	21a5      	movs	r1, #165	; 0xa5
 8008796:	f00e f95d 	bl	8016a54 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800879a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800879e:	6879      	ldr	r1, [r7, #4]
 80087a0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80087a4:	440b      	add	r3, r1
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	f023 0307 	bic.w	r3, r3, #7
 80087b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	f003 0307 	and.w	r3, r3, #7
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00c      	beq.n	80087d8 <prvInitialiseNewTask+0x5c>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	b672      	cpsid	i
 80087c4:	f383 8811 	msr	BASEPRI, r3
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	f3bf 8f4f 	dsb	sy
 80087d0:	b662      	cpsie	i
 80087d2:	617b      	str	r3, [r7, #20]
}
 80087d4:	bf00      	nop
 80087d6:	e7fe      	b.n	80087d6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d01f      	beq.n	800881e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80087de:	2300      	movs	r3, #0
 80087e0:	61fb      	str	r3, [r7, #28]
 80087e2:	e012      	b.n	800880a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	4413      	add	r3, r2
 80087ea:	7819      	ldrb	r1, [r3, #0]
 80087ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	4413      	add	r3, r2
 80087f2:	3334      	adds	r3, #52	; 0x34
 80087f4:	460a      	mov	r2, r1
 80087f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	4413      	add	r3, r2
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d006      	beq.n	8008812 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	3301      	adds	r3, #1
 8008808:	61fb      	str	r3, [r7, #28]
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	2b0f      	cmp	r3, #15
 800880e:	d9e9      	bls.n	80087e4 <prvInitialiseNewTask+0x68>
 8008810:	e000      	b.n	8008814 <prvInitialiseNewTask+0x98>
			{
				break;
 8008812:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	2200      	movs	r2, #0
 8008818:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800881c:	e003      	b.n	8008826 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800881e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008828:	2b37      	cmp	r3, #55	; 0x37
 800882a:	d901      	bls.n	8008830 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800882c:	2337      	movs	r3, #55	; 0x37
 800882e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008832:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008834:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008838:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800883c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883e:	2200      	movs	r2, #0
 8008840:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008844:	3304      	adds	r3, #4
 8008846:	4618      	mov	r0, r3
 8008848:	f7fe fd4c 	bl	80072e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800884c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800884e:	3318      	adds	r3, #24
 8008850:	4618      	mov	r0, r3
 8008852:	f7fe fd47 	bl	80072e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800885a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800885c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008864:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800886a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800886c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886e:	2200      	movs	r2, #0
 8008870:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008874:	2200      	movs	r2, #0
 8008876:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800887a:	683a      	ldr	r2, [r7, #0]
 800887c:	68f9      	ldr	r1, [r7, #12]
 800887e:	69b8      	ldr	r0, [r7, #24]
 8008880:	f001 fa76 	bl	8009d70 <pxPortInitialiseStack>
 8008884:	4602      	mov	r2, r0
 8008886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008888:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800888a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800888c:	2b00      	cmp	r3, #0
 800888e:	d002      	beq.n	8008896 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008894:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008896:	bf00      	nop
 8008898:	3720      	adds	r7, #32
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80088a8:	f001 fb70 	bl	8009f8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80088ac:	4b2d      	ldr	r3, [pc, #180]	; (8008964 <prvAddNewTaskToReadyList+0xc4>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	3301      	adds	r3, #1
 80088b2:	4a2c      	ldr	r2, [pc, #176]	; (8008964 <prvAddNewTaskToReadyList+0xc4>)
 80088b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80088b6:	4b2c      	ldr	r3, [pc, #176]	; (8008968 <prvAddNewTaskToReadyList+0xc8>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d109      	bne.n	80088d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80088be:	4a2a      	ldr	r2, [pc, #168]	; (8008968 <prvAddNewTaskToReadyList+0xc8>)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80088c4:	4b27      	ldr	r3, [pc, #156]	; (8008964 <prvAddNewTaskToReadyList+0xc4>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d110      	bne.n	80088ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80088cc:	f000 fc3e 	bl	800914c <prvInitialiseTaskLists>
 80088d0:	e00d      	b.n	80088ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80088d2:	4b26      	ldr	r3, [pc, #152]	; (800896c <prvAddNewTaskToReadyList+0xcc>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d109      	bne.n	80088ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80088da:	4b23      	ldr	r3, [pc, #140]	; (8008968 <prvAddNewTaskToReadyList+0xc8>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d802      	bhi.n	80088ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088e8:	4a1f      	ldr	r2, [pc, #124]	; (8008968 <prvAddNewTaskToReadyList+0xc8>)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088ee:	4b20      	ldr	r3, [pc, #128]	; (8008970 <prvAddNewTaskToReadyList+0xd0>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	3301      	adds	r3, #1
 80088f4:	4a1e      	ldr	r2, [pc, #120]	; (8008970 <prvAddNewTaskToReadyList+0xd0>)
 80088f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80088f8:	4b1d      	ldr	r3, [pc, #116]	; (8008970 <prvAddNewTaskToReadyList+0xd0>)
 80088fa:	681a      	ldr	r2, [r3, #0]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008904:	4b1b      	ldr	r3, [pc, #108]	; (8008974 <prvAddNewTaskToReadyList+0xd4>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	429a      	cmp	r2, r3
 800890a:	d903      	bls.n	8008914 <prvAddNewTaskToReadyList+0x74>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008910:	4a18      	ldr	r2, [pc, #96]	; (8008974 <prvAddNewTaskToReadyList+0xd4>)
 8008912:	6013      	str	r3, [r2, #0]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008918:	4613      	mov	r3, r2
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	4a15      	ldr	r2, [pc, #84]	; (8008978 <prvAddNewTaskToReadyList+0xd8>)
 8008922:	441a      	add	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	3304      	adds	r3, #4
 8008928:	4619      	mov	r1, r3
 800892a:	4610      	mov	r0, r2
 800892c:	f7fe fce7 	bl	80072fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008930:	f001 fb60 	bl	8009ff4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008934:	4b0d      	ldr	r3, [pc, #52]	; (800896c <prvAddNewTaskToReadyList+0xcc>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00e      	beq.n	800895a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800893c:	4b0a      	ldr	r3, [pc, #40]	; (8008968 <prvAddNewTaskToReadyList+0xc8>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008946:	429a      	cmp	r2, r3
 8008948:	d207      	bcs.n	800895a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800894a:	4b0c      	ldr	r3, [pc, #48]	; (800897c <prvAddNewTaskToReadyList+0xdc>)
 800894c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008950:	601a      	str	r2, [r3, #0]
 8008952:	f3bf 8f4f 	dsb	sy
 8008956:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800895a:	bf00      	nop
 800895c:	3708      	adds	r7, #8
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	20000da8 	.word	0x20000da8
 8008968:	200008d4 	.word	0x200008d4
 800896c:	20000db4 	.word	0x20000db4
 8008970:	20000dc4 	.word	0x20000dc4
 8008974:	20000db0 	.word	0x20000db0
 8008978:	200008d8 	.word	0x200008d8
 800897c:	e000ed04 	.word	0xe000ed04

08008980 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008988:	2300      	movs	r3, #0
 800898a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d019      	beq.n	80089c6 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008992:	4b14      	ldr	r3, [pc, #80]	; (80089e4 <vTaskDelay+0x64>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00c      	beq.n	80089b4 <vTaskDelay+0x34>
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899e:	b672      	cpsid	i
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	b662      	cpsie	i
 80089ae:	60bb      	str	r3, [r7, #8]
}
 80089b0:	bf00      	nop
 80089b2:	e7fe      	b.n	80089b2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80089b4:	f000 f884 	bl	8008ac0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80089b8:	2100      	movs	r1, #0
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fe28 	bl	8009610 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80089c0:	f000 f88c 	bl	8008adc <xTaskResumeAll>
 80089c4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d107      	bne.n	80089dc <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80089cc:	4b06      	ldr	r3, [pc, #24]	; (80089e8 <vTaskDelay+0x68>)
 80089ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	20000dd0 	.word	0x20000dd0
 80089e8:	e000ed04 	.word	0xe000ed04

080089ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b08a      	sub	sp, #40	; 0x28
 80089f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089f2:	2300      	movs	r3, #0
 80089f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089fa:	463a      	mov	r2, r7
 80089fc:	1d39      	adds	r1, r7, #4
 80089fe:	f107 0308 	add.w	r3, r7, #8
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fe fc1a 	bl	800723c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	9202      	str	r2, [sp, #8]
 8008a10:	9301      	str	r3, [sp, #4]
 8008a12:	2300      	movs	r3, #0
 8008a14:	9300      	str	r3, [sp, #0]
 8008a16:	2300      	movs	r3, #0
 8008a18:	460a      	mov	r2, r1
 8008a1a:	4923      	ldr	r1, [pc, #140]	; (8008aa8 <vTaskStartScheduler+0xbc>)
 8008a1c:	4823      	ldr	r0, [pc, #140]	; (8008aac <vTaskStartScheduler+0xc0>)
 8008a1e:	f7ff fe05 	bl	800862c <xTaskCreateStatic>
 8008a22:	4603      	mov	r3, r0
 8008a24:	4a22      	ldr	r2, [pc, #136]	; (8008ab0 <vTaskStartScheduler+0xc4>)
 8008a26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a28:	4b21      	ldr	r3, [pc, #132]	; (8008ab0 <vTaskStartScheduler+0xc4>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d002      	beq.n	8008a36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a30:	2301      	movs	r3, #1
 8008a32:	617b      	str	r3, [r7, #20]
 8008a34:	e001      	b.n	8008a3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d102      	bne.n	8008a46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a40:	f000 fe3a 	bl	80096b8 <xTimerCreateTimerTask>
 8008a44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d118      	bne.n	8008a7e <vTaskStartScheduler+0x92>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a50:	b672      	cpsid	i
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	b662      	cpsie	i
 8008a60:	613b      	str	r3, [r7, #16]
}
 8008a62:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a64:	4b13      	ldr	r3, [pc, #76]	; (8008ab4 <vTaskStartScheduler+0xc8>)
 8008a66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a6c:	4b12      	ldr	r3, [pc, #72]	; (8008ab8 <vTaskStartScheduler+0xcc>)
 8008a6e:	2201      	movs	r2, #1
 8008a70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a72:	4b12      	ldr	r3, [pc, #72]	; (8008abc <vTaskStartScheduler+0xd0>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a78:	f001 fa0a 	bl	8009e90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a7c:	e010      	b.n	8008aa0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a84:	d10c      	bne.n	8008aa0 <vTaskStartScheduler+0xb4>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8a:	b672      	cpsid	i
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	b662      	cpsie	i
 8008a9a:	60fb      	str	r3, [r7, #12]
}
 8008a9c:	bf00      	nop
 8008a9e:	e7fe      	b.n	8008a9e <vTaskStartScheduler+0xb2>
}
 8008aa0:	bf00      	nop
 8008aa2:	3718      	adds	r7, #24
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	080197a8 	.word	0x080197a8
 8008aac:	0800911d 	.word	0x0800911d
 8008ab0:	20000dcc 	.word	0x20000dcc
 8008ab4:	20000dc8 	.word	0x20000dc8
 8008ab8:	20000db4 	.word	0x20000db4
 8008abc:	20000dac 	.word	0x20000dac

08008ac0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008ac4:	4b04      	ldr	r3, [pc, #16]	; (8008ad8 <vTaskSuspendAll+0x18>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	4a03      	ldr	r2, [pc, #12]	; (8008ad8 <vTaskSuspendAll+0x18>)
 8008acc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008ace:	bf00      	nop
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	20000dd0 	.word	0x20000dd0

08008adc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008aea:	4b43      	ldr	r3, [pc, #268]	; (8008bf8 <xTaskResumeAll+0x11c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10c      	bne.n	8008b0c <xTaskResumeAll+0x30>
	__asm volatile
 8008af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af6:	b672      	cpsid	i
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	b662      	cpsie	i
 8008b06:	603b      	str	r3, [r7, #0]
}
 8008b08:	bf00      	nop
 8008b0a:	e7fe      	b.n	8008b0a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008b0c:	f001 fa3e 	bl	8009f8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008b10:	4b39      	ldr	r3, [pc, #228]	; (8008bf8 <xTaskResumeAll+0x11c>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3b01      	subs	r3, #1
 8008b16:	4a38      	ldr	r2, [pc, #224]	; (8008bf8 <xTaskResumeAll+0x11c>)
 8008b18:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b1a:	4b37      	ldr	r3, [pc, #220]	; (8008bf8 <xTaskResumeAll+0x11c>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d162      	bne.n	8008be8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008b22:	4b36      	ldr	r3, [pc, #216]	; (8008bfc <xTaskResumeAll+0x120>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d05e      	beq.n	8008be8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b2a:	e02f      	b.n	8008b8c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b2c:	4b34      	ldr	r3, [pc, #208]	; (8008c00 <xTaskResumeAll+0x124>)
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	3318      	adds	r3, #24
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fe fc3d 	bl	80073b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	3304      	adds	r3, #4
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7fe fc38 	bl	80073b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b4c:	4b2d      	ldr	r3, [pc, #180]	; (8008c04 <xTaskResumeAll+0x128>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d903      	bls.n	8008b5c <xTaskResumeAll+0x80>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b58:	4a2a      	ldr	r2, [pc, #168]	; (8008c04 <xTaskResumeAll+0x128>)
 8008b5a:	6013      	str	r3, [r2, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b60:	4613      	mov	r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	4413      	add	r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	4a27      	ldr	r2, [pc, #156]	; (8008c08 <xTaskResumeAll+0x12c>)
 8008b6a:	441a      	add	r2, r3
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	3304      	adds	r3, #4
 8008b70:	4619      	mov	r1, r3
 8008b72:	4610      	mov	r0, r2
 8008b74:	f7fe fbc3 	bl	80072fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b7c:	4b23      	ldr	r3, [pc, #140]	; (8008c0c <xTaskResumeAll+0x130>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d302      	bcc.n	8008b8c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008b86:	4b22      	ldr	r3, [pc, #136]	; (8008c10 <xTaskResumeAll+0x134>)
 8008b88:	2201      	movs	r2, #1
 8008b8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b8c:	4b1c      	ldr	r3, [pc, #112]	; (8008c00 <xTaskResumeAll+0x124>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1cb      	bne.n	8008b2c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d001      	beq.n	8008b9e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b9a:	f000 fb77 	bl	800928c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008b9e:	4b1d      	ldr	r3, [pc, #116]	; (8008c14 <xTaskResumeAll+0x138>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d010      	beq.n	8008bcc <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008baa:	f000 f859 	bl	8008c60 <xTaskIncrementTick>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d002      	beq.n	8008bba <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008bb4:	4b16      	ldr	r3, [pc, #88]	; (8008c10 <xTaskResumeAll+0x134>)
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1f1      	bne.n	8008baa <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008bc6:	4b13      	ldr	r3, [pc, #76]	; (8008c14 <xTaskResumeAll+0x138>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008bcc:	4b10      	ldr	r3, [pc, #64]	; (8008c10 <xTaskResumeAll+0x134>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d009      	beq.n	8008be8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008bd8:	4b0f      	ldr	r3, [pc, #60]	; (8008c18 <xTaskResumeAll+0x13c>)
 8008bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bde:	601a      	str	r2, [r3, #0]
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008be8:	f001 fa04 	bl	8009ff4 <vPortExitCritical>

	return xAlreadyYielded;
 8008bec:	68bb      	ldr	r3, [r7, #8]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20000dd0 	.word	0x20000dd0
 8008bfc:	20000da8 	.word	0x20000da8
 8008c00:	20000d68 	.word	0x20000d68
 8008c04:	20000db0 	.word	0x20000db0
 8008c08:	200008d8 	.word	0x200008d8
 8008c0c:	200008d4 	.word	0x200008d4
 8008c10:	20000dbc 	.word	0x20000dbc
 8008c14:	20000db8 	.word	0x20000db8
 8008c18:	e000ed04 	.word	0xe000ed04

08008c1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008c22:	4b05      	ldr	r3, [pc, #20]	; (8008c38 <xTaskGetTickCount+0x1c>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008c28:	687b      	ldr	r3, [r7, #4]
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	20000dac 	.word	0x20000dac

08008c3c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c42:	f001 fa8b 	bl	800a15c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008c46:	2300      	movs	r3, #0
 8008c48:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008c4a:	4b04      	ldr	r3, [pc, #16]	; (8008c5c <xTaskGetTickCountFromISR+0x20>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c50:	683b      	ldr	r3, [r7, #0]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3708      	adds	r7, #8
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	20000dac 	.word	0x20000dac

08008c60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c66:	2300      	movs	r3, #0
 8008c68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c6a:	4b50      	ldr	r3, [pc, #320]	; (8008dac <xTaskIncrementTick+0x14c>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	f040 808b 	bne.w	8008d8a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c74:	4b4e      	ldr	r3, [pc, #312]	; (8008db0 <xTaskIncrementTick+0x150>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c7c:	4a4c      	ldr	r2, [pc, #304]	; (8008db0 <xTaskIncrementTick+0x150>)
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d122      	bne.n	8008cce <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c88:	4b4a      	ldr	r3, [pc, #296]	; (8008db4 <xTaskIncrementTick+0x154>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d00c      	beq.n	8008cac <xTaskIncrementTick+0x4c>
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	b672      	cpsid	i
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	b662      	cpsie	i
 8008ca6:	603b      	str	r3, [r7, #0]
}
 8008ca8:	bf00      	nop
 8008caa:	e7fe      	b.n	8008caa <xTaskIncrementTick+0x4a>
 8008cac:	4b41      	ldr	r3, [pc, #260]	; (8008db4 <xTaskIncrementTick+0x154>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	60fb      	str	r3, [r7, #12]
 8008cb2:	4b41      	ldr	r3, [pc, #260]	; (8008db8 <xTaskIncrementTick+0x158>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a3f      	ldr	r2, [pc, #252]	; (8008db4 <xTaskIncrementTick+0x154>)
 8008cb8:	6013      	str	r3, [r2, #0]
 8008cba:	4a3f      	ldr	r2, [pc, #252]	; (8008db8 <xTaskIncrementTick+0x158>)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6013      	str	r3, [r2, #0]
 8008cc0:	4b3e      	ldr	r3, [pc, #248]	; (8008dbc <xTaskIncrementTick+0x15c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	4a3d      	ldr	r2, [pc, #244]	; (8008dbc <xTaskIncrementTick+0x15c>)
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	f000 fadf 	bl	800928c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008cce:	4b3c      	ldr	r3, [pc, #240]	; (8008dc0 <xTaskIncrementTick+0x160>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	693a      	ldr	r2, [r7, #16]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d349      	bcc.n	8008d6c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cd8:	4b36      	ldr	r3, [pc, #216]	; (8008db4 <xTaskIncrementTick+0x154>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d104      	bne.n	8008cec <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ce2:	4b37      	ldr	r3, [pc, #220]	; (8008dc0 <xTaskIncrementTick+0x160>)
 8008ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ce8:	601a      	str	r2, [r3, #0]
					break;
 8008cea:	e03f      	b.n	8008d6c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cec:	4b31      	ldr	r3, [pc, #196]	; (8008db4 <xTaskIncrementTick+0x154>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d203      	bcs.n	8008d0c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d04:	4a2e      	ldr	r2, [pc, #184]	; (8008dc0 <xTaskIncrementTick+0x160>)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008d0a:	e02f      	b.n	8008d6c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	3304      	adds	r3, #4
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7fe fb51 	bl	80073b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d004      	beq.n	8008d28 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	3318      	adds	r3, #24
 8008d22:	4618      	mov	r0, r3
 8008d24:	f7fe fb48 	bl	80073b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2c:	4b25      	ldr	r3, [pc, #148]	; (8008dc4 <xTaskIncrementTick+0x164>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d903      	bls.n	8008d3c <xTaskIncrementTick+0xdc>
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d38:	4a22      	ldr	r2, [pc, #136]	; (8008dc4 <xTaskIncrementTick+0x164>)
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4a1f      	ldr	r2, [pc, #124]	; (8008dc8 <xTaskIncrementTick+0x168>)
 8008d4a:	441a      	add	r2, r3
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	4619      	mov	r1, r3
 8008d52:	4610      	mov	r0, r2
 8008d54:	f7fe fad3 	bl	80072fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5c:	4b1b      	ldr	r3, [pc, #108]	; (8008dcc <xTaskIncrementTick+0x16c>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d3b8      	bcc.n	8008cd8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8008d66:	2301      	movs	r3, #1
 8008d68:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d6a:	e7b5      	b.n	8008cd8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d6c:	4b17      	ldr	r3, [pc, #92]	; (8008dcc <xTaskIncrementTick+0x16c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d72:	4915      	ldr	r1, [pc, #84]	; (8008dc8 <xTaskIncrementTick+0x168>)
 8008d74:	4613      	mov	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4413      	add	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	440b      	add	r3, r1
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d907      	bls.n	8008d94 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8008d84:	2301      	movs	r3, #1
 8008d86:	617b      	str	r3, [r7, #20]
 8008d88:	e004      	b.n	8008d94 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008d8a:	4b11      	ldr	r3, [pc, #68]	; (8008dd0 <xTaskIncrementTick+0x170>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	4a0f      	ldr	r2, [pc, #60]	; (8008dd0 <xTaskIncrementTick+0x170>)
 8008d92:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008d94:	4b0f      	ldr	r3, [pc, #60]	; (8008dd4 <xTaskIncrementTick+0x174>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d001      	beq.n	8008da0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008da0:	697b      	ldr	r3, [r7, #20]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3718      	adds	r7, #24
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	20000dd0 	.word	0x20000dd0
 8008db0:	20000dac 	.word	0x20000dac
 8008db4:	20000d60 	.word	0x20000d60
 8008db8:	20000d64 	.word	0x20000d64
 8008dbc:	20000dc0 	.word	0x20000dc0
 8008dc0:	20000dc8 	.word	0x20000dc8
 8008dc4:	20000db0 	.word	0x20000db0
 8008dc8:	200008d8 	.word	0x200008d8
 8008dcc:	200008d4 	.word	0x200008d4
 8008dd0:	20000db8 	.word	0x20000db8
 8008dd4:	20000dbc 	.word	0x20000dbc

08008dd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008dde:	4b29      	ldr	r3, [pc, #164]	; (8008e84 <vTaskSwitchContext+0xac>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d003      	beq.n	8008dee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008de6:	4b28      	ldr	r3, [pc, #160]	; (8008e88 <vTaskSwitchContext+0xb0>)
 8008de8:	2201      	movs	r2, #1
 8008dea:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008dec:	e043      	b.n	8008e76 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 8008dee:	4b26      	ldr	r3, [pc, #152]	; (8008e88 <vTaskSwitchContext+0xb0>)
 8008df0:	2200      	movs	r2, #0
 8008df2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008df4:	4b25      	ldr	r3, [pc, #148]	; (8008e8c <vTaskSwitchContext+0xb4>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	60fb      	str	r3, [r7, #12]
 8008dfa:	e012      	b.n	8008e22 <vTaskSwitchContext+0x4a>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d10c      	bne.n	8008e1c <vTaskSwitchContext+0x44>
	__asm volatile
 8008e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e06:	b672      	cpsid	i
 8008e08:	f383 8811 	msr	BASEPRI, r3
 8008e0c:	f3bf 8f6f 	isb	sy
 8008e10:	f3bf 8f4f 	dsb	sy
 8008e14:	b662      	cpsie	i
 8008e16:	607b      	str	r3, [r7, #4]
}
 8008e18:	bf00      	nop
 8008e1a:	e7fe      	b.n	8008e1a <vTaskSwitchContext+0x42>
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	60fb      	str	r3, [r7, #12]
 8008e22:	491b      	ldr	r1, [pc, #108]	; (8008e90 <vTaskSwitchContext+0xb8>)
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4613      	mov	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4413      	add	r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	440b      	add	r3, r1
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d0e2      	beq.n	8008dfc <vTaskSwitchContext+0x24>
 8008e36:	68fa      	ldr	r2, [r7, #12]
 8008e38:	4613      	mov	r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	4413      	add	r3, r2
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	4a13      	ldr	r2, [pc, #76]	; (8008e90 <vTaskSwitchContext+0xb8>)
 8008e42:	4413      	add	r3, r2
 8008e44:	60bb      	str	r3, [r7, #8]
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	605a      	str	r2, [r3, #4]
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	685a      	ldr	r2, [r3, #4]
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	3308      	adds	r3, #8
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d104      	bne.n	8008e66 <vTaskSwitchContext+0x8e>
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	685a      	ldr	r2, [r3, #4]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	605a      	str	r2, [r3, #4]
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	68db      	ldr	r3, [r3, #12]
 8008e6c:	4a09      	ldr	r2, [pc, #36]	; (8008e94 <vTaskSwitchContext+0xbc>)
 8008e6e:	6013      	str	r3, [r2, #0]
 8008e70:	4a06      	ldr	r2, [pc, #24]	; (8008e8c <vTaskSwitchContext+0xb4>)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6013      	str	r3, [r2, #0]
}
 8008e76:	bf00      	nop
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	20000dd0 	.word	0x20000dd0
 8008e88:	20000dbc 	.word	0x20000dbc
 8008e8c:	20000db0 	.word	0x20000db0
 8008e90:	200008d8 	.word	0x200008d8
 8008e94:	200008d4 	.word	0x200008d4

08008e98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d10c      	bne.n	8008ec2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eac:	b672      	cpsid	i
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	b662      	cpsie	i
 8008ebc:	60fb      	str	r3, [r7, #12]
}
 8008ebe:	bf00      	nop
 8008ec0:	e7fe      	b.n	8008ec0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ec2:	4b07      	ldr	r3, [pc, #28]	; (8008ee0 <vTaskPlaceOnEventList+0x48>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3318      	adds	r3, #24
 8008ec8:	4619      	mov	r1, r3
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f7fe fa3b 	bl	8007346 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ed0:	2101      	movs	r1, #1
 8008ed2:	6838      	ldr	r0, [r7, #0]
 8008ed4:	f000 fb9c 	bl	8009610 <prvAddCurrentTaskToDelayedList>
}
 8008ed8:	bf00      	nop
 8008eda:	3710      	adds	r7, #16
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	200008d4 	.word	0x200008d4

08008ee4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b086      	sub	sp, #24
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10c      	bne.n	8008f10 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efa:	b672      	cpsid	i
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	b662      	cpsie	i
 8008f0a:	617b      	str	r3, [r7, #20]
}
 8008f0c:	bf00      	nop
 8008f0e:	e7fe      	b.n	8008f0e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f10:	4b0a      	ldr	r3, [pc, #40]	; (8008f3c <vTaskPlaceOnEventListRestricted+0x58>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	3318      	adds	r3, #24
 8008f16:	4619      	mov	r1, r3
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f7fe f9f0 	bl	80072fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d002      	beq.n	8008f2a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8008f24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008f28:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008f2a:	6879      	ldr	r1, [r7, #4]
 8008f2c:	68b8      	ldr	r0, [r7, #8]
 8008f2e:	f000 fb6f 	bl	8009610 <prvAddCurrentTaskToDelayedList>
	}
 8008f32:	bf00      	nop
 8008f34:	3718      	adds	r7, #24
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
 8008f3a:	bf00      	nop
 8008f3c:	200008d4 	.word	0x200008d4

08008f40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10c      	bne.n	8008f70 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8008f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5a:	b672      	cpsid	i
 8008f5c:	f383 8811 	msr	BASEPRI, r3
 8008f60:	f3bf 8f6f 	isb	sy
 8008f64:	f3bf 8f4f 	dsb	sy
 8008f68:	b662      	cpsie	i
 8008f6a:	60fb      	str	r3, [r7, #12]
}
 8008f6c:	bf00      	nop
 8008f6e:	e7fe      	b.n	8008f6e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	3318      	adds	r3, #24
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7fe fa1f 	bl	80073b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f7a:	4b1e      	ldr	r3, [pc, #120]	; (8008ff4 <xTaskRemoveFromEventList+0xb4>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d11d      	bne.n	8008fbe <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	3304      	adds	r3, #4
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7fe fa16 	bl	80073b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f90:	4b19      	ldr	r3, [pc, #100]	; (8008ff8 <xTaskRemoveFromEventList+0xb8>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d903      	bls.n	8008fa0 <xTaskRemoveFromEventList+0x60>
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f9c:	4a16      	ldr	r2, [pc, #88]	; (8008ff8 <xTaskRemoveFromEventList+0xb8>)
 8008f9e:	6013      	str	r3, [r2, #0]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	4413      	add	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4a13      	ldr	r2, [pc, #76]	; (8008ffc <xTaskRemoveFromEventList+0xbc>)
 8008fae:	441a      	add	r2, r3
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	3304      	adds	r3, #4
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	f7fe f9a1 	bl	80072fe <vListInsertEnd>
 8008fbc:	e005      	b.n	8008fca <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	3318      	adds	r3, #24
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	480e      	ldr	r0, [pc, #56]	; (8009000 <xTaskRemoveFromEventList+0xc0>)
 8008fc6:	f7fe f99a 	bl	80072fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fce:	4b0d      	ldr	r3, [pc, #52]	; (8009004 <xTaskRemoveFromEventList+0xc4>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d905      	bls.n	8008fe4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008fdc:	4b0a      	ldr	r3, [pc, #40]	; (8009008 <xTaskRemoveFromEventList+0xc8>)
 8008fde:	2201      	movs	r2, #1
 8008fe0:	601a      	str	r2, [r3, #0]
 8008fe2:	e001      	b.n	8008fe8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008fe8:	697b      	ldr	r3, [r7, #20]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	20000dd0 	.word	0x20000dd0
 8008ff8:	20000db0 	.word	0x20000db0
 8008ffc:	200008d8 	.word	0x200008d8
 8009000:	20000d68 	.word	0x20000d68
 8009004:	200008d4 	.word	0x200008d4
 8009008:	20000dbc 	.word	0x20000dbc

0800900c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009014:	4b06      	ldr	r3, [pc, #24]	; (8009030 <vTaskInternalSetTimeOutState+0x24>)
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800901c:	4b05      	ldr	r3, [pc, #20]	; (8009034 <vTaskInternalSetTimeOutState+0x28>)
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	605a      	str	r2, [r3, #4]
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	20000dc0 	.word	0x20000dc0
 8009034:	20000dac 	.word	0x20000dac

08009038 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10c      	bne.n	8009062 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800904c:	b672      	cpsid	i
 800904e:	f383 8811 	msr	BASEPRI, r3
 8009052:	f3bf 8f6f 	isb	sy
 8009056:	f3bf 8f4f 	dsb	sy
 800905a:	b662      	cpsie	i
 800905c:	613b      	str	r3, [r7, #16]
}
 800905e:	bf00      	nop
 8009060:	e7fe      	b.n	8009060 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d10c      	bne.n	8009082 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800906c:	b672      	cpsid	i
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	b662      	cpsie	i
 800907c:	60fb      	str	r3, [r7, #12]
}
 800907e:	bf00      	nop
 8009080:	e7fe      	b.n	8009080 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8009082:	f000 ff83 	bl	8009f8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009086:	4b1d      	ldr	r3, [pc, #116]	; (80090fc <xTaskCheckForTimeOut+0xc4>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	1ad3      	subs	r3, r2, r3
 8009094:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800909e:	d102      	bne.n	80090a6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80090a0:	2300      	movs	r3, #0
 80090a2:	61fb      	str	r3, [r7, #28]
 80090a4:	e023      	b.n	80090ee <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	4b15      	ldr	r3, [pc, #84]	; (8009100 <xTaskCheckForTimeOut+0xc8>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d007      	beq.n	80090c2 <xTaskCheckForTimeOut+0x8a>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	69ba      	ldr	r2, [r7, #24]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d302      	bcc.n	80090c2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80090bc:	2301      	movs	r3, #1
 80090be:	61fb      	str	r3, [r7, #28]
 80090c0:	e015      	b.n	80090ee <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d20b      	bcs.n	80090e4 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	1ad2      	subs	r2, r2, r3
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7ff ff97 	bl	800900c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80090de:	2300      	movs	r3, #0
 80090e0:	61fb      	str	r3, [r7, #28]
 80090e2:	e004      	b.n	80090ee <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80090ea:	2301      	movs	r3, #1
 80090ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80090ee:	f000 ff81 	bl	8009ff4 <vPortExitCritical>

	return xReturn;
 80090f2:	69fb      	ldr	r3, [r7, #28]
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3720      	adds	r7, #32
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	20000dac 	.word	0x20000dac
 8009100:	20000dc0 	.word	0x20000dc0

08009104 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009104:	b480      	push	{r7}
 8009106:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009108:	4b03      	ldr	r3, [pc, #12]	; (8009118 <vTaskMissedYield+0x14>)
 800910a:	2201      	movs	r2, #1
 800910c:	601a      	str	r2, [r3, #0]
}
 800910e:	bf00      	nop
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr
 8009118:	20000dbc 	.word	0x20000dbc

0800911c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009124:	f000 f852 	bl	80091cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009128:	4b06      	ldr	r3, [pc, #24]	; (8009144 <prvIdleTask+0x28>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2b01      	cmp	r3, #1
 800912e:	d9f9      	bls.n	8009124 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009130:	4b05      	ldr	r3, [pc, #20]	; (8009148 <prvIdleTask+0x2c>)
 8009132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009136:	601a      	str	r2, [r3, #0]
 8009138:	f3bf 8f4f 	dsb	sy
 800913c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009140:	e7f0      	b.n	8009124 <prvIdleTask+0x8>
 8009142:	bf00      	nop
 8009144:	200008d8 	.word	0x200008d8
 8009148:	e000ed04 	.word	0xe000ed04

0800914c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009152:	2300      	movs	r3, #0
 8009154:	607b      	str	r3, [r7, #4]
 8009156:	e00c      	b.n	8009172 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	4613      	mov	r3, r2
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	4413      	add	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4a12      	ldr	r2, [pc, #72]	; (80091ac <prvInitialiseTaskLists+0x60>)
 8009164:	4413      	add	r3, r2
 8009166:	4618      	mov	r0, r3
 8009168:	f7fe f89c 	bl	80072a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	3301      	adds	r3, #1
 8009170:	607b      	str	r3, [r7, #4]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2b37      	cmp	r3, #55	; 0x37
 8009176:	d9ef      	bls.n	8009158 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009178:	480d      	ldr	r0, [pc, #52]	; (80091b0 <prvInitialiseTaskLists+0x64>)
 800917a:	f7fe f893 	bl	80072a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800917e:	480d      	ldr	r0, [pc, #52]	; (80091b4 <prvInitialiseTaskLists+0x68>)
 8009180:	f7fe f890 	bl	80072a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009184:	480c      	ldr	r0, [pc, #48]	; (80091b8 <prvInitialiseTaskLists+0x6c>)
 8009186:	f7fe f88d 	bl	80072a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800918a:	480c      	ldr	r0, [pc, #48]	; (80091bc <prvInitialiseTaskLists+0x70>)
 800918c:	f7fe f88a 	bl	80072a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009190:	480b      	ldr	r0, [pc, #44]	; (80091c0 <prvInitialiseTaskLists+0x74>)
 8009192:	f7fe f887 	bl	80072a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009196:	4b0b      	ldr	r3, [pc, #44]	; (80091c4 <prvInitialiseTaskLists+0x78>)
 8009198:	4a05      	ldr	r2, [pc, #20]	; (80091b0 <prvInitialiseTaskLists+0x64>)
 800919a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800919c:	4b0a      	ldr	r3, [pc, #40]	; (80091c8 <prvInitialiseTaskLists+0x7c>)
 800919e:	4a05      	ldr	r2, [pc, #20]	; (80091b4 <prvInitialiseTaskLists+0x68>)
 80091a0:	601a      	str	r2, [r3, #0]
}
 80091a2:	bf00      	nop
 80091a4:	3708      	adds	r7, #8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	200008d8 	.word	0x200008d8
 80091b0:	20000d38 	.word	0x20000d38
 80091b4:	20000d4c 	.word	0x20000d4c
 80091b8:	20000d68 	.word	0x20000d68
 80091bc:	20000d7c 	.word	0x20000d7c
 80091c0:	20000d94 	.word	0x20000d94
 80091c4:	20000d60 	.word	0x20000d60
 80091c8:	20000d64 	.word	0x20000d64

080091cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091d2:	e019      	b.n	8009208 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80091d4:	f000 feda 	bl	8009f8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091d8:	4b10      	ldr	r3, [pc, #64]	; (800921c <prvCheckTasksWaitingTermination+0x50>)
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	68db      	ldr	r3, [r3, #12]
 80091de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	3304      	adds	r3, #4
 80091e4:	4618      	mov	r0, r3
 80091e6:	f7fe f8e7 	bl	80073b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80091ea:	4b0d      	ldr	r3, [pc, #52]	; (8009220 <prvCheckTasksWaitingTermination+0x54>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	3b01      	subs	r3, #1
 80091f0:	4a0b      	ldr	r2, [pc, #44]	; (8009220 <prvCheckTasksWaitingTermination+0x54>)
 80091f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80091f4:	4b0b      	ldr	r3, [pc, #44]	; (8009224 <prvCheckTasksWaitingTermination+0x58>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3b01      	subs	r3, #1
 80091fa:	4a0a      	ldr	r2, [pc, #40]	; (8009224 <prvCheckTasksWaitingTermination+0x58>)
 80091fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80091fe:	f000 fef9 	bl	8009ff4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f000 f810 	bl	8009228 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009208:	4b06      	ldr	r3, [pc, #24]	; (8009224 <prvCheckTasksWaitingTermination+0x58>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1e1      	bne.n	80091d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009210:	bf00      	nop
 8009212:	bf00      	nop
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	20000d7c 	.word	0x20000d7c
 8009220:	20000da8 	.word	0x20000da8
 8009224:	20000d90 	.word	0x20000d90

08009228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009236:	2b00      	cmp	r3, #0
 8009238:	d108      	bne.n	800924c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800923e:	4618      	mov	r0, r3
 8009240:	f001 f89a 	bl	800a378 <vPortFree>
				vPortFree( pxTCB );
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f001 f897 	bl	800a378 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800924a:	e01a      	b.n	8009282 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009252:	2b01      	cmp	r3, #1
 8009254:	d103      	bne.n	800925e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f001 f88e 	bl	800a378 <vPortFree>
	}
 800925c:	e011      	b.n	8009282 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009264:	2b02      	cmp	r3, #2
 8009266:	d00c      	beq.n	8009282 <prvDeleteTCB+0x5a>
	__asm volatile
 8009268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926c:	b672      	cpsid	i
 800926e:	f383 8811 	msr	BASEPRI, r3
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	b662      	cpsie	i
 800927c:	60fb      	str	r3, [r7, #12]
}
 800927e:	bf00      	nop
 8009280:	e7fe      	b.n	8009280 <prvDeleteTCB+0x58>
	}
 8009282:	bf00      	nop
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
	...

0800928c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009292:	4b0c      	ldr	r3, [pc, #48]	; (80092c4 <prvResetNextTaskUnblockTime+0x38>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d104      	bne.n	80092a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800929c:	4b0a      	ldr	r3, [pc, #40]	; (80092c8 <prvResetNextTaskUnblockTime+0x3c>)
 800929e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80092a4:	e008      	b.n	80092b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a6:	4b07      	ldr	r3, [pc, #28]	; (80092c4 <prvResetNextTaskUnblockTime+0x38>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	4a04      	ldr	r2, [pc, #16]	; (80092c8 <prvResetNextTaskUnblockTime+0x3c>)
 80092b6:	6013      	str	r3, [r2, #0]
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr
 80092c4:	20000d60 	.word	0x20000d60
 80092c8:	20000dc8 	.word	0x20000dc8

080092cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80092d2:	4b05      	ldr	r3, [pc, #20]	; (80092e8 <xTaskGetCurrentTaskHandle+0x1c>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80092d8:	687b      	ldr	r3, [r7, #4]
	}
 80092da:	4618      	mov	r0, r3
 80092dc:	370c      	adds	r7, #12
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	200008d4 	.word	0x200008d4

080092ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80092f2:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <xTaskGetSchedulerState+0x34>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d102      	bne.n	8009300 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80092fa:	2301      	movs	r3, #1
 80092fc:	607b      	str	r3, [r7, #4]
 80092fe:	e008      	b.n	8009312 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009300:	4b08      	ldr	r3, [pc, #32]	; (8009324 <xTaskGetSchedulerState+0x38>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d102      	bne.n	800930e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009308:	2302      	movs	r3, #2
 800930a:	607b      	str	r3, [r7, #4]
 800930c:	e001      	b.n	8009312 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800930e:	2300      	movs	r3, #0
 8009310:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009312:	687b      	ldr	r3, [r7, #4]
	}
 8009314:	4618      	mov	r0, r3
 8009316:	370c      	adds	r7, #12
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr
 8009320:	20000db4 	.word	0x20000db4
 8009324:	20000dd0 	.word	0x20000dd0

08009328 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009334:	2300      	movs	r3, #0
 8009336:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d051      	beq.n	80093e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009342:	4b2a      	ldr	r3, [pc, #168]	; (80093ec <xTaskPriorityInherit+0xc4>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009348:	429a      	cmp	r2, r3
 800934a:	d241      	bcs.n	80093d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	699b      	ldr	r3, [r3, #24]
 8009350:	2b00      	cmp	r3, #0
 8009352:	db06      	blt.n	8009362 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009354:	4b25      	ldr	r3, [pc, #148]	; (80093ec <xTaskPriorityInherit+0xc4>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	6959      	ldr	r1, [r3, #20]
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800936a:	4613      	mov	r3, r2
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	4413      	add	r3, r2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4a1f      	ldr	r2, [pc, #124]	; (80093f0 <xTaskPriorityInherit+0xc8>)
 8009374:	4413      	add	r3, r2
 8009376:	4299      	cmp	r1, r3
 8009378:	d122      	bne.n	80093c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	3304      	adds	r3, #4
 800937e:	4618      	mov	r0, r3
 8009380:	f7fe f81a 	bl	80073b8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009384:	4b19      	ldr	r3, [pc, #100]	; (80093ec <xTaskPriorityInherit+0xc4>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009392:	4b18      	ldr	r3, [pc, #96]	; (80093f4 <xTaskPriorityInherit+0xcc>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	429a      	cmp	r2, r3
 8009398:	d903      	bls.n	80093a2 <xTaskPriorityInherit+0x7a>
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800939e:	4a15      	ldr	r2, [pc, #84]	; (80093f4 <xTaskPriorityInherit+0xcc>)
 80093a0:	6013      	str	r3, [r2, #0]
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093a6:	4613      	mov	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4413      	add	r3, r2
 80093ac:	009b      	lsls	r3, r3, #2
 80093ae:	4a10      	ldr	r2, [pc, #64]	; (80093f0 <xTaskPriorityInherit+0xc8>)
 80093b0:	441a      	add	r2, r3
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	3304      	adds	r3, #4
 80093b6:	4619      	mov	r1, r3
 80093b8:	4610      	mov	r0, r2
 80093ba:	f7fd ffa0 	bl	80072fe <vListInsertEnd>
 80093be:	e004      	b.n	80093ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093c0:	4b0a      	ldr	r3, [pc, #40]	; (80093ec <xTaskPriorityInherit+0xc4>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80093ca:	2301      	movs	r3, #1
 80093cc:	60fb      	str	r3, [r7, #12]
 80093ce:	e008      	b.n	80093e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80093d4:	4b05      	ldr	r3, [pc, #20]	; (80093ec <xTaskPriorityInherit+0xc4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093da:	429a      	cmp	r2, r3
 80093dc:	d201      	bcs.n	80093e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80093de:	2301      	movs	r3, #1
 80093e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80093e2:	68fb      	ldr	r3, [r7, #12]
	}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	200008d4 	.word	0x200008d4
 80093f0:	200008d8 	.word	0x200008d8
 80093f4:	20000db0 	.word	0x20000db0

080093f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009404:	2300      	movs	r3, #0
 8009406:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d05a      	beq.n	80094c4 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800940e:	4b30      	ldr	r3, [pc, #192]	; (80094d0 <xTaskPriorityDisinherit+0xd8>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	693a      	ldr	r2, [r7, #16]
 8009414:	429a      	cmp	r2, r3
 8009416:	d00c      	beq.n	8009432 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8009418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941c:	b672      	cpsid	i
 800941e:	f383 8811 	msr	BASEPRI, r3
 8009422:	f3bf 8f6f 	isb	sy
 8009426:	f3bf 8f4f 	dsb	sy
 800942a:	b662      	cpsie	i
 800942c:	60fb      	str	r3, [r7, #12]
}
 800942e:	bf00      	nop
 8009430:	e7fe      	b.n	8009430 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10c      	bne.n	8009454 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800943a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800943e:	b672      	cpsid	i
 8009440:	f383 8811 	msr	BASEPRI, r3
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	b662      	cpsie	i
 800944e:	60bb      	str	r3, [r7, #8]
}
 8009450:	bf00      	nop
 8009452:	e7fe      	b.n	8009452 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009458:	1e5a      	subs	r2, r3, #1
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009466:	429a      	cmp	r2, r3
 8009468:	d02c      	beq.n	80094c4 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800946e:	2b00      	cmp	r3, #0
 8009470:	d128      	bne.n	80094c4 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	3304      	adds	r3, #4
 8009476:	4618      	mov	r0, r3
 8009478:	f7fd ff9e 	bl	80073b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009488:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009494:	4b0f      	ldr	r3, [pc, #60]	; (80094d4 <xTaskPriorityDisinherit+0xdc>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	429a      	cmp	r2, r3
 800949a:	d903      	bls.n	80094a4 <xTaskPriorityDisinherit+0xac>
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a0:	4a0c      	ldr	r2, [pc, #48]	; (80094d4 <xTaskPriorityDisinherit+0xdc>)
 80094a2:	6013      	str	r3, [r2, #0]
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a8:	4613      	mov	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	4413      	add	r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4a09      	ldr	r2, [pc, #36]	; (80094d8 <xTaskPriorityDisinherit+0xe0>)
 80094b2:	441a      	add	r2, r3
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	3304      	adds	r3, #4
 80094b8:	4619      	mov	r1, r3
 80094ba:	4610      	mov	r0, r2
 80094bc:	f7fd ff1f 	bl	80072fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80094c0:	2301      	movs	r3, #1
 80094c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094c4:	697b      	ldr	r3, [r7, #20]
	}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3718      	adds	r7, #24
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	200008d4 	.word	0x200008d4
 80094d4:	20000db0 	.word	0x20000db0
 80094d8:	200008d8 	.word	0x200008d8

080094dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b088      	sub	sp, #32
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80094ea:	2301      	movs	r3, #1
 80094ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d06e      	beq.n	80095d2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10c      	bne.n	8009516 <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	b672      	cpsid	i
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	b662      	cpsie	i
 8009510:	60fb      	str	r3, [r7, #12]
}
 8009512:	bf00      	nop
 8009514:	e7fe      	b.n	8009514 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800951a:	683a      	ldr	r2, [r7, #0]
 800951c:	429a      	cmp	r2, r3
 800951e:	d902      	bls.n	8009526 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	61fb      	str	r3, [r7, #28]
 8009524:	e002      	b.n	800952c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800952a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009530:	69fa      	ldr	r2, [r7, #28]
 8009532:	429a      	cmp	r2, r3
 8009534:	d04d      	beq.n	80095d2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800953a:	697a      	ldr	r2, [r7, #20]
 800953c:	429a      	cmp	r2, r3
 800953e:	d148      	bne.n	80095d2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009540:	4b26      	ldr	r3, [pc, #152]	; (80095dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	69ba      	ldr	r2, [r7, #24]
 8009546:	429a      	cmp	r2, r3
 8009548:	d10c      	bne.n	8009564 <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 800954a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800954e:	b672      	cpsid	i
 8009550:	f383 8811 	msr	BASEPRI, r3
 8009554:	f3bf 8f6f 	isb	sy
 8009558:	f3bf 8f4f 	dsb	sy
 800955c:	b662      	cpsie	i
 800955e:	60bb      	str	r3, [r7, #8]
}
 8009560:	bf00      	nop
 8009562:	e7fe      	b.n	8009562 <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009568:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	69fa      	ldr	r2, [r7, #28]
 800956e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	699b      	ldr	r3, [r3, #24]
 8009574:	2b00      	cmp	r3, #0
 8009576:	db04      	blt.n	8009582 <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009582:	69bb      	ldr	r3, [r7, #24]
 8009584:	6959      	ldr	r1, [r3, #20]
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	4613      	mov	r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	4413      	add	r3, r2
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	4a13      	ldr	r2, [pc, #76]	; (80095e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009592:	4413      	add	r3, r2
 8009594:	4299      	cmp	r1, r3
 8009596:	d11c      	bne.n	80095d2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	3304      	adds	r3, #4
 800959c:	4618      	mov	r0, r3
 800959e:	f7fd ff0b 	bl	80073b8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095a6:	4b0f      	ldr	r3, [pc, #60]	; (80095e4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d903      	bls.n	80095b6 <vTaskPriorityDisinheritAfterTimeout+0xda>
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095b2:	4a0c      	ldr	r2, [pc, #48]	; (80095e4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80095b4:	6013      	str	r3, [r2, #0]
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ba:	4613      	mov	r3, r2
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	4413      	add	r3, r2
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	4a07      	ldr	r2, [pc, #28]	; (80095e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095c4:	441a      	add	r2, r3
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	3304      	adds	r3, #4
 80095ca:	4619      	mov	r1, r3
 80095cc:	4610      	mov	r0, r2
 80095ce:	f7fd fe96 	bl	80072fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095d2:	bf00      	nop
 80095d4:	3720      	adds	r7, #32
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	200008d4 	.word	0x200008d4
 80095e0:	200008d8 	.word	0x200008d8
 80095e4:	20000db0 	.word	0x20000db0

080095e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80095e8:	b480      	push	{r7}
 80095ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80095ec:	4b07      	ldr	r3, [pc, #28]	; (800960c <pvTaskIncrementMutexHeldCount+0x24>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d004      	beq.n	80095fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80095f4:	4b05      	ldr	r3, [pc, #20]	; (800960c <pvTaskIncrementMutexHeldCount+0x24>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80095fa:	3201      	adds	r2, #1
 80095fc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80095fe:	4b03      	ldr	r3, [pc, #12]	; (800960c <pvTaskIncrementMutexHeldCount+0x24>)
 8009600:	681b      	ldr	r3, [r3, #0]
	}
 8009602:	4618      	mov	r0, r3
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	200008d4 	.word	0x200008d4

08009610 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800961a:	4b21      	ldr	r3, [pc, #132]	; (80096a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009620:	4b20      	ldr	r3, [pc, #128]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3304      	adds	r3, #4
 8009626:	4618      	mov	r0, r3
 8009628:	f7fd fec6 	bl	80073b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009632:	d10a      	bne.n	800964a <prvAddCurrentTaskToDelayedList+0x3a>
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d007      	beq.n	800964a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800963a:	4b1a      	ldr	r3, [pc, #104]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3304      	adds	r3, #4
 8009640:	4619      	mov	r1, r3
 8009642:	4819      	ldr	r0, [pc, #100]	; (80096a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009644:	f7fd fe5b 	bl	80072fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009648:	e026      	b.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4413      	add	r3, r2
 8009650:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009652:	4b14      	ldr	r3, [pc, #80]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800965a:	68ba      	ldr	r2, [r7, #8]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	429a      	cmp	r2, r3
 8009660:	d209      	bcs.n	8009676 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009662:	4b12      	ldr	r3, [pc, #72]	; (80096ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	4b0f      	ldr	r3, [pc, #60]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3304      	adds	r3, #4
 800966c:	4619      	mov	r1, r3
 800966e:	4610      	mov	r0, r2
 8009670:	f7fd fe69 	bl	8007346 <vListInsert>
}
 8009674:	e010      	b.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009676:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3304      	adds	r3, #4
 8009680:	4619      	mov	r1, r3
 8009682:	4610      	mov	r0, r2
 8009684:	f7fd fe5f 	bl	8007346 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009688:	4b0a      	ldr	r3, [pc, #40]	; (80096b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	429a      	cmp	r2, r3
 8009690:	d202      	bcs.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009692:	4a08      	ldr	r2, [pc, #32]	; (80096b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	6013      	str	r3, [r2, #0]
}
 8009698:	bf00      	nop
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	20000dac 	.word	0x20000dac
 80096a4:	200008d4 	.word	0x200008d4
 80096a8:	20000d94 	.word	0x20000d94
 80096ac:	20000d64 	.word	0x20000d64
 80096b0:	20000d60 	.word	0x20000d60
 80096b4:	20000dc8 	.word	0x20000dc8

080096b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08a      	sub	sp, #40	; 0x28
 80096bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80096be:	2300      	movs	r3, #0
 80096c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80096c2:	f000 fb15 	bl	8009cf0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80096c6:	4b1d      	ldr	r3, [pc, #116]	; (800973c <xTimerCreateTimerTask+0x84>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d021      	beq.n	8009712 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80096ce:	2300      	movs	r3, #0
 80096d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80096d2:	2300      	movs	r3, #0
 80096d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80096d6:	1d3a      	adds	r2, r7, #4
 80096d8:	f107 0108 	add.w	r1, r7, #8
 80096dc:	f107 030c 	add.w	r3, r7, #12
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fd fdc5 	bl	8007270 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80096e6:	6879      	ldr	r1, [r7, #4]
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	9202      	str	r2, [sp, #8]
 80096ee:	9301      	str	r3, [sp, #4]
 80096f0:	2302      	movs	r3, #2
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	460a      	mov	r2, r1
 80096f8:	4911      	ldr	r1, [pc, #68]	; (8009740 <xTimerCreateTimerTask+0x88>)
 80096fa:	4812      	ldr	r0, [pc, #72]	; (8009744 <xTimerCreateTimerTask+0x8c>)
 80096fc:	f7fe ff96 	bl	800862c <xTaskCreateStatic>
 8009700:	4603      	mov	r3, r0
 8009702:	4a11      	ldr	r2, [pc, #68]	; (8009748 <xTimerCreateTimerTask+0x90>)
 8009704:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009706:	4b10      	ldr	r3, [pc, #64]	; (8009748 <xTimerCreateTimerTask+0x90>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800970e:	2301      	movs	r3, #1
 8009710:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d10c      	bne.n	8009732 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8009718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800971c:	b672      	cpsid	i
 800971e:	f383 8811 	msr	BASEPRI, r3
 8009722:	f3bf 8f6f 	isb	sy
 8009726:	f3bf 8f4f 	dsb	sy
 800972a:	b662      	cpsie	i
 800972c:	613b      	str	r3, [r7, #16]
}
 800972e:	bf00      	nop
 8009730:	e7fe      	b.n	8009730 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8009732:	697b      	ldr	r3, [r7, #20]
}
 8009734:	4618      	mov	r0, r3
 8009736:	3718      	adds	r7, #24
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	20000e04 	.word	0x20000e04
 8009740:	080197b0 	.word	0x080197b0
 8009744:	08009889 	.word	0x08009889
 8009748:	20000e08 	.word	0x20000e08

0800974c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b08a      	sub	sp, #40	; 0x28
 8009750:	af00      	add	r7, sp, #0
 8009752:	60f8      	str	r0, [r7, #12]
 8009754:	60b9      	str	r1, [r7, #8]
 8009756:	607a      	str	r2, [r7, #4]
 8009758:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800975a:	2300      	movs	r3, #0
 800975c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10c      	bne.n	800977e <xTimerGenericCommand+0x32>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009768:	b672      	cpsid	i
 800976a:	f383 8811 	msr	BASEPRI, r3
 800976e:	f3bf 8f6f 	isb	sy
 8009772:	f3bf 8f4f 	dsb	sy
 8009776:	b662      	cpsie	i
 8009778:	623b      	str	r3, [r7, #32]
}
 800977a:	bf00      	nop
 800977c:	e7fe      	b.n	800977c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800977e:	4b1a      	ldr	r3, [pc, #104]	; (80097e8 <xTimerGenericCommand+0x9c>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d02a      	beq.n	80097dc <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	2b05      	cmp	r3, #5
 8009796:	dc18      	bgt.n	80097ca <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009798:	f7ff fda8 	bl	80092ec <xTaskGetSchedulerState>
 800979c:	4603      	mov	r3, r0
 800979e:	2b02      	cmp	r3, #2
 80097a0:	d109      	bne.n	80097b6 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097a2:	4b11      	ldr	r3, [pc, #68]	; (80097e8 <xTimerGenericCommand+0x9c>)
 80097a4:	6818      	ldr	r0, [r3, #0]
 80097a6:	f107 0110 	add.w	r1, r7, #16
 80097aa:	2300      	movs	r3, #0
 80097ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ae:	f7fe f8ab 	bl	8007908 <xQueueGenericSend>
 80097b2:	6278      	str	r0, [r7, #36]	; 0x24
 80097b4:	e012      	b.n	80097dc <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097b6:	4b0c      	ldr	r3, [pc, #48]	; (80097e8 <xTimerGenericCommand+0x9c>)
 80097b8:	6818      	ldr	r0, [r3, #0]
 80097ba:	f107 0110 	add.w	r1, r7, #16
 80097be:	2300      	movs	r3, #0
 80097c0:	2200      	movs	r2, #0
 80097c2:	f7fe f8a1 	bl	8007908 <xQueueGenericSend>
 80097c6:	6278      	str	r0, [r7, #36]	; 0x24
 80097c8:	e008      	b.n	80097dc <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80097ca:	4b07      	ldr	r3, [pc, #28]	; (80097e8 <xTimerGenericCommand+0x9c>)
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	f107 0110 	add.w	r1, r7, #16
 80097d2:	2300      	movs	r3, #0
 80097d4:	683a      	ldr	r2, [r7, #0]
 80097d6:	f7fe f99d 	bl	8007b14 <xQueueGenericSendFromISR>
 80097da:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80097dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3728      	adds	r7, #40	; 0x28
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	20000e04 	.word	0x20000e04

080097ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b088      	sub	sp, #32
 80097f0:	af02      	add	r7, sp, #8
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097f6:	4b23      	ldr	r3, [pc, #140]	; (8009884 <prvProcessExpiredTimer+0x98>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	68db      	ldr	r3, [r3, #12]
 80097fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	3304      	adds	r3, #4
 8009804:	4618      	mov	r0, r3
 8009806:	f7fd fdd7 	bl	80073b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009810:	f003 0304 	and.w	r3, r3, #4
 8009814:	2b00      	cmp	r3, #0
 8009816:	d024      	beq.n	8009862 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	699a      	ldr	r2, [r3, #24]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	18d1      	adds	r1, r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	683a      	ldr	r2, [r7, #0]
 8009824:	6978      	ldr	r0, [r7, #20]
 8009826:	f000 f8d3 	bl	80099d0 <prvInsertTimerInActiveList>
 800982a:	4603      	mov	r3, r0
 800982c:	2b00      	cmp	r3, #0
 800982e:	d021      	beq.n	8009874 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009830:	2300      	movs	r3, #0
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	2300      	movs	r3, #0
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	2100      	movs	r1, #0
 800983a:	6978      	ldr	r0, [r7, #20]
 800983c:	f7ff ff86 	bl	800974c <xTimerGenericCommand>
 8009840:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d115      	bne.n	8009874 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	b672      	cpsid	i
 800984e:	f383 8811 	msr	BASEPRI, r3
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	b662      	cpsie	i
 800985c:	60fb      	str	r3, [r7, #12]
}
 800985e:	bf00      	nop
 8009860:	e7fe      	b.n	8009860 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009868:	f023 0301 	bic.w	r3, r3, #1
 800986c:	b2da      	uxtb	r2, r3
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	6a1b      	ldr	r3, [r3, #32]
 8009878:	6978      	ldr	r0, [r7, #20]
 800987a:	4798      	blx	r3
}
 800987c:	bf00      	nop
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	20000dfc 	.word	0x20000dfc

08009888 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009890:	f107 0308 	add.w	r3, r7, #8
 8009894:	4618      	mov	r0, r3
 8009896:	f000 f857 	bl	8009948 <prvGetNextExpireTime>
 800989a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	4619      	mov	r1, r3
 80098a0:	68f8      	ldr	r0, [r7, #12]
 80098a2:	f000 f803 	bl	80098ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098a6:	f000 f8d5 	bl	8009a54 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098aa:	e7f1      	b.n	8009890 <prvTimerTask+0x8>

080098ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098b6:	f7ff f903 	bl	8008ac0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098ba:	f107 0308 	add.w	r3, r7, #8
 80098be:	4618      	mov	r0, r3
 80098c0:	f000 f866 	bl	8009990 <prvSampleTimeNow>
 80098c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d130      	bne.n	800992e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10a      	bne.n	80098e8 <prvProcessTimerOrBlockTask+0x3c>
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d806      	bhi.n	80098e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80098da:	f7ff f8ff 	bl	8008adc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80098de:	68f9      	ldr	r1, [r7, #12]
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f7ff ff83 	bl	80097ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80098e6:	e024      	b.n	8009932 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d008      	beq.n	8009900 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80098ee:	4b13      	ldr	r3, [pc, #76]	; (800993c <prvProcessTimerOrBlockTask+0x90>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d101      	bne.n	80098fc <prvProcessTimerOrBlockTask+0x50>
 80098f8:	2301      	movs	r3, #1
 80098fa:	e000      	b.n	80098fe <prvProcessTimerOrBlockTask+0x52>
 80098fc:	2300      	movs	r3, #0
 80098fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009900:	4b0f      	ldr	r3, [pc, #60]	; (8009940 <prvProcessTimerOrBlockTask+0x94>)
 8009902:	6818      	ldr	r0, [r3, #0]
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	4619      	mov	r1, r3
 800990e:	f7fe fe59 	bl	80085c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009912:	f7ff f8e3 	bl	8008adc <xTaskResumeAll>
 8009916:	4603      	mov	r3, r0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10a      	bne.n	8009932 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800991c:	4b09      	ldr	r3, [pc, #36]	; (8009944 <prvProcessTimerOrBlockTask+0x98>)
 800991e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	f3bf 8f6f 	isb	sy
}
 800992c:	e001      	b.n	8009932 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800992e:	f7ff f8d5 	bl	8008adc <xTaskResumeAll>
}
 8009932:	bf00      	nop
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}
 800993a:	bf00      	nop
 800993c:	20000e00 	.word	0x20000e00
 8009940:	20000e04 	.word	0x20000e04
 8009944:	e000ed04 	.word	0xe000ed04

08009948 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009948:	b480      	push	{r7}
 800994a:	b085      	sub	sp, #20
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009950:	4b0e      	ldr	r3, [pc, #56]	; (800998c <prvGetNextExpireTime+0x44>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <prvGetNextExpireTime+0x16>
 800995a:	2201      	movs	r2, #1
 800995c:	e000      	b.n	8009960 <prvGetNextExpireTime+0x18>
 800995e:	2200      	movs	r2, #0
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d105      	bne.n	8009978 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800996c:	4b07      	ldr	r3, [pc, #28]	; (800998c <prvGetNextExpireTime+0x44>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	60fb      	str	r3, [r7, #12]
 8009976:	e001      	b.n	800997c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009978:	2300      	movs	r3, #0
 800997a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800997c:	68fb      	ldr	r3, [r7, #12]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	20000dfc 	.word	0x20000dfc

08009990 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009998:	f7ff f940 	bl	8008c1c <xTaskGetTickCount>
 800999c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800999e:	4b0b      	ldr	r3, [pc, #44]	; (80099cc <prvSampleTimeNow+0x3c>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d205      	bcs.n	80099b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099a8:	f000 f93c 	bl	8009c24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	601a      	str	r2, [r3, #0]
 80099b2:	e002      	b.n	80099ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099ba:	4a04      	ldr	r2, [pc, #16]	; (80099cc <prvSampleTimeNow+0x3c>)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80099c0:	68fb      	ldr	r3, [r7, #12]
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	20000e0c 	.word	0x20000e0c

080099d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
 80099dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099de:	2300      	movs	r3, #0
 80099e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80099ee:	68ba      	ldr	r2, [r7, #8]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d812      	bhi.n	8009a1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	1ad2      	subs	r2, r2, r3
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	699b      	ldr	r3, [r3, #24]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d302      	bcc.n	8009a0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a04:	2301      	movs	r3, #1
 8009a06:	617b      	str	r3, [r7, #20]
 8009a08:	e01b      	b.n	8009a42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a0a:	4b10      	ldr	r3, [pc, #64]	; (8009a4c <prvInsertTimerInActiveList+0x7c>)
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	3304      	adds	r3, #4
 8009a12:	4619      	mov	r1, r3
 8009a14:	4610      	mov	r0, r2
 8009a16:	f7fd fc96 	bl	8007346 <vListInsert>
 8009a1a:	e012      	b.n	8009a42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d206      	bcs.n	8009a32 <prvInsertTimerInActiveList+0x62>
 8009a24:	68ba      	ldr	r2, [r7, #8]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d302      	bcc.n	8009a32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	e007      	b.n	8009a42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a32:	4b07      	ldr	r3, [pc, #28]	; (8009a50 <prvInsertTimerInActiveList+0x80>)
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	3304      	adds	r3, #4
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	f7fd fc82 	bl	8007346 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a42:	697b      	ldr	r3, [r7, #20]
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3718      	adds	r7, #24
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}
 8009a4c:	20000e00 	.word	0x20000e00
 8009a50:	20000dfc 	.word	0x20000dfc

08009a54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08e      	sub	sp, #56	; 0x38
 8009a58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a5a:	e0d0      	b.n	8009bfe <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	da1a      	bge.n	8009a98 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a62:	1d3b      	adds	r3, r7, #4
 8009a64:	3304      	adds	r3, #4
 8009a66:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d10c      	bne.n	8009a88 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a72:	b672      	cpsid	i
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	b662      	cpsie	i
 8009a82:	61fb      	str	r3, [r7, #28]
}
 8009a84:	bf00      	nop
 8009a86:	e7fe      	b.n	8009a86 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a8e:	6850      	ldr	r0, [r2, #4]
 8009a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a92:	6892      	ldr	r2, [r2, #8]
 8009a94:	4611      	mov	r1, r2
 8009a96:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f2c0 80ae 	blt.w	8009bfc <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d004      	beq.n	8009ab6 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aae:	3304      	adds	r3, #4
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f7fd fc81 	bl	80073b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ab6:	463b      	mov	r3, r7
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7ff ff69 	bl	8009990 <prvSampleTimeNow>
 8009abe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b09      	cmp	r3, #9
 8009ac4:	f200 809b 	bhi.w	8009bfe <prvProcessReceivedCommands+0x1aa>
 8009ac8:	a201      	add	r2, pc, #4	; (adr r2, 8009ad0 <prvProcessReceivedCommands+0x7c>)
 8009aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ace:	bf00      	nop
 8009ad0:	08009af9 	.word	0x08009af9
 8009ad4:	08009af9 	.word	0x08009af9
 8009ad8:	08009af9 	.word	0x08009af9
 8009adc:	08009b71 	.word	0x08009b71
 8009ae0:	08009b85 	.word	0x08009b85
 8009ae4:	08009bd3 	.word	0x08009bd3
 8009ae8:	08009af9 	.word	0x08009af9
 8009aec:	08009af9 	.word	0x08009af9
 8009af0:	08009b71 	.word	0x08009b71
 8009af4:	08009b85 	.word	0x08009b85
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009afe:	f043 0301 	orr.w	r3, r3, #1
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	18d1      	adds	r1, r2, r3
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b18:	f7ff ff5a 	bl	80099d0 <prvInsertTimerInActiveList>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d06d      	beq.n	8009bfe <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b30:	f003 0304 	and.w	r3, r3, #4
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d062      	beq.n	8009bfe <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	441a      	add	r2, r3
 8009b40:	2300      	movs	r3, #0
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	2300      	movs	r3, #0
 8009b46:	2100      	movs	r1, #0
 8009b48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b4a:	f7ff fdff 	bl	800974c <xTimerGenericCommand>
 8009b4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d153      	bne.n	8009bfe <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8009b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5a:	b672      	cpsid	i
 8009b5c:	f383 8811 	msr	BASEPRI, r3
 8009b60:	f3bf 8f6f 	isb	sy
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	b662      	cpsie	i
 8009b6a:	61bb      	str	r3, [r7, #24]
}
 8009b6c:	bf00      	nop
 8009b6e:	e7fe      	b.n	8009b6e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b76:	f023 0301 	bic.w	r3, r3, #1
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009b82:	e03c      	b.n	8009bfe <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b8a:	f043 0301 	orr.w	r3, r3, #1
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b96:	68ba      	ldr	r2, [r7, #8]
 8009b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10c      	bne.n	8009bbe <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba8:	b672      	cpsid	i
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	b662      	cpsie	i
 8009bb8:	617b      	str	r3, [r7, #20]
}
 8009bba:	bf00      	nop
 8009bbc:	e7fe      	b.n	8009bbc <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc0:	699a      	ldr	r2, [r3, #24]
 8009bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc4:	18d1      	adds	r1, r2, r3
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bcc:	f7ff ff00 	bl	80099d0 <prvInsertTimerInActiveList>
					break;
 8009bd0:	e015      	b.n	8009bfe <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bd8:	f003 0302 	and.w	r3, r3, #2
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d103      	bne.n	8009be8 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8009be0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009be2:	f000 fbc9 	bl	800a378 <vPortFree>
 8009be6:	e00a      	b.n	8009bfe <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bee:	f023 0301 	bic.w	r3, r3, #1
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009bfa:	e000      	b.n	8009bfe <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009bfc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bfe:	4b08      	ldr	r3, [pc, #32]	; (8009c20 <prvProcessReceivedCommands+0x1cc>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	1d39      	adds	r1, r7, #4
 8009c04:	2200      	movs	r2, #0
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7fe f8ba 	bl	8007d80 <xQueueReceive>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f47f af24 	bne.w	8009a5c <prvProcessReceivedCommands+0x8>
	}
}
 8009c14:	bf00      	nop
 8009c16:	bf00      	nop
 8009c18:	3730      	adds	r7, #48	; 0x30
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	20000e04 	.word	0x20000e04

08009c24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b088      	sub	sp, #32
 8009c28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c2a:	e04a      	b.n	8009cc2 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c2c:	4b2e      	ldr	r3, [pc, #184]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68db      	ldr	r3, [r3, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c36:	4b2c      	ldr	r3, [pc, #176]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	3304      	adds	r3, #4
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7fd fbb7 	bl	80073b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6a1b      	ldr	r3, [r3, #32]
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c58:	f003 0304 	and.w	r3, r3, #4
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d030      	beq.n	8009cc2 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	699b      	ldr	r3, [r3, #24]
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	4413      	add	r3, r2
 8009c68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d90e      	bls.n	8009c90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	68ba      	ldr	r2, [r7, #8]
 8009c76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c7e:	4b1a      	ldr	r3, [pc, #104]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4619      	mov	r1, r3
 8009c88:	4610      	mov	r0, r2
 8009c8a:	f7fd fb5c 	bl	8007346 <vListInsert>
 8009c8e:	e018      	b.n	8009cc2 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c90:	2300      	movs	r3, #0
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	693a      	ldr	r2, [r7, #16]
 8009c98:	2100      	movs	r1, #0
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	f7ff fd56 	bl	800974c <xTimerGenericCommand>
 8009ca0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10c      	bne.n	8009cc2 <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	b672      	cpsid	i
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	b662      	cpsie	i
 8009cbc:	603b      	str	r3, [r7, #0]
}
 8009cbe:	bf00      	nop
 8009cc0:	e7fe      	b.n	8009cc0 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cc2:	4b09      	ldr	r3, [pc, #36]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d1af      	bne.n	8009c2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009ccc:	4b06      	ldr	r3, [pc, #24]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009cd2:	4b06      	ldr	r3, [pc, #24]	; (8009cec <prvSwitchTimerLists+0xc8>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a04      	ldr	r2, [pc, #16]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009cd8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009cda:	4a04      	ldr	r2, [pc, #16]	; (8009cec <prvSwitchTimerLists+0xc8>)
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	6013      	str	r3, [r2, #0]
}
 8009ce0:	bf00      	nop
 8009ce2:	3718      	adds	r7, #24
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}
 8009ce8:	20000dfc 	.word	0x20000dfc
 8009cec:	20000e00 	.word	0x20000e00

08009cf0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009cf6:	f000 f949 	bl	8009f8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009cfa:	4b15      	ldr	r3, [pc, #84]	; (8009d50 <prvCheckForValidListAndQueue+0x60>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d120      	bne.n	8009d44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009d02:	4814      	ldr	r0, [pc, #80]	; (8009d54 <prvCheckForValidListAndQueue+0x64>)
 8009d04:	f7fd face 	bl	80072a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d08:	4813      	ldr	r0, [pc, #76]	; (8009d58 <prvCheckForValidListAndQueue+0x68>)
 8009d0a:	f7fd facb 	bl	80072a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d0e:	4b13      	ldr	r3, [pc, #76]	; (8009d5c <prvCheckForValidListAndQueue+0x6c>)
 8009d10:	4a10      	ldr	r2, [pc, #64]	; (8009d54 <prvCheckForValidListAndQueue+0x64>)
 8009d12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d14:	4b12      	ldr	r3, [pc, #72]	; (8009d60 <prvCheckForValidListAndQueue+0x70>)
 8009d16:	4a10      	ldr	r2, [pc, #64]	; (8009d58 <prvCheckForValidListAndQueue+0x68>)
 8009d18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	9300      	str	r3, [sp, #0]
 8009d1e:	4b11      	ldr	r3, [pc, #68]	; (8009d64 <prvCheckForValidListAndQueue+0x74>)
 8009d20:	4a11      	ldr	r2, [pc, #68]	; (8009d68 <prvCheckForValidListAndQueue+0x78>)
 8009d22:	2110      	movs	r1, #16
 8009d24:	200a      	movs	r0, #10
 8009d26:	f7fd fbdb 	bl	80074e0 <xQueueGenericCreateStatic>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	4a08      	ldr	r2, [pc, #32]	; (8009d50 <prvCheckForValidListAndQueue+0x60>)
 8009d2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d30:	4b07      	ldr	r3, [pc, #28]	; (8009d50 <prvCheckForValidListAndQueue+0x60>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d005      	beq.n	8009d44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d38:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <prvCheckForValidListAndQueue+0x60>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	490b      	ldr	r1, [pc, #44]	; (8009d6c <prvCheckForValidListAndQueue+0x7c>)
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f7fe fbec 	bl	800851c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d44:	f000 f956 	bl	8009ff4 <vPortExitCritical>
}
 8009d48:	bf00      	nop
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	20000e04 	.word	0x20000e04
 8009d54:	20000dd4 	.word	0x20000dd4
 8009d58:	20000de8 	.word	0x20000de8
 8009d5c:	20000dfc 	.word	0x20000dfc
 8009d60:	20000e00 	.word	0x20000e00
 8009d64:	20000eb0 	.word	0x20000eb0
 8009d68:	20000e10 	.word	0x20000e10
 8009d6c:	080197b8 	.word	0x080197b8

08009d70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	3b04      	subs	r3, #4
 8009d80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3b04      	subs	r3, #4
 8009d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f023 0201 	bic.w	r2, r3, #1
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	3b04      	subs	r3, #4
 8009d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009da0:	4a0c      	ldr	r2, [pc, #48]	; (8009dd4 <pxPortInitialiseStack+0x64>)
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	3b14      	subs	r3, #20
 8009daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	3b04      	subs	r3, #4
 8009db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f06f 0202 	mvn.w	r2, #2
 8009dbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3b20      	subs	r3, #32
 8009dc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3714      	adds	r7, #20
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	08009dd9 	.word	0x08009dd9

08009dd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009dde:	2300      	movs	r3, #0
 8009de0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009de2:	4b14      	ldr	r3, [pc, #80]	; (8009e34 <prvTaskExitError+0x5c>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dea:	d00c      	beq.n	8009e06 <prvTaskExitError+0x2e>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df0:	b672      	cpsid	i
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	b662      	cpsie	i
 8009e00:	60fb      	str	r3, [r7, #12]
}
 8009e02:	bf00      	nop
 8009e04:	e7fe      	b.n	8009e04 <prvTaskExitError+0x2c>
	__asm volatile
 8009e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0a:	b672      	cpsid	i
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	b662      	cpsie	i
 8009e1a:	60bb      	str	r3, [r7, #8]
}
 8009e1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e1e:	bf00      	nop
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d0fc      	beq.n	8009e20 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e26:	bf00      	nop
 8009e28:	bf00      	nop
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr
 8009e34:	2000000c 	.word	0x2000000c
	...

08009e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e40:	4b07      	ldr	r3, [pc, #28]	; (8009e60 <pxCurrentTCBConst2>)
 8009e42:	6819      	ldr	r1, [r3, #0]
 8009e44:	6808      	ldr	r0, [r1, #0]
 8009e46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4a:	f380 8809 	msr	PSP, r0
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f04f 0000 	mov.w	r0, #0
 8009e56:	f380 8811 	msr	BASEPRI, r0
 8009e5a:	4770      	bx	lr
 8009e5c:	f3af 8000 	nop.w

08009e60 <pxCurrentTCBConst2>:
 8009e60:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e64:	bf00      	nop
 8009e66:	bf00      	nop

08009e68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009e68:	4808      	ldr	r0, [pc, #32]	; (8009e8c <prvPortStartFirstTask+0x24>)
 8009e6a:	6800      	ldr	r0, [r0, #0]
 8009e6c:	6800      	ldr	r0, [r0, #0]
 8009e6e:	f380 8808 	msr	MSP, r0
 8009e72:	f04f 0000 	mov.w	r0, #0
 8009e76:	f380 8814 	msr	CONTROL, r0
 8009e7a:	b662      	cpsie	i
 8009e7c:	b661      	cpsie	f
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	f3bf 8f6f 	isb	sy
 8009e86:	df00      	svc	0
 8009e88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e8a:	bf00      	nop
 8009e8c:	e000ed08 	.word	0xe000ed08

08009e90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e96:	4b37      	ldr	r3, [pc, #220]	; (8009f74 <xPortStartScheduler+0xe4>)
 8009e98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	22ff      	movs	r2, #255	; 0xff
 8009ea6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	b2db      	uxtb	r3, r3
 8009eae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009eb0:	78fb      	ldrb	r3, [r7, #3]
 8009eb2:	b2db      	uxtb	r3, r3
 8009eb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009eb8:	b2da      	uxtb	r2, r3
 8009eba:	4b2f      	ldr	r3, [pc, #188]	; (8009f78 <xPortStartScheduler+0xe8>)
 8009ebc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ebe:	4b2f      	ldr	r3, [pc, #188]	; (8009f7c <xPortStartScheduler+0xec>)
 8009ec0:	2207      	movs	r2, #7
 8009ec2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ec4:	e009      	b.n	8009eda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009ec6:	4b2d      	ldr	r3, [pc, #180]	; (8009f7c <xPortStartScheduler+0xec>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3b01      	subs	r3, #1
 8009ecc:	4a2b      	ldr	r2, [pc, #172]	; (8009f7c <xPortStartScheduler+0xec>)
 8009ece:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ed0:	78fb      	ldrb	r3, [r7, #3]
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	005b      	lsls	r3, r3, #1
 8009ed6:	b2db      	uxtb	r3, r3
 8009ed8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009eda:	78fb      	ldrb	r3, [r7, #3]
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ee2:	2b80      	cmp	r3, #128	; 0x80
 8009ee4:	d0ef      	beq.n	8009ec6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009ee6:	4b25      	ldr	r3, [pc, #148]	; (8009f7c <xPortStartScheduler+0xec>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f1c3 0307 	rsb	r3, r3, #7
 8009eee:	2b04      	cmp	r3, #4
 8009ef0:	d00c      	beq.n	8009f0c <xPortStartScheduler+0x7c>
	__asm volatile
 8009ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef6:	b672      	cpsid	i
 8009ef8:	f383 8811 	msr	BASEPRI, r3
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	b662      	cpsie	i
 8009f06:	60bb      	str	r3, [r7, #8]
}
 8009f08:	bf00      	nop
 8009f0a:	e7fe      	b.n	8009f0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f0c:	4b1b      	ldr	r3, [pc, #108]	; (8009f7c <xPortStartScheduler+0xec>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	021b      	lsls	r3, r3, #8
 8009f12:	4a1a      	ldr	r2, [pc, #104]	; (8009f7c <xPortStartScheduler+0xec>)
 8009f14:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f16:	4b19      	ldr	r3, [pc, #100]	; (8009f7c <xPortStartScheduler+0xec>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f1e:	4a17      	ldr	r2, [pc, #92]	; (8009f7c <xPortStartScheduler+0xec>)
 8009f20:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f2a:	4b15      	ldr	r3, [pc, #84]	; (8009f80 <xPortStartScheduler+0xf0>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a14      	ldr	r2, [pc, #80]	; (8009f80 <xPortStartScheduler+0xf0>)
 8009f30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009f34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f36:	4b12      	ldr	r3, [pc, #72]	; (8009f80 <xPortStartScheduler+0xf0>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a11      	ldr	r2, [pc, #68]	; (8009f80 <xPortStartScheduler+0xf0>)
 8009f3c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009f40:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f42:	f000 f8dd 	bl	800a100 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f46:	4b0f      	ldr	r3, [pc, #60]	; (8009f84 <xPortStartScheduler+0xf4>)
 8009f48:	2200      	movs	r2, #0
 8009f4a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f4c:	f000 f8fc 	bl	800a148 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f50:	4b0d      	ldr	r3, [pc, #52]	; (8009f88 <xPortStartScheduler+0xf8>)
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a0c      	ldr	r2, [pc, #48]	; (8009f88 <xPortStartScheduler+0xf8>)
 8009f56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009f5a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f5c:	f7ff ff84 	bl	8009e68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f60:	f7fe ff3a 	bl	8008dd8 <vTaskSwitchContext>
	prvTaskExitError();
 8009f64:	f7ff ff38 	bl	8009dd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	e000e400 	.word	0xe000e400
 8009f78:	20000f00 	.word	0x20000f00
 8009f7c:	20000f04 	.word	0x20000f04
 8009f80:	e000ed20 	.word	0xe000ed20
 8009f84:	2000000c 	.word	0x2000000c
 8009f88:	e000ef34 	.word	0xe000ef34

08009f8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
	__asm volatile
 8009f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f96:	b672      	cpsid	i
 8009f98:	f383 8811 	msr	BASEPRI, r3
 8009f9c:	f3bf 8f6f 	isb	sy
 8009fa0:	f3bf 8f4f 	dsb	sy
 8009fa4:	b662      	cpsie	i
 8009fa6:	607b      	str	r3, [r7, #4]
}
 8009fa8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009faa:	4b10      	ldr	r3, [pc, #64]	; (8009fec <vPortEnterCritical+0x60>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	4a0e      	ldr	r2, [pc, #56]	; (8009fec <vPortEnterCritical+0x60>)
 8009fb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009fb4:	4b0d      	ldr	r3, [pc, #52]	; (8009fec <vPortEnterCritical+0x60>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d111      	bne.n	8009fe0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fbc:	4b0c      	ldr	r3, [pc, #48]	; (8009ff0 <vPortEnterCritical+0x64>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00c      	beq.n	8009fe0 <vPortEnterCritical+0x54>
	__asm volatile
 8009fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fca:	b672      	cpsid	i
 8009fcc:	f383 8811 	msr	BASEPRI, r3
 8009fd0:	f3bf 8f6f 	isb	sy
 8009fd4:	f3bf 8f4f 	dsb	sy
 8009fd8:	b662      	cpsie	i
 8009fda:	603b      	str	r3, [r7, #0]
}
 8009fdc:	bf00      	nop
 8009fde:	e7fe      	b.n	8009fde <vPortEnterCritical+0x52>
	}
}
 8009fe0:	bf00      	nop
 8009fe2:	370c      	adds	r7, #12
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr
 8009fec:	2000000c 	.word	0x2000000c
 8009ff0:	e000ed04 	.word	0xe000ed04

08009ff4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ffa:	4b13      	ldr	r3, [pc, #76]	; (800a048 <vPortExitCritical+0x54>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d10c      	bne.n	800a01c <vPortExitCritical+0x28>
	__asm volatile
 800a002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a006:	b672      	cpsid	i
 800a008:	f383 8811 	msr	BASEPRI, r3
 800a00c:	f3bf 8f6f 	isb	sy
 800a010:	f3bf 8f4f 	dsb	sy
 800a014:	b662      	cpsie	i
 800a016:	607b      	str	r3, [r7, #4]
}
 800a018:	bf00      	nop
 800a01a:	e7fe      	b.n	800a01a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a01c:	4b0a      	ldr	r3, [pc, #40]	; (800a048 <vPortExitCritical+0x54>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	3b01      	subs	r3, #1
 800a022:	4a09      	ldr	r2, [pc, #36]	; (800a048 <vPortExitCritical+0x54>)
 800a024:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a026:	4b08      	ldr	r3, [pc, #32]	; (800a048 <vPortExitCritical+0x54>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d105      	bne.n	800a03a <vPortExitCritical+0x46>
 800a02e:	2300      	movs	r3, #0
 800a030:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	f383 8811 	msr	BASEPRI, r3
}
 800a038:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a03a:	bf00      	nop
 800a03c:	370c      	adds	r7, #12
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr
 800a046:	bf00      	nop
 800a048:	2000000c 	.word	0x2000000c
 800a04c:	00000000 	.word	0x00000000

0800a050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a050:	f3ef 8009 	mrs	r0, PSP
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	4b15      	ldr	r3, [pc, #84]	; (800a0b0 <pxCurrentTCBConst>)
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	f01e 0f10 	tst.w	lr, #16
 800a060:	bf08      	it	eq
 800a062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a06a:	6010      	str	r0, [r2, #0]
 800a06c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a070:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a074:	b672      	cpsid	i
 800a076:	f380 8811 	msr	BASEPRI, r0
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	f3bf 8f6f 	isb	sy
 800a082:	b662      	cpsie	i
 800a084:	f7fe fea8 	bl	8008dd8 <vTaskSwitchContext>
 800a088:	f04f 0000 	mov.w	r0, #0
 800a08c:	f380 8811 	msr	BASEPRI, r0
 800a090:	bc09      	pop	{r0, r3}
 800a092:	6819      	ldr	r1, [r3, #0]
 800a094:	6808      	ldr	r0, [r1, #0]
 800a096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a09a:	f01e 0f10 	tst.w	lr, #16
 800a09e:	bf08      	it	eq
 800a0a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a0a4:	f380 8809 	msr	PSP, r0
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	4770      	bx	lr
 800a0ae:	bf00      	nop

0800a0b0 <pxCurrentTCBConst>:
 800a0b0:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a0b4:	bf00      	nop
 800a0b6:	bf00      	nop

0800a0b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	b672      	cpsid	i
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	b662      	cpsie	i
 800a0d2:	607b      	str	r3, [r7, #4]
}
 800a0d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a0d6:	f7fe fdc3 	bl	8008c60 <xTaskIncrementTick>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d003      	beq.n	800a0e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0e0:	4b06      	ldr	r3, [pc, #24]	; (800a0fc <SysTick_Handler+0x44>)
 800a0e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0e6:	601a      	str	r2, [r3, #0]
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	f383 8811 	msr	BASEPRI, r3
}
 800a0f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0f4:	bf00      	nop
 800a0f6:	3708      	adds	r7, #8
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	e000ed04 	.word	0xe000ed04

0800a100 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a100:	b480      	push	{r7}
 800a102:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a104:	4b0b      	ldr	r3, [pc, #44]	; (800a134 <vPortSetupTimerInterrupt+0x34>)
 800a106:	2200      	movs	r2, #0
 800a108:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a10a:	4b0b      	ldr	r3, [pc, #44]	; (800a138 <vPortSetupTimerInterrupt+0x38>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a110:	4b0a      	ldr	r3, [pc, #40]	; (800a13c <vPortSetupTimerInterrupt+0x3c>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a0a      	ldr	r2, [pc, #40]	; (800a140 <vPortSetupTimerInterrupt+0x40>)
 800a116:	fba2 2303 	umull	r2, r3, r2, r3
 800a11a:	099b      	lsrs	r3, r3, #6
 800a11c:	4a09      	ldr	r2, [pc, #36]	; (800a144 <vPortSetupTimerInterrupt+0x44>)
 800a11e:	3b01      	subs	r3, #1
 800a120:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a122:	4b04      	ldr	r3, [pc, #16]	; (800a134 <vPortSetupTimerInterrupt+0x34>)
 800a124:	2207      	movs	r2, #7
 800a126:	601a      	str	r2, [r3, #0]
}
 800a128:	bf00      	nop
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr
 800a132:	bf00      	nop
 800a134:	e000e010 	.word	0xe000e010
 800a138:	e000e018 	.word	0xe000e018
 800a13c:	20000000 	.word	0x20000000
 800a140:	10624dd3 	.word	0x10624dd3
 800a144:	e000e014 	.word	0xe000e014

0800a148 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a148:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a158 <vPortEnableVFP+0x10>
 800a14c:	6801      	ldr	r1, [r0, #0]
 800a14e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a152:	6001      	str	r1, [r0, #0]
 800a154:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a156:	bf00      	nop
 800a158:	e000ed88 	.word	0xe000ed88

0800a15c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a15c:	b480      	push	{r7}
 800a15e:	b085      	sub	sp, #20
 800a160:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a162:	f3ef 8305 	mrs	r3, IPSR
 800a166:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2b0f      	cmp	r3, #15
 800a16c:	d916      	bls.n	800a19c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a16e:	4a19      	ldr	r2, [pc, #100]	; (800a1d4 <vPortValidateInterruptPriority+0x78>)
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	4413      	add	r3, r2
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a178:	4b17      	ldr	r3, [pc, #92]	; (800a1d8 <vPortValidateInterruptPriority+0x7c>)
 800a17a:	781b      	ldrb	r3, [r3, #0]
 800a17c:	7afa      	ldrb	r2, [r7, #11]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d20c      	bcs.n	800a19c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a186:	b672      	cpsid	i
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	b662      	cpsie	i
 800a196:	607b      	str	r3, [r7, #4]
}
 800a198:	bf00      	nop
 800a19a:	e7fe      	b.n	800a19a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a19c:	4b0f      	ldr	r3, [pc, #60]	; (800a1dc <vPortValidateInterruptPriority+0x80>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a1a4:	4b0e      	ldr	r3, [pc, #56]	; (800a1e0 <vPortValidateInterruptPriority+0x84>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d90c      	bls.n	800a1c6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	b672      	cpsid	i
 800a1b2:	f383 8811 	msr	BASEPRI, r3
 800a1b6:	f3bf 8f6f 	isb	sy
 800a1ba:	f3bf 8f4f 	dsb	sy
 800a1be:	b662      	cpsie	i
 800a1c0:	603b      	str	r3, [r7, #0]
}
 800a1c2:	bf00      	nop
 800a1c4:	e7fe      	b.n	800a1c4 <vPortValidateInterruptPriority+0x68>
	}
 800a1c6:	bf00      	nop
 800a1c8:	3714      	adds	r7, #20
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr
 800a1d2:	bf00      	nop
 800a1d4:	e000e3f0 	.word	0xe000e3f0
 800a1d8:	20000f00 	.word	0x20000f00
 800a1dc:	e000ed0c 	.word	0xe000ed0c
 800a1e0:	20000f04 	.word	0x20000f04

0800a1e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b08a      	sub	sp, #40	; 0x28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1f0:	f7fe fc66 	bl	8008ac0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1f4:	4b5b      	ldr	r3, [pc, #364]	; (800a364 <pvPortMalloc+0x180>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d101      	bne.n	800a200 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1fc:	f000 f91a 	bl	800a434 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a200:	4b59      	ldr	r3, [pc, #356]	; (800a368 <pvPortMalloc+0x184>)
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4013      	ands	r3, r2
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f040 8092 	bne.w	800a332 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d01f      	beq.n	800a254 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a214:	2208      	movs	r2, #8
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4413      	add	r3, r2
 800a21a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f003 0307 	and.w	r3, r3, #7
 800a222:	2b00      	cmp	r3, #0
 800a224:	d016      	beq.n	800a254 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f023 0307 	bic.w	r3, r3, #7
 800a22c:	3308      	adds	r3, #8
 800a22e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f003 0307 	and.w	r3, r3, #7
 800a236:	2b00      	cmp	r3, #0
 800a238:	d00c      	beq.n	800a254 <pvPortMalloc+0x70>
	__asm volatile
 800a23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23e:	b672      	cpsid	i
 800a240:	f383 8811 	msr	BASEPRI, r3
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	b662      	cpsie	i
 800a24e:	617b      	str	r3, [r7, #20]
}
 800a250:	bf00      	nop
 800a252:	e7fe      	b.n	800a252 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d06b      	beq.n	800a332 <pvPortMalloc+0x14e>
 800a25a:	4b44      	ldr	r3, [pc, #272]	; (800a36c <pvPortMalloc+0x188>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	429a      	cmp	r2, r3
 800a262:	d866      	bhi.n	800a332 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a264:	4b42      	ldr	r3, [pc, #264]	; (800a370 <pvPortMalloc+0x18c>)
 800a266:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a268:	4b41      	ldr	r3, [pc, #260]	; (800a370 <pvPortMalloc+0x18c>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a26e:	e004      	b.n	800a27a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a272:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	429a      	cmp	r2, r3
 800a282:	d903      	bls.n	800a28c <pvPortMalloc+0xa8>
 800a284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1f1      	bne.n	800a270 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a28c:	4b35      	ldr	r3, [pc, #212]	; (800a364 <pvPortMalloc+0x180>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a292:	429a      	cmp	r2, r3
 800a294:	d04d      	beq.n	800a332 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	2208      	movs	r2, #8
 800a29c:	4413      	add	r3, r2
 800a29e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	6a3b      	ldr	r3, [r7, #32]
 800a2a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	1ad2      	subs	r2, r2, r3
 800a2b0:	2308      	movs	r3, #8
 800a2b2:	005b      	lsls	r3, r3, #1
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d921      	bls.n	800a2fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	4413      	add	r3, r2
 800a2be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	f003 0307 	and.w	r3, r3, #7
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00c      	beq.n	800a2e4 <pvPortMalloc+0x100>
	__asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ce:	b672      	cpsid	i
 800a2d0:	f383 8811 	msr	BASEPRI, r3
 800a2d4:	f3bf 8f6f 	isb	sy
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	b662      	cpsie	i
 800a2de:	613b      	str	r3, [r7, #16]
}
 800a2e0:	bf00      	nop
 800a2e2:	e7fe      	b.n	800a2e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e6:	685a      	ldr	r2, [r3, #4]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	1ad2      	subs	r2, r2, r3
 800a2ec:	69bb      	ldr	r3, [r7, #24]
 800a2ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2f6:	69b8      	ldr	r0, [r7, #24]
 800a2f8:	f000 f8fe 	bl	800a4f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2fc:	4b1b      	ldr	r3, [pc, #108]	; (800a36c <pvPortMalloc+0x188>)
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	1ad3      	subs	r3, r2, r3
 800a306:	4a19      	ldr	r2, [pc, #100]	; (800a36c <pvPortMalloc+0x188>)
 800a308:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a30a:	4b18      	ldr	r3, [pc, #96]	; (800a36c <pvPortMalloc+0x188>)
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	4b19      	ldr	r3, [pc, #100]	; (800a374 <pvPortMalloc+0x190>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	429a      	cmp	r2, r3
 800a314:	d203      	bcs.n	800a31e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a316:	4b15      	ldr	r3, [pc, #84]	; (800a36c <pvPortMalloc+0x188>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a16      	ldr	r2, [pc, #88]	; (800a374 <pvPortMalloc+0x190>)
 800a31c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a320:	685a      	ldr	r2, [r3, #4]
 800a322:	4b11      	ldr	r3, [pc, #68]	; (800a368 <pvPortMalloc+0x184>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	431a      	orrs	r2, r3
 800a328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32e:	2200      	movs	r2, #0
 800a330:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a332:	f7fe fbd3 	bl	8008adc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a336:	69fb      	ldr	r3, [r7, #28]
 800a338:	f003 0307 	and.w	r3, r3, #7
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d00c      	beq.n	800a35a <pvPortMalloc+0x176>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a344:	b672      	cpsid	i
 800a346:	f383 8811 	msr	BASEPRI, r3
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	f3bf 8f4f 	dsb	sy
 800a352:	b662      	cpsie	i
 800a354:	60fb      	str	r3, [r7, #12]
}
 800a356:	bf00      	nop
 800a358:	e7fe      	b.n	800a358 <pvPortMalloc+0x174>
	return pvReturn;
 800a35a:	69fb      	ldr	r3, [r7, #28]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3728      	adds	r7, #40	; 0x28
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	20004b10 	.word	0x20004b10
 800a368:	20004b1c 	.word	0x20004b1c
 800a36c:	20004b14 	.word	0x20004b14
 800a370:	20004b08 	.word	0x20004b08
 800a374:	20004b18 	.word	0x20004b18

0800a378 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d04c      	beq.n	800a424 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a38a:	2308      	movs	r3, #8
 800a38c:	425b      	negs	r3, r3
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	4413      	add	r3, r2
 800a392:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	685a      	ldr	r2, [r3, #4]
 800a39c:	4b23      	ldr	r3, [pc, #140]	; (800a42c <vPortFree+0xb4>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d10c      	bne.n	800a3c0 <vPortFree+0x48>
	__asm volatile
 800a3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3aa:	b672      	cpsid	i
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	b662      	cpsie	i
 800a3ba:	60fb      	str	r3, [r7, #12]
}
 800a3bc:	bf00      	nop
 800a3be:	e7fe      	b.n	800a3be <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d00c      	beq.n	800a3e2 <vPortFree+0x6a>
	__asm volatile
 800a3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3cc:	b672      	cpsid	i
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	b662      	cpsie	i
 800a3dc:	60bb      	str	r3, [r7, #8]
}
 800a3de:	bf00      	nop
 800a3e0:	e7fe      	b.n	800a3e0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	685a      	ldr	r2, [r3, #4]
 800a3e6:	4b11      	ldr	r3, [pc, #68]	; (800a42c <vPortFree+0xb4>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d019      	beq.n	800a424 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d115      	bne.n	800a424 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	685a      	ldr	r2, [r3, #4]
 800a3fc:	4b0b      	ldr	r3, [pc, #44]	; (800a42c <vPortFree+0xb4>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	43db      	mvns	r3, r3
 800a402:	401a      	ands	r2, r3
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a408:	f7fe fb5a 	bl	8008ac0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	685a      	ldr	r2, [r3, #4]
 800a410:	4b07      	ldr	r3, [pc, #28]	; (800a430 <vPortFree+0xb8>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4413      	add	r3, r2
 800a416:	4a06      	ldr	r2, [pc, #24]	; (800a430 <vPortFree+0xb8>)
 800a418:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a41a:	6938      	ldr	r0, [r7, #16]
 800a41c:	f000 f86c 	bl	800a4f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a420:	f7fe fb5c 	bl	8008adc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a424:	bf00      	nop
 800a426:	3718      	adds	r7, #24
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	20004b1c 	.word	0x20004b1c
 800a430:	20004b14 	.word	0x20004b14

0800a434 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a43a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a43e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a440:	4b27      	ldr	r3, [pc, #156]	; (800a4e0 <prvHeapInit+0xac>)
 800a442:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f003 0307 	and.w	r3, r3, #7
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d00c      	beq.n	800a468 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	3307      	adds	r3, #7
 800a452:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f023 0307 	bic.w	r3, r3, #7
 800a45a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a45c:	68ba      	ldr	r2, [r7, #8]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	1ad3      	subs	r3, r2, r3
 800a462:	4a1f      	ldr	r2, [pc, #124]	; (800a4e0 <prvHeapInit+0xac>)
 800a464:	4413      	add	r3, r2
 800a466:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a46c:	4a1d      	ldr	r2, [pc, #116]	; (800a4e4 <prvHeapInit+0xb0>)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a472:	4b1c      	ldr	r3, [pc, #112]	; (800a4e4 <prvHeapInit+0xb0>)
 800a474:	2200      	movs	r2, #0
 800a476:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	4413      	add	r3, r2
 800a47e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a480:	2208      	movs	r2, #8
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	1a9b      	subs	r3, r3, r2
 800a486:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f023 0307 	bic.w	r3, r3, #7
 800a48e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	4a15      	ldr	r2, [pc, #84]	; (800a4e8 <prvHeapInit+0xb4>)
 800a494:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a496:	4b14      	ldr	r3, [pc, #80]	; (800a4e8 <prvHeapInit+0xb4>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2200      	movs	r2, #0
 800a49c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a49e:	4b12      	ldr	r3, [pc, #72]	; (800a4e8 <prvHeapInit+0xb4>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	1ad2      	subs	r2, r2, r3
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a4b4:	4b0c      	ldr	r3, [pc, #48]	; (800a4e8 <prvHeapInit+0xb4>)
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	4a0a      	ldr	r2, [pc, #40]	; (800a4ec <prvHeapInit+0xb8>)
 800a4c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	4a09      	ldr	r2, [pc, #36]	; (800a4f0 <prvHeapInit+0xbc>)
 800a4ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4cc:	4b09      	ldr	r3, [pc, #36]	; (800a4f4 <prvHeapInit+0xc0>)
 800a4ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a4d2:	601a      	str	r2, [r3, #0]
}
 800a4d4:	bf00      	nop
 800a4d6:	3714      	adds	r7, #20
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	20000f08 	.word	0x20000f08
 800a4e4:	20004b08 	.word	0x20004b08
 800a4e8:	20004b10 	.word	0x20004b10
 800a4ec:	20004b18 	.word	0x20004b18
 800a4f0:	20004b14 	.word	0x20004b14
 800a4f4:	20004b1c 	.word	0x20004b1c

0800a4f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a500:	4b28      	ldr	r3, [pc, #160]	; (800a5a4 <prvInsertBlockIntoFreeList+0xac>)
 800a502:	60fb      	str	r3, [r7, #12]
 800a504:	e002      	b.n	800a50c <prvInsertBlockIntoFreeList+0x14>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	60fb      	str	r3, [r7, #12]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	429a      	cmp	r2, r3
 800a514:	d8f7      	bhi.n	800a506 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	4413      	add	r3, r2
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	429a      	cmp	r2, r3
 800a526:	d108      	bne.n	800a53a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	685a      	ldr	r2, [r3, #4]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	441a      	add	r2, r3
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	68ba      	ldr	r2, [r7, #8]
 800a544:	441a      	add	r2, r3
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d118      	bne.n	800a580 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	4b15      	ldr	r3, [pc, #84]	; (800a5a8 <prvInsertBlockIntoFreeList+0xb0>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	429a      	cmp	r2, r3
 800a558:	d00d      	beq.n	800a576 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	685a      	ldr	r2, [r3, #4]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	441a      	add	r2, r3
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	681a      	ldr	r2, [r3, #0]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	e008      	b.n	800a588 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a576:	4b0c      	ldr	r3, [pc, #48]	; (800a5a8 <prvInsertBlockIntoFreeList+0xb0>)
 800a578:	681a      	ldr	r2, [r3, #0]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	601a      	str	r2, [r3, #0]
 800a57e:	e003      	b.n	800a588 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681a      	ldr	r2, [r3, #0]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a588:	68fa      	ldr	r2, [r7, #12]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d002      	beq.n	800a596 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a596:	bf00      	nop
 800a598:	3714      	adds	r7, #20
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20004b08 	.word	0x20004b08
 800a5a8:	20004b10 	.word	0x20004b10

0800a5ac <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800a5b6:	f007 fa97 	bl	8011ae8 <sys_timeouts_sleeptime>
 800a5ba:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5c2:	d10b      	bne.n	800a5dc <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800a5c4:	4813      	ldr	r0, [pc, #76]	; (800a614 <tcpip_timeouts_mbox_fetch+0x68>)
 800a5c6:	f00c f9a0 	bl	801690a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	6839      	ldr	r1, [r7, #0]
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f00c f928 	bl	8016824 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a5d4:	480f      	ldr	r0, [pc, #60]	; (800a614 <tcpip_timeouts_mbox_fetch+0x68>)
 800a5d6:	f00c f989 	bl	80168ec <sys_mutex_lock>
    return;
 800a5da:	e018      	b.n	800a60e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d102      	bne.n	800a5e8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800a5e2:	f007 fa47 	bl	8011a74 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a5e6:	e7e6      	b.n	800a5b6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800a5e8:	480a      	ldr	r0, [pc, #40]	; (800a614 <tcpip_timeouts_mbox_fetch+0x68>)
 800a5ea:	f00c f98e 	bl	801690a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a5ee:	68fa      	ldr	r2, [r7, #12]
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f00c f916 	bl	8016824 <sys_arch_mbox_fetch>
 800a5f8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800a5fa:	4806      	ldr	r0, [pc, #24]	; (800a614 <tcpip_timeouts_mbox_fetch+0x68>)
 800a5fc:	f00c f976 	bl	80168ec <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a606:	d102      	bne.n	800a60e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800a608:	f007 fa34 	bl	8011a74 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a60c:	e7d3      	b.n	800a5b6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	2000f578 	.word	0x2000f578

0800a618 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800a620:	4810      	ldr	r0, [pc, #64]	; (800a664 <tcpip_thread+0x4c>)
 800a622:	f00c f963 	bl	80168ec <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800a626:	4b10      	ldr	r3, [pc, #64]	; (800a668 <tcpip_thread+0x50>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d005      	beq.n	800a63a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800a62e:	4b0e      	ldr	r3, [pc, #56]	; (800a668 <tcpip_thread+0x50>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a0e      	ldr	r2, [pc, #56]	; (800a66c <tcpip_thread+0x54>)
 800a634:	6812      	ldr	r2, [r2, #0]
 800a636:	4610      	mov	r0, r2
 800a638:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a63a:	f107 030c 	add.w	r3, r7, #12
 800a63e:	4619      	mov	r1, r3
 800a640:	480b      	ldr	r0, [pc, #44]	; (800a670 <tcpip_thread+0x58>)
 800a642:	f7ff ffb3 	bl	800a5ac <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d106      	bne.n	800a65a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a64c:	4b09      	ldr	r3, [pc, #36]	; (800a674 <tcpip_thread+0x5c>)
 800a64e:	2291      	movs	r2, #145	; 0x91
 800a650:	4909      	ldr	r1, [pc, #36]	; (800a678 <tcpip_thread+0x60>)
 800a652:	480a      	ldr	r0, [pc, #40]	; (800a67c <tcpip_thread+0x64>)
 800a654:	f00c fe4a 	bl	80172ec <iprintf>
      continue;
 800a658:	e003      	b.n	800a662 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 f80f 	bl	800a680 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a662:	e7ea      	b.n	800a63a <tcpip_thread+0x22>
 800a664:	2000f578 	.word	0x2000f578
 800a668:	20004b20 	.word	0x20004b20
 800a66c:	20004b24 	.word	0x20004b24
 800a670:	20004b28 	.word	0x20004b28
 800a674:	080197c0 	.word	0x080197c0
 800a678:	080197f0 	.word	0x080197f0
 800a67c:	08019810 	.word	0x08019810

0800a680 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	781b      	ldrb	r3, [r3, #0]
 800a68c:	2b02      	cmp	r3, #2
 800a68e:	d026      	beq.n	800a6de <tcpip_thread_handle_msg+0x5e>
 800a690:	2b02      	cmp	r3, #2
 800a692:	dc2b      	bgt.n	800a6ec <tcpip_thread_handle_msg+0x6c>
 800a694:	2b00      	cmp	r3, #0
 800a696:	d002      	beq.n	800a69e <tcpip_thread_handle_msg+0x1e>
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d015      	beq.n	800a6c8 <tcpip_thread_handle_msg+0x48>
 800a69c:	e026      	b.n	800a6ec <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	6850      	ldr	r0, [r2, #4]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	6892      	ldr	r2, [r2, #8]
 800a6aa:	4611      	mov	r1, r2
 800a6ac:	4798      	blx	r3
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d004      	beq.n	800a6be <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f001 fcd1 	bl	800c060 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a6be:	6879      	ldr	r1, [r7, #4]
 800a6c0:	2009      	movs	r0, #9
 800a6c2:	f000 fe1d 	bl	800b300 <memp_free>
      break;
 800a6c6:	e018      	b.n	800a6fa <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	6892      	ldr	r2, [r2, #8]
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a6d4:	6879      	ldr	r1, [r7, #4]
 800a6d6:	2008      	movs	r0, #8
 800a6d8:	f000 fe12 	bl	800b300 <memp_free>
      break;
 800a6dc:	e00d      	b.n	800a6fa <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	6892      	ldr	r2, [r2, #8]
 800a6e6:	4610      	mov	r0, r2
 800a6e8:	4798      	blx	r3
      break;
 800a6ea:	e006      	b.n	800a6fa <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a6ec:	4b05      	ldr	r3, [pc, #20]	; (800a704 <tcpip_thread_handle_msg+0x84>)
 800a6ee:	22cf      	movs	r2, #207	; 0xcf
 800a6f0:	4905      	ldr	r1, [pc, #20]	; (800a708 <tcpip_thread_handle_msg+0x88>)
 800a6f2:	4806      	ldr	r0, [pc, #24]	; (800a70c <tcpip_thread_handle_msg+0x8c>)
 800a6f4:	f00c fdfa 	bl	80172ec <iprintf>
      break;
 800a6f8:	bf00      	nop
  }
}
 800a6fa:	bf00      	nop
 800a6fc:	3708      	adds	r7, #8
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	080197c0 	.word	0x080197c0
 800a708:	080197f0 	.word	0x080197f0
 800a70c:	08019810 	.word	0x08019810

0800a710 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a71c:	481a      	ldr	r0, [pc, #104]	; (800a788 <tcpip_inpkt+0x78>)
 800a71e:	f00c f8b2 	bl	8016886 <sys_mbox_valid>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d105      	bne.n	800a734 <tcpip_inpkt+0x24>
 800a728:	4b18      	ldr	r3, [pc, #96]	; (800a78c <tcpip_inpkt+0x7c>)
 800a72a:	22fc      	movs	r2, #252	; 0xfc
 800a72c:	4918      	ldr	r1, [pc, #96]	; (800a790 <tcpip_inpkt+0x80>)
 800a72e:	4819      	ldr	r0, [pc, #100]	; (800a794 <tcpip_inpkt+0x84>)
 800a730:	f00c fddc 	bl	80172ec <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a734:	2009      	movs	r0, #9
 800a736:	f000 fd91 	bl	800b25c <memp_malloc>
 800a73a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d102      	bne.n	800a748 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800a742:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a746:	e01a      	b.n	800a77e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	2200      	movs	r2, #0
 800a74c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	687a      	ldr	r2, [r7, #4]
 800a75e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a760:	6979      	ldr	r1, [r7, #20]
 800a762:	4809      	ldr	r0, [pc, #36]	; (800a788 <tcpip_inpkt+0x78>)
 800a764:	f00c f844 	bl	80167f0 <sys_mbox_trypost>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d006      	beq.n	800a77c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a76e:	6979      	ldr	r1, [r7, #20]
 800a770:	2009      	movs	r0, #9
 800a772:	f000 fdc5 	bl	800b300 <memp_free>
    return ERR_MEM;
 800a776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a77a:	e000      	b.n	800a77e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800a77c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3718      	adds	r7, #24
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	20004b28 	.word	0x20004b28
 800a78c:	080197c0 	.word	0x080197c0
 800a790:	08019838 	.word	0x08019838
 800a794:	08019810 	.word	0x08019810

0800a798 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a7a8:	f003 0318 	and.w	r3, r3, #24
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d006      	beq.n	800a7be <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a7b0:	4a08      	ldr	r2, [pc, #32]	; (800a7d4 <tcpip_input+0x3c>)
 800a7b2:	6839      	ldr	r1, [r7, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f7ff ffab 	bl	800a710 <tcpip_inpkt>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	e005      	b.n	800a7ca <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a7be:	4a06      	ldr	r2, [pc, #24]	; (800a7d8 <tcpip_input+0x40>)
 800a7c0:	6839      	ldr	r1, [r7, #0]
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f7ff ffa4 	bl	800a710 <tcpip_inpkt>
 800a7c8:	4603      	mov	r3, r0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
 800a7d2:	bf00      	nop
 800a7d4:	08016611 	.word	0x08016611
 800a7d8:	080154e9 	.word	0x080154e9

0800a7dc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b084      	sub	sp, #16
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a7e6:	4819      	ldr	r0, [pc, #100]	; (800a84c <tcpip_try_callback+0x70>)
 800a7e8:	f00c f84d 	bl	8016886 <sys_mbox_valid>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d106      	bne.n	800a800 <tcpip_try_callback+0x24>
 800a7f2:	4b17      	ldr	r3, [pc, #92]	; (800a850 <tcpip_try_callback+0x74>)
 800a7f4:	f240 125d 	movw	r2, #349	; 0x15d
 800a7f8:	4916      	ldr	r1, [pc, #88]	; (800a854 <tcpip_try_callback+0x78>)
 800a7fa:	4817      	ldr	r0, [pc, #92]	; (800a858 <tcpip_try_callback+0x7c>)
 800a7fc:	f00c fd76 	bl	80172ec <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800a800:	2008      	movs	r0, #8
 800a802:	f000 fd2b 	bl	800b25c <memp_malloc>
 800a806:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d102      	bne.n	800a814 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800a80e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a812:	e017      	b.n	800a844 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2201      	movs	r2, #1
 800a818:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	687a      	ldr	r2, [r7, #4]
 800a81e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	683a      	ldr	r2, [r7, #0]
 800a824:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a826:	68f9      	ldr	r1, [r7, #12]
 800a828:	4808      	ldr	r0, [pc, #32]	; (800a84c <tcpip_try_callback+0x70>)
 800a82a:	f00b ffe1 	bl	80167f0 <sys_mbox_trypost>
 800a82e:	4603      	mov	r3, r0
 800a830:	2b00      	cmp	r3, #0
 800a832:	d006      	beq.n	800a842 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800a834:	68f9      	ldr	r1, [r7, #12]
 800a836:	2008      	movs	r0, #8
 800a838:	f000 fd62 	bl	800b300 <memp_free>
    return ERR_MEM;
 800a83c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a840:	e000      	b.n	800a844 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800a842:	2300      	movs	r3, #0
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	20004b28 	.word	0x20004b28
 800a850:	080197c0 	.word	0x080197c0
 800a854:	08019838 	.word	0x08019838
 800a858:	08019810 	.word	0x08019810

0800a85c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af02      	add	r7, sp, #8
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
  lwip_init();
 800a866:	f000 f871 	bl	800a94c <lwip_init>

  tcpip_init_done = initfunc;
 800a86a:	4a17      	ldr	r2, [pc, #92]	; (800a8c8 <tcpip_init+0x6c>)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800a870:	4a16      	ldr	r2, [pc, #88]	; (800a8cc <tcpip_init+0x70>)
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a876:	2106      	movs	r1, #6
 800a878:	4815      	ldr	r0, [pc, #84]	; (800a8d0 <tcpip_init+0x74>)
 800a87a:	f00b ff9f 	bl	80167bc <sys_mbox_new>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d006      	beq.n	800a892 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a884:	4b13      	ldr	r3, [pc, #76]	; (800a8d4 <tcpip_init+0x78>)
 800a886:	f240 2261 	movw	r2, #609	; 0x261
 800a88a:	4913      	ldr	r1, [pc, #76]	; (800a8d8 <tcpip_init+0x7c>)
 800a88c:	4813      	ldr	r0, [pc, #76]	; (800a8dc <tcpip_init+0x80>)
 800a88e:	f00c fd2d 	bl	80172ec <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a892:	4813      	ldr	r0, [pc, #76]	; (800a8e0 <tcpip_init+0x84>)
 800a894:	f00c f814 	bl	80168c0 <sys_mutex_new>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d006      	beq.n	800a8ac <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a89e:	4b0d      	ldr	r3, [pc, #52]	; (800a8d4 <tcpip_init+0x78>)
 800a8a0:	f240 2265 	movw	r2, #613	; 0x265
 800a8a4:	490f      	ldr	r1, [pc, #60]	; (800a8e4 <tcpip_init+0x88>)
 800a8a6:	480d      	ldr	r0, [pc, #52]	; (800a8dc <tcpip_init+0x80>)
 800a8a8:	f00c fd20 	bl	80172ec <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a8ac:	2318      	movs	r3, #24
 800a8ae:	9300      	str	r3, [sp, #0]
 800a8b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	490c      	ldr	r1, [pc, #48]	; (800a8e8 <tcpip_init+0x8c>)
 800a8b8:	480c      	ldr	r0, [pc, #48]	; (800a8ec <tcpip_init+0x90>)
 800a8ba:	f00c f833 	bl	8016924 <sys_thread_new>
}
 800a8be:	bf00      	nop
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20004b20 	.word	0x20004b20
 800a8cc:	20004b24 	.word	0x20004b24
 800a8d0:	20004b28 	.word	0x20004b28
 800a8d4:	080197c0 	.word	0x080197c0
 800a8d8:	08019848 	.word	0x08019848
 800a8dc:	08019810 	.word	0x08019810
 800a8e0:	2000f578 	.word	0x2000f578
 800a8e4:	0801986c 	.word	0x0801986c
 800a8e8:	0800a619 	.word	0x0800a619
 800a8ec:	08019890 	.word	0x08019890

0800a8f0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a8fa:	88fb      	ldrh	r3, [r7, #6]
 800a8fc:	021b      	lsls	r3, r3, #8
 800a8fe:	b21a      	sxth	r2, r3
 800a900:	88fb      	ldrh	r3, [r7, #6]
 800a902:	0a1b      	lsrs	r3, r3, #8
 800a904:	b29b      	uxth	r3, r3
 800a906:	b21b      	sxth	r3, r3
 800a908:	4313      	orrs	r3, r2
 800a90a:	b21b      	sxth	r3, r3
 800a90c:	b29b      	uxth	r3, r3
}
 800a90e:	4618      	mov	r0, r3
 800a910:	370c      	adds	r7, #12
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr

0800a91a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a91a:	b480      	push	{r7}
 800a91c:	b083      	sub	sp, #12
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	061a      	lsls	r2, r3, #24
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	021b      	lsls	r3, r3, #8
 800a92a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a92e:	431a      	orrs	r2, r3
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	0a1b      	lsrs	r3, r3, #8
 800a934:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a938:	431a      	orrs	r2, r3
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	0e1b      	lsrs	r3, r3, #24
 800a93e:	4313      	orrs	r3, r2
}
 800a940:	4618      	mov	r0, r3
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a952:	2300      	movs	r3, #0
 800a954:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a956:	f00b ffa7 	bl	80168a8 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a95a:	f000 f8d5 	bl	800ab08 <mem_init>
  memp_init();
 800a95e:	f000 fc31 	bl	800b1c4 <memp_init>
  pbuf_init();
  netif_init();
 800a962:	f000 fcf7 	bl	800b354 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a966:	f007 f8f7 	bl	8011b58 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a96a:	f001 fe23 	bl	800c5b4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a96e:	f007 f839 	bl	80119e4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a972:	bf00      	nop
 800a974:	3708      	adds	r7, #8
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
	...

0800a97c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	4603      	mov	r3, r0
 800a984:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a986:	4b05      	ldr	r3, [pc, #20]	; (800a99c <ptr_to_mem+0x20>)
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	88fb      	ldrh	r3, [r7, #6]
 800a98c:	4413      	add	r3, r2
}
 800a98e:	4618      	mov	r0, r3
 800a990:	370c      	adds	r7, #12
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	20004b2c 	.word	0x20004b2c

0800a9a0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a9a8:	4b05      	ldr	r3, [pc, #20]	; (800a9c0 <mem_to_ptr+0x20>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	b29b      	uxth	r3, r3
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	370c      	adds	r7, #12
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	20004b2c 	.word	0x20004b2c

0800a9c4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a9c4:	b590      	push	{r4, r7, lr}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a9cc:	4b45      	ldr	r3, [pc, #276]	; (800aae4 <plug_holes+0x120>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d206      	bcs.n	800a9e4 <plug_holes+0x20>
 800a9d6:	4b44      	ldr	r3, [pc, #272]	; (800aae8 <plug_holes+0x124>)
 800a9d8:	f240 12df 	movw	r2, #479	; 0x1df
 800a9dc:	4943      	ldr	r1, [pc, #268]	; (800aaec <plug_holes+0x128>)
 800a9de:	4844      	ldr	r0, [pc, #272]	; (800aaf0 <plug_holes+0x12c>)
 800a9e0:	f00c fc84 	bl	80172ec <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a9e4:	4b43      	ldr	r3, [pc, #268]	; (800aaf4 <plug_holes+0x130>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d306      	bcc.n	800a9fc <plug_holes+0x38>
 800a9ee:	4b3e      	ldr	r3, [pc, #248]	; (800aae8 <plug_holes+0x124>)
 800a9f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800a9f4:	4940      	ldr	r1, [pc, #256]	; (800aaf8 <plug_holes+0x134>)
 800a9f6:	483e      	ldr	r0, [pc, #248]	; (800aaf0 <plug_holes+0x12c>)
 800a9f8:	f00c fc78 	bl	80172ec <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	791b      	ldrb	r3, [r3, #4]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d006      	beq.n	800aa12 <plug_holes+0x4e>
 800aa04:	4b38      	ldr	r3, [pc, #224]	; (800aae8 <plug_holes+0x124>)
 800aa06:	f240 12e1 	movw	r2, #481	; 0x1e1
 800aa0a:	493c      	ldr	r1, [pc, #240]	; (800aafc <plug_holes+0x138>)
 800aa0c:	4838      	ldr	r0, [pc, #224]	; (800aaf0 <plug_holes+0x12c>)
 800aa0e:	f00c fc6d 	bl	80172ec <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800aa1a:	d906      	bls.n	800aa2a <plug_holes+0x66>
 800aa1c:	4b32      	ldr	r3, [pc, #200]	; (800aae8 <plug_holes+0x124>)
 800aa1e:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800aa22:	4937      	ldr	r1, [pc, #220]	; (800ab00 <plug_holes+0x13c>)
 800aa24:	4832      	ldr	r0, [pc, #200]	; (800aaf0 <plug_holes+0x12c>)
 800aa26:	f00c fc61 	bl	80172ec <iprintf>

  nmem = ptr_to_mem(mem->next);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f7ff ffa4 	bl	800a97c <ptr_to_mem>
 800aa34:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	d024      	beq.n	800aa88 <plug_holes+0xc4>
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	791b      	ldrb	r3, [r3, #4]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d120      	bne.n	800aa88 <plug_holes+0xc4>
 800aa46:	4b2b      	ldr	r3, [pc, #172]	; (800aaf4 <plug_holes+0x130>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	d01b      	beq.n	800aa88 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800aa50:	4b2c      	ldr	r3, [pc, #176]	; (800ab04 <plug_holes+0x140>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d102      	bne.n	800aa60 <plug_holes+0x9c>
      lfree = mem;
 800aa5a:	4a2a      	ldr	r2, [pc, #168]	; (800ab04 <plug_holes+0x140>)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	881a      	ldrh	r2, [r3, #0]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	881b      	ldrh	r3, [r3, #0]
 800aa6c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800aa70:	d00a      	beq.n	800aa88 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	881b      	ldrh	r3, [r3, #0]
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7ff ff80 	bl	800a97c <ptr_to_mem>
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f7ff ff8e 	bl	800a9a0 <mem_to_ptr>
 800aa84:	4603      	mov	r3, r0
 800aa86:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	885b      	ldrh	r3, [r3, #2]
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7ff ff75 	bl	800a97c <ptr_to_mem>
 800aa92:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800aa94:	68ba      	ldr	r2, [r7, #8]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d01f      	beq.n	800aadc <plug_holes+0x118>
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	791b      	ldrb	r3, [r3, #4]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d11b      	bne.n	800aadc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800aaa4:	4b17      	ldr	r3, [pc, #92]	; (800ab04 <plug_holes+0x140>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	687a      	ldr	r2, [r7, #4]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d102      	bne.n	800aab4 <plug_holes+0xf0>
      lfree = pmem;
 800aaae:	4a15      	ldr	r2, [pc, #84]	; (800ab04 <plug_holes+0x140>)
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	881a      	ldrh	r2, [r3, #0]
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	881b      	ldrh	r3, [r3, #0]
 800aac0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800aac4:	d00a      	beq.n	800aadc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	881b      	ldrh	r3, [r3, #0]
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7ff ff56 	bl	800a97c <ptr_to_mem>
 800aad0:	4604      	mov	r4, r0
 800aad2:	68b8      	ldr	r0, [r7, #8]
 800aad4:	f7ff ff64 	bl	800a9a0 <mem_to_ptr>
 800aad8:	4603      	mov	r3, r0
 800aada:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800aadc:	bf00      	nop
 800aade:	3714      	adds	r7, #20
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd90      	pop	{r4, r7, pc}
 800aae4:	20004b2c 	.word	0x20004b2c
 800aae8:	080198a0 	.word	0x080198a0
 800aaec:	080198d0 	.word	0x080198d0
 800aaf0:	080198e8 	.word	0x080198e8
 800aaf4:	20004b30 	.word	0x20004b30
 800aaf8:	08019910 	.word	0x08019910
 800aafc:	0801992c 	.word	0x0801992c
 800ab00:	08019948 	.word	0x08019948
 800ab04:	20004b38 	.word	0x20004b38

0800ab08 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ab0e:	4b1f      	ldr	r3, [pc, #124]	; (800ab8c <mem_init+0x84>)
 800ab10:	3303      	adds	r3, #3
 800ab12:	f023 0303 	bic.w	r3, r3, #3
 800ab16:	461a      	mov	r2, r3
 800ab18:	4b1d      	ldr	r3, [pc, #116]	; (800ab90 <mem_init+0x88>)
 800ab1a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ab1c:	4b1c      	ldr	r3, [pc, #112]	; (800ab90 <mem_init+0x88>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ab28:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2200      	movs	r2, #0
 800ab34:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ab36:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800ab3a:	f7ff ff1f 	bl	800a97c <ptr_to_mem>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	4a14      	ldr	r2, [pc, #80]	; (800ab94 <mem_init+0x8c>)
 800ab42:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ab44:	4b13      	ldr	r3, [pc, #76]	; (800ab94 <mem_init+0x8c>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2201      	movs	r2, #1
 800ab4a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ab4c:	4b11      	ldr	r3, [pc, #68]	; (800ab94 <mem_init+0x8c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ab54:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ab56:	4b0f      	ldr	r3, [pc, #60]	; (800ab94 <mem_init+0x8c>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ab5e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ab60:	4b0b      	ldr	r3, [pc, #44]	; (800ab90 <mem_init+0x88>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4a0c      	ldr	r2, [pc, #48]	; (800ab98 <mem_init+0x90>)
 800ab66:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ab68:	480c      	ldr	r0, [pc, #48]	; (800ab9c <mem_init+0x94>)
 800ab6a:	f00b fea9 	bl	80168c0 <sys_mutex_new>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d006      	beq.n	800ab82 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ab74:	4b0a      	ldr	r3, [pc, #40]	; (800aba0 <mem_init+0x98>)
 800ab76:	f240 221f 	movw	r2, #543	; 0x21f
 800ab7a:	490a      	ldr	r1, [pc, #40]	; (800aba4 <mem_init+0x9c>)
 800ab7c:	480a      	ldr	r0, [pc, #40]	; (800aba8 <mem_init+0xa0>)
 800ab7e:	f00c fbb5 	bl	80172ec <iprintf>
  }
}
 800ab82:	bf00      	nop
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	2000f594 	.word	0x2000f594
 800ab90:	20004b2c 	.word	0x20004b2c
 800ab94:	20004b30 	.word	0x20004b30
 800ab98:	20004b38 	.word	0x20004b38
 800ab9c:	20004b34 	.word	0x20004b34
 800aba0:	080198a0 	.word	0x080198a0
 800aba4:	08019974 	.word	0x08019974
 800aba8:	080198e8 	.word	0x080198e8

0800abac <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b086      	sub	sp, #24
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f7ff fef3 	bl	800a9a0 <mem_to_ptr>
 800abba:	4603      	mov	r3, r0
 800abbc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	881b      	ldrh	r3, [r3, #0]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7ff feda 	bl	800a97c <ptr_to_mem>
 800abc8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	885b      	ldrh	r3, [r3, #2]
 800abce:	4618      	mov	r0, r3
 800abd0:	f7ff fed4 	bl	800a97c <ptr_to_mem>
 800abd4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	881b      	ldrh	r3, [r3, #0]
 800abda:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800abde:	d818      	bhi.n	800ac12 <mem_link_valid+0x66>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	885b      	ldrh	r3, [r3, #2]
 800abe4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800abe8:	d813      	bhi.n	800ac12 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800abee:	8afa      	ldrh	r2, [r7, #22]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d004      	beq.n	800abfe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	881b      	ldrh	r3, [r3, #0]
 800abf8:	8afa      	ldrh	r2, [r7, #22]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d109      	bne.n	800ac12 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800abfe:	4b08      	ldr	r3, [pc, #32]	; (800ac20 <mem_link_valid+0x74>)
 800ac00:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ac02:	693a      	ldr	r2, [r7, #16]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d006      	beq.n	800ac16 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	885b      	ldrh	r3, [r3, #2]
 800ac0c:	8afa      	ldrh	r2, [r7, #22]
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d001      	beq.n	800ac16 <mem_link_valid+0x6a>
    return 0;
 800ac12:	2300      	movs	r3, #0
 800ac14:	e000      	b.n	800ac18 <mem_link_valid+0x6c>
  }
  return 1;
 800ac16:	2301      	movs	r3, #1
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3718      	adds	r7, #24
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	20004b30 	.word	0x20004b30

0800ac24 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b088      	sub	sp, #32
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d070      	beq.n	800ad14 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f003 0303 	and.w	r3, r3, #3
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00d      	beq.n	800ac58 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800ac3c:	4b37      	ldr	r3, [pc, #220]	; (800ad1c <mem_free+0xf8>)
 800ac3e:	f240 2273 	movw	r2, #627	; 0x273
 800ac42:	4937      	ldr	r1, [pc, #220]	; (800ad20 <mem_free+0xfc>)
 800ac44:	4837      	ldr	r0, [pc, #220]	; (800ad24 <mem_free+0x100>)
 800ac46:	f00c fb51 	bl	80172ec <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ac4a:	f00b fe8b 	bl	8016964 <sys_arch_protect>
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	68f8      	ldr	r0, [r7, #12]
 800ac52:	f00b fe95 	bl	8016980 <sys_arch_unprotect>
    return;
 800ac56:	e05e      	b.n	800ad16 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	3b08      	subs	r3, #8
 800ac5c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ac5e:	4b32      	ldr	r3, [pc, #200]	; (800ad28 <mem_free+0x104>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	69fa      	ldr	r2, [r7, #28]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d306      	bcc.n	800ac76 <mem_free+0x52>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f103 020c 	add.w	r2, r3, #12
 800ac6e:	4b2f      	ldr	r3, [pc, #188]	; (800ad2c <mem_free+0x108>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d90d      	bls.n	800ac92 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ac76:	4b29      	ldr	r3, [pc, #164]	; (800ad1c <mem_free+0xf8>)
 800ac78:	f240 227f 	movw	r2, #639	; 0x27f
 800ac7c:	492c      	ldr	r1, [pc, #176]	; (800ad30 <mem_free+0x10c>)
 800ac7e:	4829      	ldr	r0, [pc, #164]	; (800ad24 <mem_free+0x100>)
 800ac80:	f00c fb34 	bl	80172ec <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ac84:	f00b fe6e 	bl	8016964 <sys_arch_protect>
 800ac88:	6138      	str	r0, [r7, #16]
 800ac8a:	6938      	ldr	r0, [r7, #16]
 800ac8c:	f00b fe78 	bl	8016980 <sys_arch_unprotect>
    return;
 800ac90:	e041      	b.n	800ad16 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ac92:	4828      	ldr	r0, [pc, #160]	; (800ad34 <mem_free+0x110>)
 800ac94:	f00b fe2a 	bl	80168ec <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	791b      	ldrb	r3, [r3, #4]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d110      	bne.n	800acc2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800aca0:	4b1e      	ldr	r3, [pc, #120]	; (800ad1c <mem_free+0xf8>)
 800aca2:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800aca6:	4924      	ldr	r1, [pc, #144]	; (800ad38 <mem_free+0x114>)
 800aca8:	481e      	ldr	r0, [pc, #120]	; (800ad24 <mem_free+0x100>)
 800acaa:	f00c fb1f 	bl	80172ec <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800acae:	4821      	ldr	r0, [pc, #132]	; (800ad34 <mem_free+0x110>)
 800acb0:	f00b fe2b 	bl	801690a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800acb4:	f00b fe56 	bl	8016964 <sys_arch_protect>
 800acb8:	6178      	str	r0, [r7, #20]
 800acba:	6978      	ldr	r0, [r7, #20]
 800acbc:	f00b fe60 	bl	8016980 <sys_arch_unprotect>
    return;
 800acc0:	e029      	b.n	800ad16 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800acc2:	69f8      	ldr	r0, [r7, #28]
 800acc4:	f7ff ff72 	bl	800abac <mem_link_valid>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d110      	bne.n	800acf0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800acce:	4b13      	ldr	r3, [pc, #76]	; (800ad1c <mem_free+0xf8>)
 800acd0:	f240 2295 	movw	r2, #661	; 0x295
 800acd4:	4919      	ldr	r1, [pc, #100]	; (800ad3c <mem_free+0x118>)
 800acd6:	4813      	ldr	r0, [pc, #76]	; (800ad24 <mem_free+0x100>)
 800acd8:	f00c fb08 	bl	80172ec <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800acdc:	4815      	ldr	r0, [pc, #84]	; (800ad34 <mem_free+0x110>)
 800acde:	f00b fe14 	bl	801690a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ace2:	f00b fe3f 	bl	8016964 <sys_arch_protect>
 800ace6:	61b8      	str	r0, [r7, #24]
 800ace8:	69b8      	ldr	r0, [r7, #24]
 800acea:	f00b fe49 	bl	8016980 <sys_arch_unprotect>
    return;
 800acee:	e012      	b.n	800ad16 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	2200      	movs	r2, #0
 800acf4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800acf6:	4b12      	ldr	r3, [pc, #72]	; (800ad40 <mem_free+0x11c>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	69fa      	ldr	r2, [r7, #28]
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d202      	bcs.n	800ad06 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ad00:	4a0f      	ldr	r2, [pc, #60]	; (800ad40 <mem_free+0x11c>)
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ad06:	69f8      	ldr	r0, [r7, #28]
 800ad08:	f7ff fe5c 	bl	800a9c4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ad0c:	4809      	ldr	r0, [pc, #36]	; (800ad34 <mem_free+0x110>)
 800ad0e:	f00b fdfc 	bl	801690a <sys_mutex_unlock>
 800ad12:	e000      	b.n	800ad16 <mem_free+0xf2>
    return;
 800ad14:	bf00      	nop
}
 800ad16:	3720      	adds	r7, #32
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	080198a0 	.word	0x080198a0
 800ad20:	08019990 	.word	0x08019990
 800ad24:	080198e8 	.word	0x080198e8
 800ad28:	20004b2c 	.word	0x20004b2c
 800ad2c:	20004b30 	.word	0x20004b30
 800ad30:	080199b4 	.word	0x080199b4
 800ad34:	20004b34 	.word	0x20004b34
 800ad38:	080199d0 	.word	0x080199d0
 800ad3c:	080199f8 	.word	0x080199f8
 800ad40:	20004b38 	.word	0x20004b38

0800ad44 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b088      	sub	sp, #32
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ad50:	887b      	ldrh	r3, [r7, #2]
 800ad52:	3303      	adds	r3, #3
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	f023 0303 	bic.w	r3, r3, #3
 800ad5a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ad5c:	8bfb      	ldrh	r3, [r7, #30]
 800ad5e:	2b0b      	cmp	r3, #11
 800ad60:	d801      	bhi.n	800ad66 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ad62:	230c      	movs	r3, #12
 800ad64:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ad66:	8bfb      	ldrh	r3, [r7, #30]
 800ad68:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ad6c:	d803      	bhi.n	800ad76 <mem_trim+0x32>
 800ad6e:	8bfa      	ldrh	r2, [r7, #30]
 800ad70:	887b      	ldrh	r3, [r7, #2]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	d201      	bcs.n	800ad7a <mem_trim+0x36>
    return NULL;
 800ad76:	2300      	movs	r3, #0
 800ad78:	e0d8      	b.n	800af2c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ad7a:	4b6e      	ldr	r3, [pc, #440]	; (800af34 <mem_trim+0x1f0>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d304      	bcc.n	800ad8e <mem_trim+0x4a>
 800ad84:	4b6c      	ldr	r3, [pc, #432]	; (800af38 <mem_trim+0x1f4>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d306      	bcc.n	800ad9c <mem_trim+0x58>
 800ad8e:	4b6b      	ldr	r3, [pc, #428]	; (800af3c <mem_trim+0x1f8>)
 800ad90:	f240 22d1 	movw	r2, #721	; 0x2d1
 800ad94:	496a      	ldr	r1, [pc, #424]	; (800af40 <mem_trim+0x1fc>)
 800ad96:	486b      	ldr	r0, [pc, #428]	; (800af44 <mem_trim+0x200>)
 800ad98:	f00c faa8 	bl	80172ec <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ad9c:	4b65      	ldr	r3, [pc, #404]	; (800af34 <mem_trim+0x1f0>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d304      	bcc.n	800adb0 <mem_trim+0x6c>
 800ada6:	4b64      	ldr	r3, [pc, #400]	; (800af38 <mem_trim+0x1f4>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	429a      	cmp	r2, r3
 800adae:	d307      	bcc.n	800adc0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800adb0:	f00b fdd8 	bl	8016964 <sys_arch_protect>
 800adb4:	60b8      	str	r0, [r7, #8]
 800adb6:	68b8      	ldr	r0, [r7, #8]
 800adb8:	f00b fde2 	bl	8016980 <sys_arch_unprotect>
    return rmem;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	e0b5      	b.n	800af2c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	3b08      	subs	r3, #8
 800adc4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800adc6:	69b8      	ldr	r0, [r7, #24]
 800adc8:	f7ff fdea 	bl	800a9a0 <mem_to_ptr>
 800adcc:	4603      	mov	r3, r0
 800adce:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800add0:	69bb      	ldr	r3, [r7, #24]
 800add2:	881a      	ldrh	r2, [r3, #0]
 800add4:	8afb      	ldrh	r3, [r7, #22]
 800add6:	1ad3      	subs	r3, r2, r3
 800add8:	b29b      	uxth	r3, r3
 800adda:	3b08      	subs	r3, #8
 800addc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800adde:	8bfa      	ldrh	r2, [r7, #30]
 800ade0:	8abb      	ldrh	r3, [r7, #20]
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d906      	bls.n	800adf4 <mem_trim+0xb0>
 800ade6:	4b55      	ldr	r3, [pc, #340]	; (800af3c <mem_trim+0x1f8>)
 800ade8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800adec:	4956      	ldr	r1, [pc, #344]	; (800af48 <mem_trim+0x204>)
 800adee:	4855      	ldr	r0, [pc, #340]	; (800af44 <mem_trim+0x200>)
 800adf0:	f00c fa7c 	bl	80172ec <iprintf>
  if (newsize > size) {
 800adf4:	8bfa      	ldrh	r2, [r7, #30]
 800adf6:	8abb      	ldrh	r3, [r7, #20]
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d901      	bls.n	800ae00 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800adfc:	2300      	movs	r3, #0
 800adfe:	e095      	b.n	800af2c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ae00:	8bfa      	ldrh	r2, [r7, #30]
 800ae02:	8abb      	ldrh	r3, [r7, #20]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d101      	bne.n	800ae0c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	e08f      	b.n	800af2c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ae0c:	484f      	ldr	r0, [pc, #316]	; (800af4c <mem_trim+0x208>)
 800ae0e:	f00b fd6d 	bl	80168ec <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800ae12:	69bb      	ldr	r3, [r7, #24]
 800ae14:	881b      	ldrh	r3, [r3, #0]
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7ff fdb0 	bl	800a97c <ptr_to_mem>
 800ae1c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	791b      	ldrb	r3, [r3, #4]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d13f      	bne.n	800aea6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ae26:	69bb      	ldr	r3, [r7, #24]
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ae2e:	d106      	bne.n	800ae3e <mem_trim+0xfa>
 800ae30:	4b42      	ldr	r3, [pc, #264]	; (800af3c <mem_trim+0x1f8>)
 800ae32:	f240 22f5 	movw	r2, #757	; 0x2f5
 800ae36:	4946      	ldr	r1, [pc, #280]	; (800af50 <mem_trim+0x20c>)
 800ae38:	4842      	ldr	r0, [pc, #264]	; (800af44 <mem_trim+0x200>)
 800ae3a:	f00c fa57 	bl	80172ec <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	881b      	ldrh	r3, [r3, #0]
 800ae42:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ae44:	8afa      	ldrh	r2, [r7, #22]
 800ae46:	8bfb      	ldrh	r3, [r7, #30]
 800ae48:	4413      	add	r3, r2
 800ae4a:	b29b      	uxth	r3, r3
 800ae4c:	3308      	adds	r3, #8
 800ae4e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800ae50:	4b40      	ldr	r3, [pc, #256]	; (800af54 <mem_trim+0x210>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	693a      	ldr	r2, [r7, #16]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d106      	bne.n	800ae68 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ae5a:	89fb      	ldrh	r3, [r7, #14]
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f7ff fd8d 	bl	800a97c <ptr_to_mem>
 800ae62:	4603      	mov	r3, r0
 800ae64:	4a3b      	ldr	r2, [pc, #236]	; (800af54 <mem_trim+0x210>)
 800ae66:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ae68:	89fb      	ldrh	r3, [r7, #14]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7ff fd86 	bl	800a97c <ptr_to_mem>
 800ae70:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	2200      	movs	r2, #0
 800ae76:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	89ba      	ldrh	r2, [r7, #12]
 800ae7c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	8afa      	ldrh	r2, [r7, #22]
 800ae82:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	89fa      	ldrh	r2, [r7, #14]
 800ae88:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	881b      	ldrh	r3, [r3, #0]
 800ae8e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ae92:	d047      	beq.n	800af24 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	881b      	ldrh	r3, [r3, #0]
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7ff fd6f 	bl	800a97c <ptr_to_mem>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	89fb      	ldrh	r3, [r7, #14]
 800aea2:	8053      	strh	r3, [r2, #2]
 800aea4:	e03e      	b.n	800af24 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800aea6:	8bfb      	ldrh	r3, [r7, #30]
 800aea8:	f103 0214 	add.w	r2, r3, #20
 800aeac:	8abb      	ldrh	r3, [r7, #20]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d838      	bhi.n	800af24 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aeb2:	8afa      	ldrh	r2, [r7, #22]
 800aeb4:	8bfb      	ldrh	r3, [r7, #30]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	3308      	adds	r3, #8
 800aebc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	881b      	ldrh	r3, [r3, #0]
 800aec2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800aec6:	d106      	bne.n	800aed6 <mem_trim+0x192>
 800aec8:	4b1c      	ldr	r3, [pc, #112]	; (800af3c <mem_trim+0x1f8>)
 800aeca:	f240 3216 	movw	r2, #790	; 0x316
 800aece:	4920      	ldr	r1, [pc, #128]	; (800af50 <mem_trim+0x20c>)
 800aed0:	481c      	ldr	r0, [pc, #112]	; (800af44 <mem_trim+0x200>)
 800aed2:	f00c fa0b 	bl	80172ec <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800aed6:	89fb      	ldrh	r3, [r7, #14]
 800aed8:	4618      	mov	r0, r3
 800aeda:	f7ff fd4f 	bl	800a97c <ptr_to_mem>
 800aede:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800aee0:	4b1c      	ldr	r3, [pc, #112]	; (800af54 <mem_trim+0x210>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	693a      	ldr	r2, [r7, #16]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d202      	bcs.n	800aef0 <mem_trim+0x1ac>
      lfree = mem2;
 800aeea:	4a1a      	ldr	r2, [pc, #104]	; (800af54 <mem_trim+0x210>)
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	2200      	movs	r2, #0
 800aef4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800aef6:	69bb      	ldr	r3, [r7, #24]
 800aef8:	881a      	ldrh	r2, [r3, #0]
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	8afa      	ldrh	r2, [r7, #22]
 800af02:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800af04:	69bb      	ldr	r3, [r7, #24]
 800af06:	89fa      	ldrh	r2, [r7, #14]
 800af08:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	881b      	ldrh	r3, [r3, #0]
 800af0e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800af12:	d007      	beq.n	800af24 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	881b      	ldrh	r3, [r3, #0]
 800af18:	4618      	mov	r0, r3
 800af1a:	f7ff fd2f 	bl	800a97c <ptr_to_mem>
 800af1e:	4602      	mov	r2, r0
 800af20:	89fb      	ldrh	r3, [r7, #14]
 800af22:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800af24:	4809      	ldr	r0, [pc, #36]	; (800af4c <mem_trim+0x208>)
 800af26:	f00b fcf0 	bl	801690a <sys_mutex_unlock>
  return rmem;
 800af2a:	687b      	ldr	r3, [r7, #4]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3720      	adds	r7, #32
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}
 800af34:	20004b2c 	.word	0x20004b2c
 800af38:	20004b30 	.word	0x20004b30
 800af3c:	080198a0 	.word	0x080198a0
 800af40:	08019a2c 	.word	0x08019a2c
 800af44:	080198e8 	.word	0x080198e8
 800af48:	08019a44 	.word	0x08019a44
 800af4c:	20004b34 	.word	0x20004b34
 800af50:	08019a64 	.word	0x08019a64
 800af54:	20004b38 	.word	0x20004b38

0800af58 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b088      	sub	sp, #32
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	4603      	mov	r3, r0
 800af60:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800af62:	88fb      	ldrh	r3, [r7, #6]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d101      	bne.n	800af6c <mem_malloc+0x14>
    return NULL;
 800af68:	2300      	movs	r3, #0
 800af6a:	e0e2      	b.n	800b132 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800af6c:	88fb      	ldrh	r3, [r7, #6]
 800af6e:	3303      	adds	r3, #3
 800af70:	b29b      	uxth	r3, r3
 800af72:	f023 0303 	bic.w	r3, r3, #3
 800af76:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800af78:	8bbb      	ldrh	r3, [r7, #28]
 800af7a:	2b0b      	cmp	r3, #11
 800af7c:	d801      	bhi.n	800af82 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800af7e:	230c      	movs	r3, #12
 800af80:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800af82:	8bbb      	ldrh	r3, [r7, #28]
 800af84:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800af88:	d803      	bhi.n	800af92 <mem_malloc+0x3a>
 800af8a:	8bba      	ldrh	r2, [r7, #28]
 800af8c:	88fb      	ldrh	r3, [r7, #6]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d201      	bcs.n	800af96 <mem_malloc+0x3e>
    return NULL;
 800af92:	2300      	movs	r3, #0
 800af94:	e0cd      	b.n	800b132 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800af96:	4869      	ldr	r0, [pc, #420]	; (800b13c <mem_malloc+0x1e4>)
 800af98:	f00b fca8 	bl	80168ec <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800af9c:	4b68      	ldr	r3, [pc, #416]	; (800b140 <mem_malloc+0x1e8>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7ff fcfd 	bl	800a9a0 <mem_to_ptr>
 800afa6:	4603      	mov	r3, r0
 800afa8:	83fb      	strh	r3, [r7, #30]
 800afaa:	e0b7      	b.n	800b11c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800afac:	8bfb      	ldrh	r3, [r7, #30]
 800afae:	4618      	mov	r0, r3
 800afb0:	f7ff fce4 	bl	800a97c <ptr_to_mem>
 800afb4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	791b      	ldrb	r3, [r3, #4]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	f040 80a7 	bne.w	800b10e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	881b      	ldrh	r3, [r3, #0]
 800afc4:	461a      	mov	r2, r3
 800afc6:	8bfb      	ldrh	r3, [r7, #30]
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	f1a3 0208 	sub.w	r2, r3, #8
 800afce:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800afd0:	429a      	cmp	r2, r3
 800afd2:	f0c0 809c 	bcc.w	800b10e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	881b      	ldrh	r3, [r3, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	8bfb      	ldrh	r3, [r7, #30]
 800afde:	1ad3      	subs	r3, r2, r3
 800afe0:	f1a3 0208 	sub.w	r2, r3, #8
 800afe4:	8bbb      	ldrh	r3, [r7, #28]
 800afe6:	3314      	adds	r3, #20
 800afe8:	429a      	cmp	r2, r3
 800afea:	d333      	bcc.n	800b054 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800afec:	8bfa      	ldrh	r2, [r7, #30]
 800afee:	8bbb      	ldrh	r3, [r7, #28]
 800aff0:	4413      	add	r3, r2
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	3308      	adds	r3, #8
 800aff6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800aff8:	8a7b      	ldrh	r3, [r7, #18]
 800affa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800affe:	d106      	bne.n	800b00e <mem_malloc+0xb6>
 800b000:	4b50      	ldr	r3, [pc, #320]	; (800b144 <mem_malloc+0x1ec>)
 800b002:	f240 3287 	movw	r2, #903	; 0x387
 800b006:	4950      	ldr	r1, [pc, #320]	; (800b148 <mem_malloc+0x1f0>)
 800b008:	4850      	ldr	r0, [pc, #320]	; (800b14c <mem_malloc+0x1f4>)
 800b00a:	f00c f96f 	bl	80172ec <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b00e:	8a7b      	ldrh	r3, [r7, #18]
 800b010:	4618      	mov	r0, r3
 800b012:	f7ff fcb3 	bl	800a97c <ptr_to_mem>
 800b016:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2200      	movs	r2, #0
 800b01c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	881a      	ldrh	r2, [r3, #0]
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	8bfa      	ldrh	r2, [r7, #30]
 800b02a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	8a7a      	ldrh	r2, [r7, #18]
 800b030:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	2201      	movs	r2, #1
 800b036:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	881b      	ldrh	r3, [r3, #0]
 800b03c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b040:	d00b      	beq.n	800b05a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	881b      	ldrh	r3, [r3, #0]
 800b046:	4618      	mov	r0, r3
 800b048:	f7ff fc98 	bl	800a97c <ptr_to_mem>
 800b04c:	4602      	mov	r2, r0
 800b04e:	8a7b      	ldrh	r3, [r7, #18]
 800b050:	8053      	strh	r3, [r2, #2]
 800b052:	e002      	b.n	800b05a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	2201      	movs	r2, #1
 800b058:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b05a:	4b39      	ldr	r3, [pc, #228]	; (800b140 <mem_malloc+0x1e8>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	697a      	ldr	r2, [r7, #20]
 800b060:	429a      	cmp	r2, r3
 800b062:	d127      	bne.n	800b0b4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800b064:	4b36      	ldr	r3, [pc, #216]	; (800b140 <mem_malloc+0x1e8>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b06a:	e005      	b.n	800b078 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b06c:	69bb      	ldr	r3, [r7, #24]
 800b06e:	881b      	ldrh	r3, [r3, #0]
 800b070:	4618      	mov	r0, r3
 800b072:	f7ff fc83 	bl	800a97c <ptr_to_mem>
 800b076:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800b078:	69bb      	ldr	r3, [r7, #24]
 800b07a:	791b      	ldrb	r3, [r3, #4]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d004      	beq.n	800b08a <mem_malloc+0x132>
 800b080:	4b33      	ldr	r3, [pc, #204]	; (800b150 <mem_malloc+0x1f8>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	69ba      	ldr	r2, [r7, #24]
 800b086:	429a      	cmp	r2, r3
 800b088:	d1f0      	bne.n	800b06c <mem_malloc+0x114>
          }
          lfree = cur;
 800b08a:	4a2d      	ldr	r2, [pc, #180]	; (800b140 <mem_malloc+0x1e8>)
 800b08c:	69bb      	ldr	r3, [r7, #24]
 800b08e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b090:	4b2b      	ldr	r3, [pc, #172]	; (800b140 <mem_malloc+0x1e8>)
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	4b2e      	ldr	r3, [pc, #184]	; (800b150 <mem_malloc+0x1f8>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	429a      	cmp	r2, r3
 800b09a:	d00b      	beq.n	800b0b4 <mem_malloc+0x15c>
 800b09c:	4b28      	ldr	r3, [pc, #160]	; (800b140 <mem_malloc+0x1e8>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	791b      	ldrb	r3, [r3, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d006      	beq.n	800b0b4 <mem_malloc+0x15c>
 800b0a6:	4b27      	ldr	r3, [pc, #156]	; (800b144 <mem_malloc+0x1ec>)
 800b0a8:	f240 32b5 	movw	r2, #949	; 0x3b5
 800b0ac:	4929      	ldr	r1, [pc, #164]	; (800b154 <mem_malloc+0x1fc>)
 800b0ae:	4827      	ldr	r0, [pc, #156]	; (800b14c <mem_malloc+0x1f4>)
 800b0b0:	f00c f91c 	bl	80172ec <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800b0b4:	4821      	ldr	r0, [pc, #132]	; (800b13c <mem_malloc+0x1e4>)
 800b0b6:	f00b fc28 	bl	801690a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b0ba:	8bba      	ldrh	r2, [r7, #28]
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	4413      	add	r3, r2
 800b0c0:	3308      	adds	r3, #8
 800b0c2:	4a23      	ldr	r2, [pc, #140]	; (800b150 <mem_malloc+0x1f8>)
 800b0c4:	6812      	ldr	r2, [r2, #0]
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d906      	bls.n	800b0d8 <mem_malloc+0x180>
 800b0ca:	4b1e      	ldr	r3, [pc, #120]	; (800b144 <mem_malloc+0x1ec>)
 800b0cc:	f240 32b9 	movw	r2, #953	; 0x3b9
 800b0d0:	4921      	ldr	r1, [pc, #132]	; (800b158 <mem_malloc+0x200>)
 800b0d2:	481e      	ldr	r0, [pc, #120]	; (800b14c <mem_malloc+0x1f4>)
 800b0d4:	f00c f90a 	bl	80172ec <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	f003 0303 	and.w	r3, r3, #3
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d006      	beq.n	800b0f0 <mem_malloc+0x198>
 800b0e2:	4b18      	ldr	r3, [pc, #96]	; (800b144 <mem_malloc+0x1ec>)
 800b0e4:	f240 32bb 	movw	r2, #955	; 0x3bb
 800b0e8:	491c      	ldr	r1, [pc, #112]	; (800b15c <mem_malloc+0x204>)
 800b0ea:	4818      	ldr	r0, [pc, #96]	; (800b14c <mem_malloc+0x1f4>)
 800b0ec:	f00c f8fe 	bl	80172ec <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	f003 0303 	and.w	r3, r3, #3
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d006      	beq.n	800b108 <mem_malloc+0x1b0>
 800b0fa:	4b12      	ldr	r3, [pc, #72]	; (800b144 <mem_malloc+0x1ec>)
 800b0fc:	f240 32bd 	movw	r2, #957	; 0x3bd
 800b100:	4917      	ldr	r1, [pc, #92]	; (800b160 <mem_malloc+0x208>)
 800b102:	4812      	ldr	r0, [pc, #72]	; (800b14c <mem_malloc+0x1f4>)
 800b104:	f00c f8f2 	bl	80172ec <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	3308      	adds	r3, #8
 800b10c:	e011      	b.n	800b132 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800b10e:	8bfb      	ldrh	r3, [r7, #30]
 800b110:	4618      	mov	r0, r3
 800b112:	f7ff fc33 	bl	800a97c <ptr_to_mem>
 800b116:	4603      	mov	r3, r0
 800b118:	881b      	ldrh	r3, [r3, #0]
 800b11a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b11c:	8bfa      	ldrh	r2, [r7, #30]
 800b11e:	8bbb      	ldrh	r3, [r7, #28]
 800b120:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800b124:	429a      	cmp	r2, r3
 800b126:	f4ff af41 	bcc.w	800afac <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800b12a:	4804      	ldr	r0, [pc, #16]	; (800b13c <mem_malloc+0x1e4>)
 800b12c:	f00b fbed 	bl	801690a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	3720      	adds	r7, #32
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	20004b34 	.word	0x20004b34
 800b140:	20004b38 	.word	0x20004b38
 800b144:	080198a0 	.word	0x080198a0
 800b148:	08019a64 	.word	0x08019a64
 800b14c:	080198e8 	.word	0x080198e8
 800b150:	20004b30 	.word	0x20004b30
 800b154:	08019a78 	.word	0x08019a78
 800b158:	08019a94 	.word	0x08019a94
 800b15c:	08019ac4 	.word	0x08019ac4
 800b160:	08019af4 	.word	0x08019af4

0800b164 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b164:	b480      	push	{r7}
 800b166:	b085      	sub	sp, #20
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	2200      	movs	r2, #0
 800b172:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	3303      	adds	r3, #3
 800b17a:	f023 0303 	bic.w	r3, r3, #3
 800b17e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b180:	2300      	movs	r3, #0
 800b182:	60fb      	str	r3, [r7, #12]
 800b184:	e011      	b.n	800b1aa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	689b      	ldr	r3, [r3, #8]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	881b      	ldrh	r3, [r3, #0]
 800b19c:	461a      	mov	r2, r3
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	4413      	add	r3, r2
 800b1a2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	60fb      	str	r3, [r7, #12]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	885b      	ldrh	r3, [r3, #2]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	dbe7      	blt.n	800b186 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b1b6:	bf00      	nop
 800b1b8:	bf00      	nop
 800b1ba:	3714      	adds	r7, #20
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr

0800b1c4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b082      	sub	sp, #8
 800b1c8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	80fb      	strh	r3, [r7, #6]
 800b1ce:	e009      	b.n	800b1e4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b1d0:	88fb      	ldrh	r3, [r7, #6]
 800b1d2:	4a08      	ldr	r2, [pc, #32]	; (800b1f4 <memp_init+0x30>)
 800b1d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7ff ffc3 	bl	800b164 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b1de:	88fb      	ldrh	r3, [r7, #6]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	80fb      	strh	r3, [r7, #6]
 800b1e4:	88fb      	ldrh	r3, [r7, #6]
 800b1e6:	2b0c      	cmp	r3, #12
 800b1e8:	d9f2      	bls.n	800b1d0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b1ea:	bf00      	nop
 800b1ec:	bf00      	nop
 800b1ee:	3708      	adds	r7, #8
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	0801c714 	.word	0x0801c714

0800b1f8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b200:	f00b fbb0 	bl	8016964 <sys_arch_protect>
 800b204:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d015      	beq.n	800b240 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	6812      	ldr	r2, [r2, #0]
 800b21c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	f003 0303 	and.w	r3, r3, #3
 800b224:	2b00      	cmp	r3, #0
 800b226:	d006      	beq.n	800b236 <do_memp_malloc_pool+0x3e>
 800b228:	4b09      	ldr	r3, [pc, #36]	; (800b250 <do_memp_malloc_pool+0x58>)
 800b22a:	f44f 728c 	mov.w	r2, #280	; 0x118
 800b22e:	4909      	ldr	r1, [pc, #36]	; (800b254 <do_memp_malloc_pool+0x5c>)
 800b230:	4809      	ldr	r0, [pc, #36]	; (800b258 <do_memp_malloc_pool+0x60>)
 800b232:	f00c f85b 	bl	80172ec <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b236:	68f8      	ldr	r0, [r7, #12]
 800b238:	f00b fba2 	bl	8016980 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	e003      	b.n	800b248 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b240:	68f8      	ldr	r0, [r7, #12]
 800b242:	f00b fb9d 	bl	8016980 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b246:	2300      	movs	r3, #0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3710      	adds	r7, #16
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	08019b18 	.word	0x08019b18
 800b254:	08019b48 	.word	0x08019b48
 800b258:	08019b6c 	.word	0x08019b6c

0800b25c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	4603      	mov	r3, r0
 800b264:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b266:	79fb      	ldrb	r3, [r7, #7]
 800b268:	2b0c      	cmp	r3, #12
 800b26a:	d908      	bls.n	800b27e <memp_malloc+0x22>
 800b26c:	4b0a      	ldr	r3, [pc, #40]	; (800b298 <memp_malloc+0x3c>)
 800b26e:	f240 1257 	movw	r2, #343	; 0x157
 800b272:	490a      	ldr	r1, [pc, #40]	; (800b29c <memp_malloc+0x40>)
 800b274:	480a      	ldr	r0, [pc, #40]	; (800b2a0 <memp_malloc+0x44>)
 800b276:	f00c f839 	bl	80172ec <iprintf>
 800b27a:	2300      	movs	r3, #0
 800b27c:	e008      	b.n	800b290 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b27e:	79fb      	ldrb	r3, [r7, #7]
 800b280:	4a08      	ldr	r2, [pc, #32]	; (800b2a4 <memp_malloc+0x48>)
 800b282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b286:	4618      	mov	r0, r3
 800b288:	f7ff ffb6 	bl	800b1f8 <do_memp_malloc_pool>
 800b28c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b28e:	68fb      	ldr	r3, [r7, #12]
}
 800b290:	4618      	mov	r0, r3
 800b292:	3710      	adds	r7, #16
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	08019b18 	.word	0x08019b18
 800b29c:	08019ba8 	.word	0x08019ba8
 800b2a0:	08019b6c 	.word	0x08019b6c
 800b2a4:	0801c714 	.word	0x0801c714

0800b2a8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	f003 0303 	and.w	r3, r3, #3
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d006      	beq.n	800b2ca <do_memp_free_pool+0x22>
 800b2bc:	4b0d      	ldr	r3, [pc, #52]	; (800b2f4 <do_memp_free_pool+0x4c>)
 800b2be:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800b2c2:	490d      	ldr	r1, [pc, #52]	; (800b2f8 <do_memp_free_pool+0x50>)
 800b2c4:	480d      	ldr	r0, [pc, #52]	; (800b2fc <do_memp_free_pool+0x54>)
 800b2c6:	f00c f811 	bl	80172ec <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800b2ce:	f00b fb49 	bl	8016964 <sys_arch_protect>
 800b2d2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	689b      	ldr	r3, [r3, #8]
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	689b      	ldr	r3, [r3, #8]
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800b2e6:	68b8      	ldr	r0, [r7, #8]
 800b2e8:	f00b fb4a 	bl	8016980 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800b2ec:	bf00      	nop
 800b2ee:	3710      	adds	r7, #16
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}
 800b2f4:	08019b18 	.word	0x08019b18
 800b2f8:	08019bc8 	.word	0x08019bc8
 800b2fc:	08019b6c 	.word	0x08019b6c

0800b300 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b082      	sub	sp, #8
 800b304:	af00      	add	r7, sp, #0
 800b306:	4603      	mov	r3, r0
 800b308:	6039      	str	r1, [r7, #0]
 800b30a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b30c:	79fb      	ldrb	r3, [r7, #7]
 800b30e:	2b0c      	cmp	r3, #12
 800b310:	d907      	bls.n	800b322 <memp_free+0x22>
 800b312:	4b0c      	ldr	r3, [pc, #48]	; (800b344 <memp_free+0x44>)
 800b314:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800b318:	490b      	ldr	r1, [pc, #44]	; (800b348 <memp_free+0x48>)
 800b31a:	480c      	ldr	r0, [pc, #48]	; (800b34c <memp_free+0x4c>)
 800b31c:	f00b ffe6 	bl	80172ec <iprintf>
 800b320:	e00c      	b.n	800b33c <memp_free+0x3c>

  if (mem == NULL) {
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d008      	beq.n	800b33a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b328:	79fb      	ldrb	r3, [r7, #7]
 800b32a:	4a09      	ldr	r2, [pc, #36]	; (800b350 <memp_free+0x50>)
 800b32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b330:	6839      	ldr	r1, [r7, #0]
 800b332:	4618      	mov	r0, r3
 800b334:	f7ff ffb8 	bl	800b2a8 <do_memp_free_pool>
 800b338:	e000      	b.n	800b33c <memp_free+0x3c>
    return;
 800b33a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b33c:	3708      	adds	r7, #8
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop
 800b344:	08019b18 	.word	0x08019b18
 800b348:	08019be8 	.word	0x08019be8
 800b34c:	08019b6c 	.word	0x08019b6c
 800b350:	0801c714 	.word	0x0801c714

0800b354 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b354:	b480      	push	{r7}
 800b356:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b358:	bf00      	nop
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
	...

0800b364 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b086      	sub	sp, #24
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	60b9      	str	r1, [r7, #8]
 800b36e:	607a      	str	r2, [r7, #4]
 800b370:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d108      	bne.n	800b38a <netif_add+0x26>
 800b378:	4b5b      	ldr	r3, [pc, #364]	; (800b4e8 <netif_add+0x184>)
 800b37a:	f240 1227 	movw	r2, #295	; 0x127
 800b37e:	495b      	ldr	r1, [pc, #364]	; (800b4ec <netif_add+0x188>)
 800b380:	485b      	ldr	r0, [pc, #364]	; (800b4f0 <netif_add+0x18c>)
 800b382:	f00b ffb3 	bl	80172ec <iprintf>
 800b386:	2300      	movs	r3, #0
 800b388:	e0a9      	b.n	800b4de <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d108      	bne.n	800b3a2 <netif_add+0x3e>
 800b390:	4b55      	ldr	r3, [pc, #340]	; (800b4e8 <netif_add+0x184>)
 800b392:	f44f 7294 	mov.w	r2, #296	; 0x128
 800b396:	4957      	ldr	r1, [pc, #348]	; (800b4f4 <netif_add+0x190>)
 800b398:	4855      	ldr	r0, [pc, #340]	; (800b4f0 <netif_add+0x18c>)
 800b39a:	f00b ffa7 	bl	80172ec <iprintf>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	e09d      	b.n	800b4de <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d101      	bne.n	800b3ac <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b3a8:	4b53      	ldr	r3, [pc, #332]	; (800b4f8 <netif_add+0x194>)
 800b3aa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d101      	bne.n	800b3b6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b3b2:	4b51      	ldr	r3, [pc, #324]	; (800b4f8 <netif_add+0x194>)
 800b3b4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b3bc:	4b4e      	ldr	r3, [pc, #312]	; (800b4f8 <netif_add+0x194>)
 800b3be:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	4a49      	ldr	r2, [pc, #292]	; (800b4fc <netif_add+0x198>)
 800b3d6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	3324      	adds	r3, #36	; 0x24
 800b3ea:	2204      	movs	r2, #4
 800b3ec:	2100      	movs	r1, #0
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f00b fb30 	bl	8016a54 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6a3a      	ldr	r2, [r7, #32]
 800b3fe:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b400:	4b3f      	ldr	r3, [pc, #252]	; (800b500 <netif_add+0x19c>)
 800b402:	781a      	ldrb	r2, [r3, #0]
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b40e:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	68b9      	ldr	r1, [r7, #8]
 800b416:	68f8      	ldr	r0, [r7, #12]
 800b418:	f000 f914 	bl	800b644 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	4798      	blx	r3
 800b422:	4603      	mov	r3, r0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d001      	beq.n	800b42c <netif_add+0xc8>
    return NULL;
 800b428:	2300      	movs	r3, #0
 800b42a:	e058      	b.n	800b4de <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b432:	2bff      	cmp	r3, #255	; 0xff
 800b434:	d103      	bne.n	800b43e <netif_add+0xda>
        netif->num = 0;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 800b43e:	2300      	movs	r3, #0
 800b440:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b442:	4b30      	ldr	r3, [pc, #192]	; (800b504 <netif_add+0x1a0>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	617b      	str	r3, [r7, #20]
 800b448:	e02b      	b.n	800b4a2 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	429a      	cmp	r2, r3
 800b450:	d106      	bne.n	800b460 <netif_add+0xfc>
 800b452:	4b25      	ldr	r3, [pc, #148]	; (800b4e8 <netif_add+0x184>)
 800b454:	f240 128b 	movw	r2, #395	; 0x18b
 800b458:	492b      	ldr	r1, [pc, #172]	; (800b508 <netif_add+0x1a4>)
 800b45a:	4825      	ldr	r0, [pc, #148]	; (800b4f0 <netif_add+0x18c>)
 800b45c:	f00b ff46 	bl	80172ec <iprintf>
        num_netifs++;
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	3301      	adds	r3, #1
 800b464:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	2bff      	cmp	r3, #255	; 0xff
 800b46a:	dd06      	ble.n	800b47a <netif_add+0x116>
 800b46c:	4b1e      	ldr	r3, [pc, #120]	; (800b4e8 <netif_add+0x184>)
 800b46e:	f240 128d 	movw	r2, #397	; 0x18d
 800b472:	4926      	ldr	r1, [pc, #152]	; (800b50c <netif_add+0x1a8>)
 800b474:	481e      	ldr	r0, [pc, #120]	; (800b4f0 <netif_add+0x18c>)
 800b476:	f00b ff39 	bl	80172ec <iprintf>
        if (netif2->num == netif->num) {
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b486:	429a      	cmp	r2, r3
 800b488:	d108      	bne.n	800b49c <netif_add+0x138>
          netif->num++;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b490:	3301      	adds	r3, #1
 800b492:	b2da      	uxtb	r2, r3
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 800b49a:	e005      	b.n	800b4a8 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	617b      	str	r3, [r7, #20]
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d1d0      	bne.n	800b44a <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d1be      	bne.n	800b42c <netif_add+0xc8>
  }
  if (netif->num == 254) {
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b4b4:	2bfe      	cmp	r3, #254	; 0xfe
 800b4b6:	d103      	bne.n	800b4c0 <netif_add+0x15c>
    netif_num = 0;
 800b4b8:	4b11      	ldr	r3, [pc, #68]	; (800b500 <netif_add+0x19c>)
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	701a      	strb	r2, [r3, #0]
 800b4be:	e006      	b.n	800b4ce <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	b2da      	uxtb	r2, r3
 800b4ca:	4b0d      	ldr	r3, [pc, #52]	; (800b500 <netif_add+0x19c>)
 800b4cc:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b4ce:	4b0d      	ldr	r3, [pc, #52]	; (800b504 <netif_add+0x1a0>)
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b4d6:	4a0b      	ldr	r2, [pc, #44]	; (800b504 <netif_add+0x1a0>)
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3718      	adds	r7, #24
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	08019c04 	.word	0x08019c04
 800b4ec:	08019c98 	.word	0x08019c98
 800b4f0:	08019c54 	.word	0x08019c54
 800b4f4:	08019cb4 	.word	0x08019cb4
 800b4f8:	0801c798 	.word	0x0801c798
 800b4fc:	0800b927 	.word	0x0800b927
 800b500:	20004b70 	.word	0x20004b70
 800b504:	20012ca0 	.word	0x20012ca0
 800b508:	08019cd8 	.word	0x08019cd8
 800b50c:	08019cec 	.word	0x08019cec

0800b510 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b082      	sub	sp, #8
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800b51a:	6839      	ldr	r1, [r7, #0]
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f002 fb91 	bl	800dc44 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b522:	6839      	ldr	r1, [r7, #0]
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f006 ffa3 	bl	8012470 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b52a:	bf00      	nop
 800b52c:	3708      	adds	r7, #8
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
	...

0800b534 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b086      	sub	sp, #24
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d106      	bne.n	800b554 <netif_do_set_ipaddr+0x20>
 800b546:	4b1d      	ldr	r3, [pc, #116]	; (800b5bc <netif_do_set_ipaddr+0x88>)
 800b548:	f240 12cb 	movw	r2, #459	; 0x1cb
 800b54c:	491c      	ldr	r1, [pc, #112]	; (800b5c0 <netif_do_set_ipaddr+0x8c>)
 800b54e:	481d      	ldr	r0, [pc, #116]	; (800b5c4 <netif_do_set_ipaddr+0x90>)
 800b550:	f00b fecc 	bl	80172ec <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d106      	bne.n	800b568 <netif_do_set_ipaddr+0x34>
 800b55a:	4b18      	ldr	r3, [pc, #96]	; (800b5bc <netif_do_set_ipaddr+0x88>)
 800b55c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800b560:	4917      	ldr	r1, [pc, #92]	; (800b5c0 <netif_do_set_ipaddr+0x8c>)
 800b562:	4818      	ldr	r0, [pc, #96]	; (800b5c4 <netif_do_set_ipaddr+0x90>)
 800b564:	f00b fec2 	bl	80172ec <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3304      	adds	r3, #4
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	429a      	cmp	r2, r3
 800b574:	d01c      	beq.n	800b5b0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	3304      	adds	r3, #4
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b586:	f107 0314 	add.w	r3, r7, #20
 800b58a:	4619      	mov	r1, r3
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f7ff ffbf 	bl	800b510 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <netif_do_set_ipaddr+0x6a>
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	e000      	b.n	800b5a0 <netif_do_set_ipaddr+0x6c>
 800b59e:	2300      	movs	r3, #0
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b5a4:	2101      	movs	r1, #1
 800b5a6:	68f8      	ldr	r0, [r7, #12]
 800b5a8:	f000 f8d2 	bl	800b750 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e000      	b.n	800b5b2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3718      	adds	r7, #24
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	08019c04 	.word	0x08019c04
 800b5c0:	08019d1c 	.word	0x08019d1c
 800b5c4:	08019c54 	.word	0x08019c54

0800b5c8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b085      	sub	sp, #20
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	3308      	adds	r3, #8
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	d00a      	beq.n	800b5f8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d002      	beq.n	800b5ee <netif_do_set_netmask+0x26>
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	e000      	b.n	800b5f0 <netif_do_set_netmask+0x28>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	e000      	b.n	800b5fa <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b5f8:	2300      	movs	r3, #0
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3714      	adds	r7, #20
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr

0800b606 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b606:	b480      	push	{r7}
 800b608:	b085      	sub	sp, #20
 800b60a:	af00      	add	r7, sp, #0
 800b60c:	60f8      	str	r0, [r7, #12]
 800b60e:	60b9      	str	r1, [r7, #8]
 800b610:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	681a      	ldr	r2, [r3, #0]
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	330c      	adds	r3, #12
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d00a      	beq.n	800b636 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d002      	beq.n	800b62c <netif_do_set_gw+0x26>
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	e000      	b.n	800b62e <netif_do_set_gw+0x28>
 800b62c:	2300      	movs	r3, #0
 800b62e:	68fa      	ldr	r2, [r7, #12]
 800b630:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b632:	2301      	movs	r3, #1
 800b634:	e000      	b.n	800b638 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b636:	2300      	movs	r3, #0
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3714      	adds	r7, #20
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b088      	sub	sp, #32
 800b648:	af00      	add	r7, sp, #0
 800b64a:	60f8      	str	r0, [r7, #12]
 800b64c:	60b9      	str	r1, [r7, #8]
 800b64e:	607a      	str	r2, [r7, #4]
 800b650:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b652:	2300      	movs	r3, #0
 800b654:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b656:	2300      	movs	r3, #0
 800b658:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d101      	bne.n	800b664 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b660:	4b1c      	ldr	r3, [pc, #112]	; (800b6d4 <netif_set_addr+0x90>)
 800b662:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d101      	bne.n	800b66e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b66a:	4b1a      	ldr	r3, [pc, #104]	; (800b6d4 <netif_set_addr+0x90>)
 800b66c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d101      	bne.n	800b678 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b674:	4b17      	ldr	r3, [pc, #92]	; (800b6d4 <netif_set_addr+0x90>)
 800b676:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d003      	beq.n	800b686 <netif_set_addr+0x42>
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d101      	bne.n	800b68a <netif_set_addr+0x46>
 800b686:	2301      	movs	r3, #1
 800b688:	e000      	b.n	800b68c <netif_set_addr+0x48>
 800b68a:	2300      	movs	r3, #0
 800b68c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d006      	beq.n	800b6a2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b694:	f107 0310 	add.w	r3, r7, #16
 800b698:	461a      	mov	r2, r3
 800b69a:	68b9      	ldr	r1, [r7, #8]
 800b69c:	68f8      	ldr	r0, [r7, #12]
 800b69e:	f7ff ff49 	bl	800b534 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b6a2:	69fa      	ldr	r2, [r7, #28]
 800b6a4:	6879      	ldr	r1, [r7, #4]
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f7ff ff8e 	bl	800b5c8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b6ac:	69ba      	ldr	r2, [r7, #24]
 800b6ae:	6839      	ldr	r1, [r7, #0]
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f7ff ffa8 	bl	800b606 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d106      	bne.n	800b6ca <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b6bc:	f107 0310 	add.w	r3, r7, #16
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	68b9      	ldr	r1, [r7, #8]
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f7ff ff35 	bl	800b534 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b6ca:	bf00      	nop
 800b6cc:	3720      	adds	r7, #32
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	0801c798 	.word	0x0801c798

0800b6d8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b6e0:	4a04      	ldr	r2, [pc, #16]	; (800b6f4 <netif_set_default+0x1c>)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b6e6:	bf00      	nop
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	20012ca4 	.word	0x20012ca4

0800b6f8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d107      	bne.n	800b716 <netif_set_up+0x1e>
 800b706:	4b0f      	ldr	r3, [pc, #60]	; (800b744 <netif_set_up+0x4c>)
 800b708:	f44f 7254 	mov.w	r2, #848	; 0x350
 800b70c:	490e      	ldr	r1, [pc, #56]	; (800b748 <netif_set_up+0x50>)
 800b70e:	480f      	ldr	r0, [pc, #60]	; (800b74c <netif_set_up+0x54>)
 800b710:	f00b fdec 	bl	80172ec <iprintf>
 800b714:	e013      	b.n	800b73e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b71c:	f003 0301 	and.w	r3, r3, #1
 800b720:	2b00      	cmp	r3, #0
 800b722:	d10c      	bne.n	800b73e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b72a:	f043 0301 	orr.w	r3, r3, #1
 800b72e:	b2da      	uxtb	r2, r3
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b736:	2103      	movs	r1, #3
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f000 f809 	bl	800b750 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b73e:	3708      	adds	r7, #8
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}
 800b744:	08019c04 	.word	0x08019c04
 800b748:	08019d8c 	.word	0x08019d8c
 800b74c:	08019c54 	.word	0x08019c54

0800b750 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b082      	sub	sp, #8
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	460b      	mov	r3, r1
 800b75a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d106      	bne.n	800b770 <netif_issue_reports+0x20>
 800b762:	4b18      	ldr	r3, [pc, #96]	; (800b7c4 <netif_issue_reports+0x74>)
 800b764:	f240 326d 	movw	r2, #877	; 0x36d
 800b768:	4917      	ldr	r1, [pc, #92]	; (800b7c8 <netif_issue_reports+0x78>)
 800b76a:	4818      	ldr	r0, [pc, #96]	; (800b7cc <netif_issue_reports+0x7c>)
 800b76c:	f00b fdbe 	bl	80172ec <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b776:	f003 0304 	and.w	r3, r3, #4
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d01e      	beq.n	800b7bc <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b784:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d017      	beq.n	800b7bc <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b78c:	78fb      	ldrb	r3, [r7, #3]
 800b78e:	f003 0301 	and.w	r3, r3, #1
 800b792:	2b00      	cmp	r3, #0
 800b794:	d013      	beq.n	800b7be <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	3304      	adds	r3, #4
 800b79a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d00e      	beq.n	800b7be <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b7a6:	f003 0308 	and.w	r3, r3, #8
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d007      	beq.n	800b7be <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	3304      	adds	r3, #4
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f009 fc5d 	bl	8015074 <etharp_request>
 800b7ba:	e000      	b.n	800b7be <netif_issue_reports+0x6e>
    return;
 800b7bc:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b7be:	3708      	adds	r7, #8
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}
 800b7c4:	08019c04 	.word	0x08019c04
 800b7c8:	08019da8 	.word	0x08019da8
 800b7cc:	08019c54 	.word	0x08019c54

0800b7d0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d107      	bne.n	800b7ee <netif_set_down+0x1e>
 800b7de:	4b12      	ldr	r3, [pc, #72]	; (800b828 <netif_set_down+0x58>)
 800b7e0:	f240 329b 	movw	r2, #923	; 0x39b
 800b7e4:	4911      	ldr	r1, [pc, #68]	; (800b82c <netif_set_down+0x5c>)
 800b7e6:	4812      	ldr	r0, [pc, #72]	; (800b830 <netif_set_down+0x60>)
 800b7e8:	f00b fd80 	bl	80172ec <iprintf>
 800b7ec:	e019      	b.n	800b822 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b7f4:	f003 0301 	and.w	r3, r3, #1
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d012      	beq.n	800b822 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b802:	f023 0301 	bic.w	r3, r3, #1
 800b806:	b2da      	uxtb	r2, r3
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b814:	f003 0308 	and.w	r3, r3, #8
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f008 ffe3 	bl	80147e8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b822:	3708      	adds	r7, #8
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}
 800b828:	08019c04 	.word	0x08019c04
 800b82c:	08019dcc 	.word	0x08019dcc
 800b830:	08019c54 	.word	0x08019c54

0800b834 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d107      	bne.n	800b852 <netif_set_link_up+0x1e>
 800b842:	4b15      	ldr	r3, [pc, #84]	; (800b898 <netif_set_link_up+0x64>)
 800b844:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800b848:	4914      	ldr	r1, [pc, #80]	; (800b89c <netif_set_link_up+0x68>)
 800b84a:	4815      	ldr	r0, [pc, #84]	; (800b8a0 <netif_set_link_up+0x6c>)
 800b84c:	f00b fd4e 	bl	80172ec <iprintf>
 800b850:	e01e      	b.n	800b890 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b858:	f003 0304 	and.w	r3, r3, #4
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d117      	bne.n	800b890 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b866:	f043 0304 	orr.w	r3, r3, #4
 800b86a:	b2da      	uxtb	r2, r3
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f007 fa28 	bl	8012cc8 <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b878:	2103      	movs	r1, #3
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f7ff ff68 	bl	800b750 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	69db      	ldr	r3, [r3, #28]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d003      	beq.n	800b890 <netif_set_link_up+0x5c>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	69db      	ldr	r3, [r3, #28]
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b890:	3708      	adds	r7, #8
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop
 800b898:	08019c04 	.word	0x08019c04
 800b89c:	08019dec 	.word	0x08019dec
 800b8a0:	08019c54 	.word	0x08019c54

0800b8a4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d107      	bne.n	800b8c2 <netif_set_link_down+0x1e>
 800b8b2:	4b11      	ldr	r3, [pc, #68]	; (800b8f8 <netif_set_link_down+0x54>)
 800b8b4:	f240 4206 	movw	r2, #1030	; 0x406
 800b8b8:	4910      	ldr	r1, [pc, #64]	; (800b8fc <netif_set_link_down+0x58>)
 800b8ba:	4811      	ldr	r0, [pc, #68]	; (800b900 <netif_set_link_down+0x5c>)
 800b8bc:	f00b fd16 	bl	80172ec <iprintf>
 800b8c0:	e017      	b.n	800b8f2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b8c8:	f003 0304 	and.w	r3, r3, #4
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d010      	beq.n	800b8f2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b8d6:	f023 0304 	bic.w	r3, r3, #4
 800b8da:	b2da      	uxtb	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	69db      	ldr	r3, [r3, #28]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d003      	beq.n	800b8f2 <netif_set_link_down+0x4e>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	69db      	ldr	r3, [r3, #28]
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b8f2:	3708      	adds	r7, #8
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	08019c04 	.word	0x08019c04
 800b8fc:	08019e10 	.word	0x08019e10
 800b900:	08019c54 	.word	0x08019c54

0800b904 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d002      	beq.n	800b91a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	683a      	ldr	r2, [r7, #0]
 800b918:	61da      	str	r2, [r3, #28]
  }
}
 800b91a:	bf00      	nop
 800b91c:	370c      	adds	r7, #12
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b926:	b480      	push	{r7}
 800b928:	b085      	sub	sp, #20
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	60f8      	str	r0, [r7, #12]
 800b92e:	60b9      	str	r1, [r7, #8]
 800b930:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b932:	f06f 030b 	mvn.w	r3, #11
}
 800b936:	4618      	mov	r0, r3
 800b938:	3714      	adds	r7, #20
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
	...

0800b944 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b944:	b480      	push	{r7}
 800b946:	b085      	sub	sp, #20
 800b948:	af00      	add	r7, sp, #0
 800b94a:	4603      	mov	r3, r0
 800b94c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d013      	beq.n	800b97c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b954:	4b0d      	ldr	r3, [pc, #52]	; (800b98c <netif_get_by_index+0x48>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	60fb      	str	r3, [r7, #12]
 800b95a:	e00c      	b.n	800b976 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b962:	3301      	adds	r3, #1
 800b964:	b2db      	uxtb	r3, r3
 800b966:	79fa      	ldrb	r2, [r7, #7]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d101      	bne.n	800b970 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	e006      	b.n	800b97e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	60fb      	str	r3, [r7, #12]
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1ef      	bne.n	800b95c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b97c:	2300      	movs	r3, #0
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3714      	adds	r7, #20
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	20012ca0 	.word	0x20012ca0

0800b990 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b082      	sub	sp, #8
 800b994:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b996:	f00a ffe5 	bl	8016964 <sys_arch_protect>
 800b99a:	6038      	str	r0, [r7, #0]
 800b99c:	4b0d      	ldr	r3, [pc, #52]	; (800b9d4 <pbuf_free_ooseq+0x44>)
 800b99e:	2200      	movs	r2, #0
 800b9a0:	701a      	strb	r2, [r3, #0]
 800b9a2:	6838      	ldr	r0, [r7, #0]
 800b9a4:	f00a ffec 	bl	8016980 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b9a8:	4b0b      	ldr	r3, [pc, #44]	; (800b9d8 <pbuf_free_ooseq+0x48>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	607b      	str	r3, [r7, #4]
 800b9ae:	e00a      	b.n	800b9c6 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f002 f981 	bl	800dcc0 <tcp_free_ooseq>
      return;
 800b9be:	e005      	b.n	800b9cc <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	607b      	str	r3, [r7, #4]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1f1      	bne.n	800b9b0 <pbuf_free_ooseq+0x20>
    }
  }
}
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	20012ca8 	.word	0x20012ca8
 800b9d8:	20012cb0 	.word	0x20012cb0

0800b9dc <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800b9e4:	f7ff ffd4 	bl	800b990 <pbuf_free_ooseq>
}
 800b9e8:	bf00      	nop
 800b9ea:	3708      	adds	r7, #8
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800b9f6:	f00a ffb5 	bl	8016964 <sys_arch_protect>
 800b9fa:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800b9fc:	4b0f      	ldr	r3, [pc, #60]	; (800ba3c <pbuf_pool_is_empty+0x4c>)
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800ba02:	4b0e      	ldr	r3, [pc, #56]	; (800ba3c <pbuf_pool_is_empty+0x4c>)
 800ba04:	2201      	movs	r2, #1
 800ba06:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f00a ffb9 	bl	8016980 <sys_arch_unprotect>

  if (!queued) {
 800ba0e:	78fb      	ldrb	r3, [r7, #3]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d10f      	bne.n	800ba34 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ba14:	2100      	movs	r1, #0
 800ba16:	480a      	ldr	r0, [pc, #40]	; (800ba40 <pbuf_pool_is_empty+0x50>)
 800ba18:	f7fe fee0 	bl	800a7dc <tcpip_try_callback>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d008      	beq.n	800ba34 <pbuf_pool_is_empty+0x44>
 800ba22:	f00a ff9f 	bl	8016964 <sys_arch_protect>
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	4b04      	ldr	r3, [pc, #16]	; (800ba3c <pbuf_pool_is_empty+0x4c>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	701a      	strb	r2, [r3, #0]
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f00a ffa6 	bl	8016980 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ba34:	bf00      	nop
 800ba36:	3708      	adds	r7, #8
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}
 800ba3c:	20012ca8 	.word	0x20012ca8
 800ba40:	0800b9dd 	.word	0x0800b9dd

0800ba44 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800ba44:	b480      	push	{r7}
 800ba46:	b085      	sub	sp, #20
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	60f8      	str	r0, [r7, #12]
 800ba4c:	60b9      	str	r1, [r7, #8]
 800ba4e:	4611      	mov	r1, r2
 800ba50:	461a      	mov	r2, r3
 800ba52:	460b      	mov	r3, r1
 800ba54:	80fb      	strh	r3, [r7, #6]
 800ba56:	4613      	mov	r3, r2
 800ba58:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	68ba      	ldr	r2, [r7, #8]
 800ba64:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	88fa      	ldrh	r2, [r7, #6]
 800ba6a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	88ba      	ldrh	r2, [r7, #4]
 800ba70:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800ba72:	8b3b      	ldrh	r3, [r7, #24]
 800ba74:	b2da      	uxtb	r2, r3
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	7f3a      	ldrb	r2, [r7, #28]
 800ba7e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2201      	movs	r2, #1
 800ba84:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	73da      	strb	r2, [r3, #15]
}
 800ba8c:	bf00      	nop
 800ba8e:	3714      	adds	r7, #20
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr

0800ba98 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b08c      	sub	sp, #48	; 0x30
 800ba9c:	af02      	add	r7, sp, #8
 800ba9e:	4603      	mov	r3, r0
 800baa0:	71fb      	strb	r3, [r7, #7]
 800baa2:	460b      	mov	r3, r1
 800baa4:	80bb      	strh	r3, [r7, #4]
 800baa6:	4613      	mov	r3, r2
 800baa8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800baaa:	79fb      	ldrb	r3, [r7, #7]
 800baac:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800baae:	887b      	ldrh	r3, [r7, #2]
 800bab0:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800bab4:	d07f      	beq.n	800bbb6 <pbuf_alloc+0x11e>
 800bab6:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800baba:	f300 80c8 	bgt.w	800bc4e <pbuf_alloc+0x1b6>
 800babe:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800bac2:	d010      	beq.n	800bae6 <pbuf_alloc+0x4e>
 800bac4:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800bac8:	f300 80c1 	bgt.w	800bc4e <pbuf_alloc+0x1b6>
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d002      	beq.n	800bad6 <pbuf_alloc+0x3e>
 800bad0:	2b41      	cmp	r3, #65	; 0x41
 800bad2:	f040 80bc 	bne.w	800bc4e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800bad6:	887a      	ldrh	r2, [r7, #2]
 800bad8:	88bb      	ldrh	r3, [r7, #4]
 800bada:	4619      	mov	r1, r3
 800badc:	2000      	movs	r0, #0
 800bade:	f000 f8d1 	bl	800bc84 <pbuf_alloc_reference>
 800bae2:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800bae4:	e0bd      	b.n	800bc62 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800bae6:	2300      	movs	r3, #0
 800bae8:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800baea:	2300      	movs	r3, #0
 800baec:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800baee:	88bb      	ldrh	r3, [r7, #4]
 800baf0:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800baf2:	200c      	movs	r0, #12
 800baf4:	f7ff fbb2 	bl	800b25c <memp_malloc>
 800baf8:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800bafa:	693b      	ldr	r3, [r7, #16]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d109      	bne.n	800bb14 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800bb00:	f7ff ff76 	bl	800b9f0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800bb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d002      	beq.n	800bb10 <pbuf_alloc+0x78>
            pbuf_free(p);
 800bb0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb0c:	f000 faa8 	bl	800c060 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800bb10:	2300      	movs	r3, #0
 800bb12:	e0a7      	b.n	800bc64 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800bb14:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bb16:	3303      	adds	r3, #3
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	f023 0303 	bic.w	r3, r3, #3
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800bb24:	b29b      	uxth	r3, r3
 800bb26:	8b7a      	ldrh	r2, [r7, #26]
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	bf28      	it	cs
 800bb2c:	4613      	movcs	r3, r2
 800bb2e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800bb30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bb32:	3310      	adds	r3, #16
 800bb34:	693a      	ldr	r2, [r7, #16]
 800bb36:	4413      	add	r3, r2
 800bb38:	3303      	adds	r3, #3
 800bb3a:	f023 0303 	bic.w	r3, r3, #3
 800bb3e:	4618      	mov	r0, r3
 800bb40:	89f9      	ldrh	r1, [r7, #14]
 800bb42:	8b7a      	ldrh	r2, [r7, #26]
 800bb44:	2300      	movs	r3, #0
 800bb46:	9301      	str	r3, [sp, #4]
 800bb48:	887b      	ldrh	r3, [r7, #2]
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	4601      	mov	r1, r0
 800bb50:	6938      	ldr	r0, [r7, #16]
 800bb52:	f7ff ff77 	bl	800ba44 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	f003 0303 	and.w	r3, r3, #3
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d006      	beq.n	800bb70 <pbuf_alloc+0xd8>
 800bb62:	4b42      	ldr	r3, [pc, #264]	; (800bc6c <pbuf_alloc+0x1d4>)
 800bb64:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb68:	4941      	ldr	r1, [pc, #260]	; (800bc70 <pbuf_alloc+0x1d8>)
 800bb6a:	4842      	ldr	r0, [pc, #264]	; (800bc74 <pbuf_alloc+0x1dc>)
 800bb6c:	f00b fbbe 	bl	80172ec <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800bb70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bb72:	3303      	adds	r3, #3
 800bb74:	f023 0303 	bic.w	r3, r3, #3
 800bb78:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800bb7c:	d106      	bne.n	800bb8c <pbuf_alloc+0xf4>
 800bb7e:	4b3b      	ldr	r3, [pc, #236]	; (800bc6c <pbuf_alloc+0x1d4>)
 800bb80:	f44f 7281 	mov.w	r2, #258	; 0x102
 800bb84:	493c      	ldr	r1, [pc, #240]	; (800bc78 <pbuf_alloc+0x1e0>)
 800bb86:	483b      	ldr	r0, [pc, #236]	; (800bc74 <pbuf_alloc+0x1dc>)
 800bb88:	f00b fbb0 	bl	80172ec <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d102      	bne.n	800bb98 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	627b      	str	r3, [r7, #36]	; 0x24
 800bb96:	e002      	b.n	800bb9e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800bb98:	69fb      	ldr	r3, [r7, #28]
 800bb9a:	693a      	ldr	r2, [r7, #16]
 800bb9c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800bba2:	8b7a      	ldrh	r2, [r7, #26]
 800bba4:	89fb      	ldrh	r3, [r7, #14]
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800bbae:	8b7b      	ldrh	r3, [r7, #26]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d19e      	bne.n	800baf2 <pbuf_alloc+0x5a>
      break;
 800bbb4:	e055      	b.n	800bc62 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800bbb6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bbb8:	3303      	adds	r3, #3
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	f023 0303 	bic.w	r3, r3, #3
 800bbc0:	b29a      	uxth	r2, r3
 800bbc2:	88bb      	ldrh	r3, [r7, #4]
 800bbc4:	3303      	adds	r3, #3
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	f023 0303 	bic.w	r3, r3, #3
 800bbcc:	b29b      	uxth	r3, r3
 800bbce:	4413      	add	r3, r2
 800bbd0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800bbd2:	8b3b      	ldrh	r3, [r7, #24]
 800bbd4:	3310      	adds	r3, #16
 800bbd6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bbd8:	8b3a      	ldrh	r2, [r7, #24]
 800bbda:	88bb      	ldrh	r3, [r7, #4]
 800bbdc:	3303      	adds	r3, #3
 800bbde:	f023 0303 	bic.w	r3, r3, #3
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d306      	bcc.n	800bbf4 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800bbe6:	8afa      	ldrh	r2, [r7, #22]
 800bbe8:	88bb      	ldrh	r3, [r7, #4]
 800bbea:	3303      	adds	r3, #3
 800bbec:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d201      	bcs.n	800bbf8 <pbuf_alloc+0x160>
        return NULL;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	e035      	b.n	800bc64 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800bbf8:	8afb      	ldrh	r3, [r7, #22]
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f7ff f9ac 	bl	800af58 <mem_malloc>
 800bc00:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800bc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d101      	bne.n	800bc0c <pbuf_alloc+0x174>
        return NULL;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	e02b      	b.n	800bc64 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800bc0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bc0e:	3310      	adds	r3, #16
 800bc10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc12:	4413      	add	r3, r2
 800bc14:	3303      	adds	r3, #3
 800bc16:	f023 0303 	bic.w	r3, r3, #3
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	88b9      	ldrh	r1, [r7, #4]
 800bc1e:	88ba      	ldrh	r2, [r7, #4]
 800bc20:	2300      	movs	r3, #0
 800bc22:	9301      	str	r3, [sp, #4]
 800bc24:	887b      	ldrh	r3, [r7, #2]
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	460b      	mov	r3, r1
 800bc2a:	4601      	mov	r1, r0
 800bc2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc2e:	f7ff ff09 	bl	800ba44 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800bc32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc34:	685b      	ldr	r3, [r3, #4]
 800bc36:	f003 0303 	and.w	r3, r3, #3
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d010      	beq.n	800bc60 <pbuf_alloc+0x1c8>
 800bc3e:	4b0b      	ldr	r3, [pc, #44]	; (800bc6c <pbuf_alloc+0x1d4>)
 800bc40:	f44f 7291 	mov.w	r2, #290	; 0x122
 800bc44:	490d      	ldr	r1, [pc, #52]	; (800bc7c <pbuf_alloc+0x1e4>)
 800bc46:	480b      	ldr	r0, [pc, #44]	; (800bc74 <pbuf_alloc+0x1dc>)
 800bc48:	f00b fb50 	bl	80172ec <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800bc4c:	e008      	b.n	800bc60 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bc4e:	4b07      	ldr	r3, [pc, #28]	; (800bc6c <pbuf_alloc+0x1d4>)
 800bc50:	f240 1227 	movw	r2, #295	; 0x127
 800bc54:	490a      	ldr	r1, [pc, #40]	; (800bc80 <pbuf_alloc+0x1e8>)
 800bc56:	4807      	ldr	r0, [pc, #28]	; (800bc74 <pbuf_alloc+0x1dc>)
 800bc58:	f00b fb48 	bl	80172ec <iprintf>
      return NULL;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	e001      	b.n	800bc64 <pbuf_alloc+0x1cc>
      break;
 800bc60:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800bc62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3728      	adds	r7, #40	; 0x28
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}
 800bc6c:	08019e34 	.word	0x08019e34
 800bc70:	08019e64 	.word	0x08019e64
 800bc74:	08019e94 	.word	0x08019e94
 800bc78:	08019ebc 	.word	0x08019ebc
 800bc7c:	08019ef0 	.word	0x08019ef0
 800bc80:	08019f1c 	.word	0x08019f1c

0800bc84 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b086      	sub	sp, #24
 800bc88:	af02      	add	r7, sp, #8
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	807b      	strh	r3, [r7, #2]
 800bc90:	4613      	mov	r3, r2
 800bc92:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800bc94:	883b      	ldrh	r3, [r7, #0]
 800bc96:	2b41      	cmp	r3, #65	; 0x41
 800bc98:	d009      	beq.n	800bcae <pbuf_alloc_reference+0x2a>
 800bc9a:	883b      	ldrh	r3, [r7, #0]
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d006      	beq.n	800bcae <pbuf_alloc_reference+0x2a>
 800bca0:	4b0f      	ldr	r3, [pc, #60]	; (800bce0 <pbuf_alloc_reference+0x5c>)
 800bca2:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800bca6:	490f      	ldr	r1, [pc, #60]	; (800bce4 <pbuf_alloc_reference+0x60>)
 800bca8:	480f      	ldr	r0, [pc, #60]	; (800bce8 <pbuf_alloc_reference+0x64>)
 800bcaa:	f00b fb1f 	bl	80172ec <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800bcae:	200b      	movs	r0, #11
 800bcb0:	f7ff fad4 	bl	800b25c <memp_malloc>
 800bcb4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d101      	bne.n	800bcc0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	e00b      	b.n	800bcd8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800bcc0:	8879      	ldrh	r1, [r7, #2]
 800bcc2:	887a      	ldrh	r2, [r7, #2]
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	9301      	str	r3, [sp, #4]
 800bcc8:	883b      	ldrh	r3, [r7, #0]
 800bcca:	9300      	str	r3, [sp, #0]
 800bccc:	460b      	mov	r3, r1
 800bcce:	6879      	ldr	r1, [r7, #4]
 800bcd0:	68f8      	ldr	r0, [r7, #12]
 800bcd2:	f7ff feb7 	bl	800ba44 <pbuf_init_alloced_pbuf>
  return p;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3710      	adds	r7, #16
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	bd80      	pop	{r7, pc}
 800bce0:	08019e34 	.word	0x08019e34
 800bce4:	08019f38 	.word	0x08019f38
 800bce8:	08019e94 	.word	0x08019e94

0800bcec <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b088      	sub	sp, #32
 800bcf0:	af02      	add	r7, sp, #8
 800bcf2:	607b      	str	r3, [r7, #4]
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	73fb      	strb	r3, [r7, #15]
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	81bb      	strh	r3, [r7, #12]
 800bcfc:	4613      	mov	r3, r2
 800bcfe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800bd00:	7bfb      	ldrb	r3, [r7, #15]
 800bd02:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800bd04:	8a7b      	ldrh	r3, [r7, #18]
 800bd06:	3303      	adds	r3, #3
 800bd08:	f023 0203 	bic.w	r2, r3, #3
 800bd0c:	89bb      	ldrh	r3, [r7, #12]
 800bd0e:	441a      	add	r2, r3
 800bd10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d901      	bls.n	800bd1a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800bd16:	2300      	movs	r3, #0
 800bd18:	e018      	b.n	800bd4c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d007      	beq.n	800bd30 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800bd20:	8a7b      	ldrh	r3, [r7, #18]
 800bd22:	3303      	adds	r3, #3
 800bd24:	f023 0303 	bic.w	r3, r3, #3
 800bd28:	6a3a      	ldr	r2, [r7, #32]
 800bd2a:	4413      	add	r3, r2
 800bd2c:	617b      	str	r3, [r7, #20]
 800bd2e:	e001      	b.n	800bd34 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800bd30:	2300      	movs	r3, #0
 800bd32:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	89b9      	ldrh	r1, [r7, #12]
 800bd38:	89ba      	ldrh	r2, [r7, #12]
 800bd3a:	2302      	movs	r3, #2
 800bd3c:	9301      	str	r3, [sp, #4]
 800bd3e:	897b      	ldrh	r3, [r7, #10]
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	460b      	mov	r3, r1
 800bd44:	6979      	ldr	r1, [r7, #20]
 800bd46:	f7ff fe7d 	bl	800ba44 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800bd4a:	687b      	ldr	r3, [r7, #4]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3718      	adds	r7, #24
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b084      	sub	sp, #16
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d106      	bne.n	800bd74 <pbuf_realloc+0x20>
 800bd66:	4b3a      	ldr	r3, [pc, #232]	; (800be50 <pbuf_realloc+0xfc>)
 800bd68:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800bd6c:	4939      	ldr	r1, [pc, #228]	; (800be54 <pbuf_realloc+0x100>)
 800bd6e:	483a      	ldr	r0, [pc, #232]	; (800be58 <pbuf_realloc+0x104>)
 800bd70:	f00b fabc 	bl	80172ec <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	891b      	ldrh	r3, [r3, #8]
 800bd78:	887a      	ldrh	r2, [r7, #2]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d263      	bcs.n	800be46 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	891a      	ldrh	r2, [r3, #8]
 800bd82:	887b      	ldrh	r3, [r7, #2]
 800bd84:	1ad3      	subs	r3, r2, r3
 800bd86:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800bd88:	887b      	ldrh	r3, [r7, #2]
 800bd8a:	817b      	strh	r3, [r7, #10]
  q = p;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800bd90:	e018      	b.n	800bdc4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	895b      	ldrh	r3, [r3, #10]
 800bd96:	897a      	ldrh	r2, [r7, #10]
 800bd98:	1ad3      	subs	r3, r2, r3
 800bd9a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	891a      	ldrh	r2, [r3, #8]
 800bda0:	893b      	ldrh	r3, [r7, #8]
 800bda2:	1ad3      	subs	r3, r2, r3
 800bda4:	b29a      	uxth	r2, r3
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d106      	bne.n	800bdc4 <pbuf_realloc+0x70>
 800bdb6:	4b26      	ldr	r3, [pc, #152]	; (800be50 <pbuf_realloc+0xfc>)
 800bdb8:	f240 12af 	movw	r2, #431	; 0x1af
 800bdbc:	4927      	ldr	r1, [pc, #156]	; (800be5c <pbuf_realloc+0x108>)
 800bdbe:	4826      	ldr	r0, [pc, #152]	; (800be58 <pbuf_realloc+0x104>)
 800bdc0:	f00b fa94 	bl	80172ec <iprintf>
  while (rem_len > q->len) {
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	895b      	ldrh	r3, [r3, #10]
 800bdc8:	897a      	ldrh	r2, [r7, #10]
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d8e1      	bhi.n	800bd92 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	7b1b      	ldrb	r3, [r3, #12]
 800bdd2:	f003 030f 	and.w	r3, r3, #15
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d121      	bne.n	800be1e <pbuf_realloc+0xca>
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	895b      	ldrh	r3, [r3, #10]
 800bdde:	897a      	ldrh	r2, [r7, #10]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d01c      	beq.n	800be1e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	7b5b      	ldrb	r3, [r3, #13]
 800bde8:	f003 0302 	and.w	r3, r3, #2
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d116      	bne.n	800be1e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	685a      	ldr	r2, [r3, #4]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	1ad3      	subs	r3, r2, r3
 800bdf8:	b29a      	uxth	r2, r3
 800bdfa:	897b      	ldrh	r3, [r7, #10]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	b29b      	uxth	r3, r3
 800be00:	4619      	mov	r1, r3
 800be02:	68f8      	ldr	r0, [r7, #12]
 800be04:	f7fe ff9e 	bl	800ad44 <mem_trim>
 800be08:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d106      	bne.n	800be1e <pbuf_realloc+0xca>
 800be10:	4b0f      	ldr	r3, [pc, #60]	; (800be50 <pbuf_realloc+0xfc>)
 800be12:	f240 12bd 	movw	r2, #445	; 0x1bd
 800be16:	4912      	ldr	r1, [pc, #72]	; (800be60 <pbuf_realloc+0x10c>)
 800be18:	480f      	ldr	r0, [pc, #60]	; (800be58 <pbuf_realloc+0x104>)
 800be1a:	f00b fa67 	bl	80172ec <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	897a      	ldrh	r2, [r7, #10]
 800be22:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	895a      	ldrh	r2, [r3, #10]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d004      	beq.n	800be3e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 f911 	bl	800c060 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	2200      	movs	r2, #0
 800be42:	601a      	str	r2, [r3, #0]
 800be44:	e000      	b.n	800be48 <pbuf_realloc+0xf4>
    return;
 800be46:	bf00      	nop

}
 800be48:	3710      	adds	r7, #16
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	08019e34 	.word	0x08019e34
 800be54:	08019f4c 	.word	0x08019f4c
 800be58:	08019e94 	.word	0x08019e94
 800be5c:	08019f64 	.word	0x08019f64
 800be60:	08019f7c 	.word	0x08019f7c

0800be64 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b086      	sub	sp, #24
 800be68:	af00      	add	r7, sp, #0
 800be6a:	60f8      	str	r0, [r7, #12]
 800be6c:	60b9      	str	r1, [r7, #8]
 800be6e:	4613      	mov	r3, r2
 800be70:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d106      	bne.n	800be86 <pbuf_add_header_impl+0x22>
 800be78:	4b2b      	ldr	r3, [pc, #172]	; (800bf28 <pbuf_add_header_impl+0xc4>)
 800be7a:	f240 12df 	movw	r2, #479	; 0x1df
 800be7e:	492b      	ldr	r1, [pc, #172]	; (800bf2c <pbuf_add_header_impl+0xc8>)
 800be80:	482b      	ldr	r0, [pc, #172]	; (800bf30 <pbuf_add_header_impl+0xcc>)
 800be82:	f00b fa33 	bl	80172ec <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d003      	beq.n	800be94 <pbuf_add_header_impl+0x30>
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be92:	d301      	bcc.n	800be98 <pbuf_add_header_impl+0x34>
    return 1;
 800be94:	2301      	movs	r3, #1
 800be96:	e043      	b.n	800bf20 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d101      	bne.n	800bea2 <pbuf_add_header_impl+0x3e>
    return 0;
 800be9e:	2300      	movs	r3, #0
 800bea0:	e03e      	b.n	800bf20 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	891a      	ldrh	r2, [r3, #8]
 800beaa:	8a7b      	ldrh	r3, [r7, #18]
 800beac:	4413      	add	r3, r2
 800beae:	b29b      	uxth	r3, r3
 800beb0:	8a7a      	ldrh	r2, [r7, #18]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d901      	bls.n	800beba <pbuf_add_header_impl+0x56>
    return 1;
 800beb6:	2301      	movs	r3, #1
 800beb8:	e032      	b.n	800bf20 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	7b1b      	ldrb	r3, [r3, #12]
 800bebe:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800bec0:	8a3b      	ldrh	r3, [r7, #16]
 800bec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d00c      	beq.n	800bee4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	685a      	ldr	r2, [r3, #4]
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	425b      	negs	r3, r3
 800bed2:	4413      	add	r3, r2
 800bed4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	3310      	adds	r3, #16
 800beda:	697a      	ldr	r2, [r7, #20]
 800bedc:	429a      	cmp	r2, r3
 800bede:	d20d      	bcs.n	800befc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800bee0:	2301      	movs	r3, #1
 800bee2:	e01d      	b.n	800bf20 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800bee4:	79fb      	ldrb	r3, [r7, #7]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d006      	beq.n	800bef8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	685a      	ldr	r2, [r3, #4]
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	425b      	negs	r3, r3
 800bef2:	4413      	add	r3, r2
 800bef4:	617b      	str	r3, [r7, #20]
 800bef6:	e001      	b.n	800befc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800bef8:	2301      	movs	r3, #1
 800befa:	e011      	b.n	800bf20 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	895a      	ldrh	r2, [r3, #10]
 800bf06:	8a7b      	ldrh	r3, [r7, #18]
 800bf08:	4413      	add	r3, r2
 800bf0a:	b29a      	uxth	r2, r3
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	891a      	ldrh	r2, [r3, #8]
 800bf14:	8a7b      	ldrh	r3, [r7, #18]
 800bf16:	4413      	add	r3, r2
 800bf18:	b29a      	uxth	r2, r3
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	811a      	strh	r2, [r3, #8]


  return 0;
 800bf1e:	2300      	movs	r3, #0
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3718      	adds	r7, #24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	08019e34 	.word	0x08019e34
 800bf2c:	08019f98 	.word	0x08019f98
 800bf30:	08019e94 	.word	0x08019e94

0800bf34 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b082      	sub	sp, #8
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800bf3e:	2200      	movs	r2, #0
 800bf40:	6839      	ldr	r1, [r7, #0]
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f7ff ff8e 	bl	800be64 <pbuf_add_header_impl>
 800bf48:	4603      	mov	r3, r0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3708      	adds	r7, #8
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
	...

0800bf54 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b084      	sub	sp, #16
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
 800bf5c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d106      	bne.n	800bf72 <pbuf_remove_header+0x1e>
 800bf64:	4b20      	ldr	r3, [pc, #128]	; (800bfe8 <pbuf_remove_header+0x94>)
 800bf66:	f240 224b 	movw	r2, #587	; 0x24b
 800bf6a:	4920      	ldr	r1, [pc, #128]	; (800bfec <pbuf_remove_header+0x98>)
 800bf6c:	4820      	ldr	r0, [pc, #128]	; (800bff0 <pbuf_remove_header+0x9c>)
 800bf6e:	f00b f9bd 	bl	80172ec <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d003      	beq.n	800bf80 <pbuf_remove_header+0x2c>
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf7e:	d301      	bcc.n	800bf84 <pbuf_remove_header+0x30>
    return 1;
 800bf80:	2301      	movs	r3, #1
 800bf82:	e02c      	b.n	800bfde <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d101      	bne.n	800bf8e <pbuf_remove_header+0x3a>
    return 0;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	e027      	b.n	800bfde <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	895b      	ldrh	r3, [r3, #10]
 800bf96:	89fa      	ldrh	r2, [r7, #14]
 800bf98:	429a      	cmp	r2, r3
 800bf9a:	d908      	bls.n	800bfae <pbuf_remove_header+0x5a>
 800bf9c:	4b12      	ldr	r3, [pc, #72]	; (800bfe8 <pbuf_remove_header+0x94>)
 800bf9e:	f240 2255 	movw	r2, #597	; 0x255
 800bfa2:	4914      	ldr	r1, [pc, #80]	; (800bff4 <pbuf_remove_header+0xa0>)
 800bfa4:	4812      	ldr	r0, [pc, #72]	; (800bff0 <pbuf_remove_header+0x9c>)
 800bfa6:	f00b f9a1 	bl	80172ec <iprintf>
 800bfaa:	2301      	movs	r3, #1
 800bfac:	e017      	b.n	800bfde <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	685b      	ldr	r3, [r3, #4]
 800bfb2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	685a      	ldr	r2, [r3, #4]
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	441a      	add	r2, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	895a      	ldrh	r2, [r3, #10]
 800bfc4:	89fb      	ldrh	r3, [r7, #14]
 800bfc6:	1ad3      	subs	r3, r2, r3
 800bfc8:	b29a      	uxth	r2, r3
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	891a      	ldrh	r2, [r3, #8]
 800bfd2:	89fb      	ldrh	r3, [r7, #14]
 800bfd4:	1ad3      	subs	r3, r2, r3
 800bfd6:	b29a      	uxth	r2, r3
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bfdc:	2300      	movs	r3, #0
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3710      	adds	r7, #16
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	08019e34 	.word	0x08019e34
 800bfec:	08019f98 	.word	0x08019f98
 800bff0:	08019e94 	.word	0x08019e94
 800bff4:	08019fa4 	.word	0x08019fa4

0800bff8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b082      	sub	sp, #8
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
 800c000:	460b      	mov	r3, r1
 800c002:	807b      	strh	r3, [r7, #2]
 800c004:	4613      	mov	r3, r2
 800c006:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c008:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	da08      	bge.n	800c022 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c010:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c014:	425b      	negs	r3, r3
 800c016:	4619      	mov	r1, r3
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f7ff ff9b 	bl	800bf54 <pbuf_remove_header>
 800c01e:	4603      	mov	r3, r0
 800c020:	e007      	b.n	800c032 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c022:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c026:	787a      	ldrb	r2, [r7, #1]
 800c028:	4619      	mov	r1, r3
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f7ff ff1a 	bl	800be64 <pbuf_add_header_impl>
 800c030:	4603      	mov	r3, r0
  }
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c03a:	b580      	push	{r7, lr}
 800c03c:	b082      	sub	sp, #8
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
 800c042:	460b      	mov	r3, r1
 800c044:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c046:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c04a:	2201      	movs	r2, #1
 800c04c:	4619      	mov	r1, r3
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f7ff ffd2 	bl	800bff8 <pbuf_header_impl>
 800c054:	4603      	mov	r3, r0
}
 800c056:	4618      	mov	r0, r3
 800c058:	3708      	adds	r7, #8
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
	...

0800c060 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b088      	sub	sp, #32
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d10b      	bne.n	800c086 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d106      	bne.n	800c082 <pbuf_free+0x22>
 800c074:	4b3b      	ldr	r3, [pc, #236]	; (800c164 <pbuf_free+0x104>)
 800c076:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800c07a:	493b      	ldr	r1, [pc, #236]	; (800c168 <pbuf_free+0x108>)
 800c07c:	483b      	ldr	r0, [pc, #236]	; (800c16c <pbuf_free+0x10c>)
 800c07e:	f00b f935 	bl	80172ec <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c082:	2300      	movs	r3, #0
 800c084:	e069      	b.n	800c15a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c086:	2300      	movs	r3, #0
 800c088:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c08a:	e062      	b.n	800c152 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800c08c:	f00a fc6a 	bl	8016964 <sys_arch_protect>
 800c090:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	7b9b      	ldrb	r3, [r3, #14]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d106      	bne.n	800c0a8 <pbuf_free+0x48>
 800c09a:	4b32      	ldr	r3, [pc, #200]	; (800c164 <pbuf_free+0x104>)
 800c09c:	f240 22f1 	movw	r2, #753	; 0x2f1
 800c0a0:	4933      	ldr	r1, [pc, #204]	; (800c170 <pbuf_free+0x110>)
 800c0a2:	4832      	ldr	r0, [pc, #200]	; (800c16c <pbuf_free+0x10c>)
 800c0a4:	f00b f922 	bl	80172ec <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	7b9b      	ldrb	r3, [r3, #14]
 800c0ac:	3b01      	subs	r3, #1
 800c0ae:	b2da      	uxtb	r2, r3
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	739a      	strb	r2, [r3, #14]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	7b9b      	ldrb	r3, [r3, #14]
 800c0b8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800c0ba:	69b8      	ldr	r0, [r7, #24]
 800c0bc:	f00a fc60 	bl	8016980 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c0c0:	7dfb      	ldrb	r3, [r7, #23]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d143      	bne.n	800c14e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	7b1b      	ldrb	r3, [r3, #12]
 800c0d0:	f003 030f 	and.w	r3, r3, #15
 800c0d4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	7b5b      	ldrb	r3, [r3, #13]
 800c0da:	f003 0302 	and.w	r3, r3, #2
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d011      	beq.n	800c106 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	691b      	ldr	r3, [r3, #16]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d106      	bne.n	800c0fc <pbuf_free+0x9c>
 800c0ee:	4b1d      	ldr	r3, [pc, #116]	; (800c164 <pbuf_free+0x104>)
 800c0f0:	f240 22ff 	movw	r2, #767	; 0x2ff
 800c0f4:	491f      	ldr	r1, [pc, #124]	; (800c174 <pbuf_free+0x114>)
 800c0f6:	481d      	ldr	r0, [pc, #116]	; (800c16c <pbuf_free+0x10c>)
 800c0f8:	f00b f8f8 	bl	80172ec <iprintf>
        pc->custom_free_function(p);
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	691b      	ldr	r3, [r3, #16]
 800c100:	6878      	ldr	r0, [r7, #4]
 800c102:	4798      	blx	r3
 800c104:	e01d      	b.n	800c142 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c106:	7bfb      	ldrb	r3, [r7, #15]
 800c108:	2b02      	cmp	r3, #2
 800c10a:	d104      	bne.n	800c116 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800c10c:	6879      	ldr	r1, [r7, #4]
 800c10e:	200c      	movs	r0, #12
 800c110:	f7ff f8f6 	bl	800b300 <memp_free>
 800c114:	e015      	b.n	800c142 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c116:	7bfb      	ldrb	r3, [r7, #15]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d104      	bne.n	800c126 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800c11c:	6879      	ldr	r1, [r7, #4]
 800c11e:	200b      	movs	r0, #11
 800c120:	f7ff f8ee 	bl	800b300 <memp_free>
 800c124:	e00d      	b.n	800c142 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c126:	7bfb      	ldrb	r3, [r7, #15]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d103      	bne.n	800c134 <pbuf_free+0xd4>
          mem_free(p);
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f7fe fd79 	bl	800ac24 <mem_free>
 800c132:	e006      	b.n	800c142 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c134:	4b0b      	ldr	r3, [pc, #44]	; (800c164 <pbuf_free+0x104>)
 800c136:	f240 320f 	movw	r2, #783	; 0x30f
 800c13a:	490f      	ldr	r1, [pc, #60]	; (800c178 <pbuf_free+0x118>)
 800c13c:	480b      	ldr	r0, [pc, #44]	; (800c16c <pbuf_free+0x10c>)
 800c13e:	f00b f8d5 	bl	80172ec <iprintf>
        }
      }
      count++;
 800c142:	7ffb      	ldrb	r3, [r7, #31]
 800c144:	3301      	adds	r3, #1
 800c146:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800c148:	693b      	ldr	r3, [r7, #16]
 800c14a:	607b      	str	r3, [r7, #4]
 800c14c:	e001      	b.n	800c152 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c14e:	2300      	movs	r3, #0
 800c150:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d199      	bne.n	800c08c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c158:	7ffb      	ldrb	r3, [r7, #31]
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3720      	adds	r7, #32
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
 800c162:	bf00      	nop
 800c164:	08019e34 	.word	0x08019e34
 800c168:	08019f98 	.word	0x08019f98
 800c16c:	08019e94 	.word	0x08019e94
 800c170:	08019fc4 	.word	0x08019fc4
 800c174:	08019fdc 	.word	0x08019fdc
 800c178:	0801a000 	.word	0x0801a000

0800c17c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c17c:	b480      	push	{r7}
 800c17e:	b085      	sub	sp, #20
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c184:	2300      	movs	r3, #0
 800c186:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c188:	e005      	b.n	800c196 <pbuf_clen+0x1a>
    ++len;
 800c18a:	89fb      	ldrh	r3, [r7, #14]
 800c18c:	3301      	adds	r3, #1
 800c18e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1f6      	bne.n	800c18a <pbuf_clen+0xe>
  }
  return len;
 800c19c:	89fb      	ldrh	r3, [r7, #14]
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3714      	adds	r7, #20
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr
	...

0800c1ac <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b084      	sub	sp, #16
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d016      	beq.n	800c1e8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c1ba:	f00a fbd3 	bl	8016964 <sys_arch_protect>
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	7b9b      	ldrb	r3, [r3, #14]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	b2da      	uxtb	r2, r3
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	739a      	strb	r2, [r3, #14]
 800c1cc:	68f8      	ldr	r0, [r7, #12]
 800c1ce:	f00a fbd7 	bl	8016980 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	7b9b      	ldrb	r3, [r3, #14]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d106      	bne.n	800c1e8 <pbuf_ref+0x3c>
 800c1da:	4b05      	ldr	r3, [pc, #20]	; (800c1f0 <pbuf_ref+0x44>)
 800c1dc:	f240 3242 	movw	r2, #834	; 0x342
 800c1e0:	4904      	ldr	r1, [pc, #16]	; (800c1f4 <pbuf_ref+0x48>)
 800c1e2:	4805      	ldr	r0, [pc, #20]	; (800c1f8 <pbuf_ref+0x4c>)
 800c1e4:	f00b f882 	bl	80172ec <iprintf>
  }
}
 800c1e8:	bf00      	nop
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	08019e34 	.word	0x08019e34
 800c1f4:	0801a014 	.word	0x0801a014
 800c1f8:	08019e94 	.word	0x08019e94

0800c1fc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d002      	beq.n	800c212 <pbuf_cat+0x16>
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d107      	bne.n	800c222 <pbuf_cat+0x26>
 800c212:	4b20      	ldr	r3, [pc, #128]	; (800c294 <pbuf_cat+0x98>)
 800c214:	f240 3259 	movw	r2, #857	; 0x359
 800c218:	491f      	ldr	r1, [pc, #124]	; (800c298 <pbuf_cat+0x9c>)
 800c21a:	4820      	ldr	r0, [pc, #128]	; (800c29c <pbuf_cat+0xa0>)
 800c21c:	f00b f866 	bl	80172ec <iprintf>
 800c220:	e034      	b.n	800c28c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	60fb      	str	r3, [r7, #12]
 800c226:	e00a      	b.n	800c23e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	891a      	ldrh	r2, [r3, #8]
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	891b      	ldrh	r3, [r3, #8]
 800c230:	4413      	add	r3, r2
 800c232:	b29a      	uxth	r2, r3
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	60fb      	str	r3, [r7, #12]
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1f0      	bne.n	800c228 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	891a      	ldrh	r2, [r3, #8]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	895b      	ldrh	r3, [r3, #10]
 800c24e:	429a      	cmp	r2, r3
 800c250:	d006      	beq.n	800c260 <pbuf_cat+0x64>
 800c252:	4b10      	ldr	r3, [pc, #64]	; (800c294 <pbuf_cat+0x98>)
 800c254:	f240 3262 	movw	r2, #866	; 0x362
 800c258:	4911      	ldr	r1, [pc, #68]	; (800c2a0 <pbuf_cat+0xa4>)
 800c25a:	4810      	ldr	r0, [pc, #64]	; (800c29c <pbuf_cat+0xa0>)
 800c25c:	f00b f846 	bl	80172ec <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d006      	beq.n	800c276 <pbuf_cat+0x7a>
 800c268:	4b0a      	ldr	r3, [pc, #40]	; (800c294 <pbuf_cat+0x98>)
 800c26a:	f240 3263 	movw	r2, #867	; 0x363
 800c26e:	490d      	ldr	r1, [pc, #52]	; (800c2a4 <pbuf_cat+0xa8>)
 800c270:	480a      	ldr	r0, [pc, #40]	; (800c29c <pbuf_cat+0xa0>)
 800c272:	f00b f83b 	bl	80172ec <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	891a      	ldrh	r2, [r3, #8]
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	891b      	ldrh	r3, [r3, #8]
 800c27e:	4413      	add	r3, r2
 800c280:	b29a      	uxth	r2, r3
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	683a      	ldr	r2, [r7, #0]
 800c28a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c28c:	3710      	adds	r7, #16
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}
 800c292:	bf00      	nop
 800c294:	08019e34 	.word	0x08019e34
 800c298:	0801a028 	.word	0x0801a028
 800c29c:	08019e94 	.word	0x08019e94
 800c2a0:	0801a060 	.word	0x0801a060
 800c2a4:	0801a090 	.word	0x0801a090

0800c2a8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800c2b2:	6839      	ldr	r1, [r7, #0]
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f7ff ffa1 	bl	800c1fc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800c2ba:	6838      	ldr	r0, [r7, #0]
 800c2bc:	f7ff ff76 	bl	800c1ac <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800c2c0:	bf00      	nop
 800c2c2:	3708      	adds	r7, #8
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b086      	sub	sp, #24
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
 800c2d0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	617b      	str	r3, [r7, #20]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d008      	beq.n	800c2f2 <pbuf_copy+0x2a>
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d005      	beq.n	800c2f2 <pbuf_copy+0x2a>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	891a      	ldrh	r2, [r3, #8]
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	891b      	ldrh	r3, [r3, #8]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	d209      	bcs.n	800c306 <pbuf_copy+0x3e>
 800c2f2:	4b57      	ldr	r3, [pc, #348]	; (800c450 <pbuf_copy+0x188>)
 800c2f4:	f240 32c9 	movw	r2, #969	; 0x3c9
 800c2f8:	4956      	ldr	r1, [pc, #344]	; (800c454 <pbuf_copy+0x18c>)
 800c2fa:	4857      	ldr	r0, [pc, #348]	; (800c458 <pbuf_copy+0x190>)
 800c2fc:	f00a fff6 	bl	80172ec <iprintf>
 800c300:	f06f 030f 	mvn.w	r3, #15
 800c304:	e09f      	b.n	800c446 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	895b      	ldrh	r3, [r3, #10]
 800c30a:	461a      	mov	r2, r3
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	1ad2      	subs	r2, r2, r3
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	895b      	ldrh	r3, [r3, #10]
 800c314:	4619      	mov	r1, r3
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	1acb      	subs	r3, r1, r3
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d306      	bcc.n	800c32c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	895b      	ldrh	r3, [r3, #10]
 800c322:	461a      	mov	r2, r3
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	1ad3      	subs	r3, r2, r3
 800c328:	60fb      	str	r3, [r7, #12]
 800c32a:	e005      	b.n	800c338 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	895b      	ldrh	r3, [r3, #10]
 800c330:	461a      	mov	r2, r3
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	1ad3      	subs	r3, r2, r3
 800c336:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	685a      	ldr	r2, [r3, #4]
 800c33c:	697b      	ldr	r3, [r7, #20]
 800c33e:	18d0      	adds	r0, r2, r3
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	685a      	ldr	r2, [r3, #4]
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	4413      	add	r3, r2
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	4619      	mov	r1, r3
 800c34c:	f00a fb5a 	bl	8016a04 <memcpy>
    offset_to += len;
 800c350:	697a      	ldr	r2, [r7, #20]
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	4413      	add	r3, r2
 800c356:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800c358:	693a      	ldr	r2, [r7, #16]
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	4413      	add	r3, r2
 800c35e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	895b      	ldrh	r3, [r3, #10]
 800c364:	461a      	mov	r2, r3
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	4293      	cmp	r3, r2
 800c36a:	d906      	bls.n	800c37a <pbuf_copy+0xb2>
 800c36c:	4b38      	ldr	r3, [pc, #224]	; (800c450 <pbuf_copy+0x188>)
 800c36e:	f240 32d9 	movw	r2, #985	; 0x3d9
 800c372:	493a      	ldr	r1, [pc, #232]	; (800c45c <pbuf_copy+0x194>)
 800c374:	4838      	ldr	r0, [pc, #224]	; (800c458 <pbuf_copy+0x190>)
 800c376:	f00a ffb9 	bl	80172ec <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	895b      	ldrh	r3, [r3, #10]
 800c37e:	461a      	mov	r2, r3
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	4293      	cmp	r3, r2
 800c384:	d906      	bls.n	800c394 <pbuf_copy+0xcc>
 800c386:	4b32      	ldr	r3, [pc, #200]	; (800c450 <pbuf_copy+0x188>)
 800c388:	f240 32da 	movw	r2, #986	; 0x3da
 800c38c:	4934      	ldr	r1, [pc, #208]	; (800c460 <pbuf_copy+0x198>)
 800c38e:	4832      	ldr	r0, [pc, #200]	; (800c458 <pbuf_copy+0x190>)
 800c390:	f00a ffac 	bl	80172ec <iprintf>
    if (offset_from >= p_from->len) {
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	895b      	ldrh	r3, [r3, #10]
 800c398:	461a      	mov	r2, r3
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d304      	bcc.n	800c3aa <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	895b      	ldrh	r3, [r3, #10]
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	4293      	cmp	r3, r2
 800c3b4:	d114      	bne.n	800c3e0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d10c      	bne.n	800c3e0 <pbuf_copy+0x118>
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d009      	beq.n	800c3e0 <pbuf_copy+0x118>
 800c3cc:	4b20      	ldr	r3, [pc, #128]	; (800c450 <pbuf_copy+0x188>)
 800c3ce:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800c3d2:	4924      	ldr	r1, [pc, #144]	; (800c464 <pbuf_copy+0x19c>)
 800c3d4:	4820      	ldr	r0, [pc, #128]	; (800c458 <pbuf_copy+0x190>)
 800c3d6:	f00a ff89 	bl	80172ec <iprintf>
 800c3da:	f06f 030f 	mvn.w	r3, #15
 800c3de:	e032      	b.n	800c446 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d013      	beq.n	800c40e <pbuf_copy+0x146>
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	895a      	ldrh	r2, [r3, #10]
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	891b      	ldrh	r3, [r3, #8]
 800c3ee:	429a      	cmp	r2, r3
 800c3f0:	d10d      	bne.n	800c40e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d009      	beq.n	800c40e <pbuf_copy+0x146>
 800c3fa:	4b15      	ldr	r3, [pc, #84]	; (800c450 <pbuf_copy+0x188>)
 800c3fc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800c400:	4919      	ldr	r1, [pc, #100]	; (800c468 <pbuf_copy+0x1a0>)
 800c402:	4815      	ldr	r0, [pc, #84]	; (800c458 <pbuf_copy+0x190>)
 800c404:	f00a ff72 	bl	80172ec <iprintf>
 800c408:	f06f 0305 	mvn.w	r3, #5
 800c40c:	e01b      	b.n	800c446 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d013      	beq.n	800c43c <pbuf_copy+0x174>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	895a      	ldrh	r2, [r3, #10]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	891b      	ldrh	r3, [r3, #8]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d10d      	bne.n	800c43c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d009      	beq.n	800c43c <pbuf_copy+0x174>
 800c428:	4b09      	ldr	r3, [pc, #36]	; (800c450 <pbuf_copy+0x188>)
 800c42a:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800c42e:	490e      	ldr	r1, [pc, #56]	; (800c468 <pbuf_copy+0x1a0>)
 800c430:	4809      	ldr	r0, [pc, #36]	; (800c458 <pbuf_copy+0x190>)
 800c432:	f00a ff5b 	bl	80172ec <iprintf>
 800c436:	f06f 0305 	mvn.w	r3, #5
 800c43a:	e004      	b.n	800c446 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f47f af61 	bne.w	800c306 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c444:	2300      	movs	r3, #0
}
 800c446:	4618      	mov	r0, r3
 800c448:	3718      	adds	r7, #24
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	bf00      	nop
 800c450:	08019e34 	.word	0x08019e34
 800c454:	0801a0dc 	.word	0x0801a0dc
 800c458:	08019e94 	.word	0x08019e94
 800c45c:	0801a10c 	.word	0x0801a10c
 800c460:	0801a124 	.word	0x0801a124
 800c464:	0801a140 	.word	0x0801a140
 800c468:	0801a150 	.word	0x0801a150

0800c46c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b088      	sub	sp, #32
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	4611      	mov	r1, r2
 800c478:	461a      	mov	r2, r3
 800c47a:	460b      	mov	r3, r1
 800c47c:	80fb      	strh	r3, [r7, #6]
 800c47e:	4613      	mov	r3, r2
 800c480:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800c482:	2300      	movs	r3, #0
 800c484:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800c486:	2300      	movs	r3, #0
 800c488:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d108      	bne.n	800c4a2 <pbuf_copy_partial+0x36>
 800c490:	4b2b      	ldr	r3, [pc, #172]	; (800c540 <pbuf_copy_partial+0xd4>)
 800c492:	f240 420a 	movw	r2, #1034	; 0x40a
 800c496:	492b      	ldr	r1, [pc, #172]	; (800c544 <pbuf_copy_partial+0xd8>)
 800c498:	482b      	ldr	r0, [pc, #172]	; (800c548 <pbuf_copy_partial+0xdc>)
 800c49a:	f00a ff27 	bl	80172ec <iprintf>
 800c49e:	2300      	movs	r3, #0
 800c4a0:	e04a      	b.n	800c538 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d108      	bne.n	800c4ba <pbuf_copy_partial+0x4e>
 800c4a8:	4b25      	ldr	r3, [pc, #148]	; (800c540 <pbuf_copy_partial+0xd4>)
 800c4aa:	f240 420b 	movw	r2, #1035	; 0x40b
 800c4ae:	4927      	ldr	r1, [pc, #156]	; (800c54c <pbuf_copy_partial+0xe0>)
 800c4b0:	4825      	ldr	r0, [pc, #148]	; (800c548 <pbuf_copy_partial+0xdc>)
 800c4b2:	f00a ff1b 	bl	80172ec <iprintf>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	e03e      	b.n	800c538 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	61fb      	str	r3, [r7, #28]
 800c4be:	e034      	b.n	800c52a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800c4c0:	88bb      	ldrh	r3, [r7, #4]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <pbuf_copy_partial+0x70>
 800c4c6:	69fb      	ldr	r3, [r7, #28]
 800c4c8:	895b      	ldrh	r3, [r3, #10]
 800c4ca:	88ba      	ldrh	r2, [r7, #4]
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d305      	bcc.n	800c4dc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800c4d0:	69fb      	ldr	r3, [r7, #28]
 800c4d2:	895b      	ldrh	r3, [r3, #10]
 800c4d4:	88ba      	ldrh	r2, [r7, #4]
 800c4d6:	1ad3      	subs	r3, r2, r3
 800c4d8:	80bb      	strh	r3, [r7, #4]
 800c4da:	e023      	b.n	800c524 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	895a      	ldrh	r2, [r3, #10]
 800c4e0:	88bb      	ldrh	r3, [r7, #4]
 800c4e2:	1ad3      	subs	r3, r2, r3
 800c4e4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800c4e6:	8b3a      	ldrh	r2, [r7, #24]
 800c4e8:	88fb      	ldrh	r3, [r7, #6]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	d901      	bls.n	800c4f2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800c4ee:	88fb      	ldrh	r3, [r7, #6]
 800c4f0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c4f2:	8b7b      	ldrh	r3, [r7, #26]
 800c4f4:	68ba      	ldr	r2, [r7, #8]
 800c4f6:	18d0      	adds	r0, r2, r3
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	88bb      	ldrh	r3, [r7, #4]
 800c4fe:	4413      	add	r3, r2
 800c500:	8b3a      	ldrh	r2, [r7, #24]
 800c502:	4619      	mov	r1, r3
 800c504:	f00a fa7e 	bl	8016a04 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c508:	8afa      	ldrh	r2, [r7, #22]
 800c50a:	8b3b      	ldrh	r3, [r7, #24]
 800c50c:	4413      	add	r3, r2
 800c50e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800c510:	8b7a      	ldrh	r2, [r7, #26]
 800c512:	8b3b      	ldrh	r3, [r7, #24]
 800c514:	4413      	add	r3, r2
 800c516:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800c518:	88fa      	ldrh	r2, [r7, #6]
 800c51a:	8b3b      	ldrh	r3, [r7, #24]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800c520:	2300      	movs	r3, #0
 800c522:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	61fb      	str	r3, [r7, #28]
 800c52a:	88fb      	ldrh	r3, [r7, #6]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d002      	beq.n	800c536 <pbuf_copy_partial+0xca>
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1c4      	bne.n	800c4c0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800c536:	8afb      	ldrh	r3, [r7, #22]
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3720      	adds	r7, #32
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}
 800c540:	08019e34 	.word	0x08019e34
 800c544:	0801a17c 	.word	0x0801a17c
 800c548:	08019e94 	.word	0x08019e94
 800c54c:	0801a19c 	.word	0x0801a19c

0800c550 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b084      	sub	sp, #16
 800c554:	af00      	add	r7, sp, #0
 800c556:	4603      	mov	r3, r0
 800c558:	603a      	str	r2, [r7, #0]
 800c55a:	71fb      	strb	r3, [r7, #7]
 800c55c:	460b      	mov	r3, r1
 800c55e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	8919      	ldrh	r1, [r3, #8]
 800c564:	88ba      	ldrh	r2, [r7, #4]
 800c566:	79fb      	ldrb	r3, [r7, #7]
 800c568:	4618      	mov	r0, r3
 800c56a:	f7ff fa95 	bl	800ba98 <pbuf_alloc>
 800c56e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d101      	bne.n	800c57a <pbuf_clone+0x2a>
    return NULL;
 800c576:	2300      	movs	r3, #0
 800c578:	e011      	b.n	800c59e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c57a:	6839      	ldr	r1, [r7, #0]
 800c57c:	68f8      	ldr	r0, [r7, #12]
 800c57e:	f7ff fea3 	bl	800c2c8 <pbuf_copy>
 800c582:	4603      	mov	r3, r0
 800c584:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c586:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d006      	beq.n	800c59c <pbuf_clone+0x4c>
 800c58e:	4b06      	ldr	r3, [pc, #24]	; (800c5a8 <pbuf_clone+0x58>)
 800c590:	f240 5224 	movw	r2, #1316	; 0x524
 800c594:	4905      	ldr	r1, [pc, #20]	; (800c5ac <pbuf_clone+0x5c>)
 800c596:	4806      	ldr	r0, [pc, #24]	; (800c5b0 <pbuf_clone+0x60>)
 800c598:	f00a fea8 	bl	80172ec <iprintf>
  return q;
 800c59c:	68fb      	ldr	r3, [r7, #12]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	08019e34 	.word	0x08019e34
 800c5ac:	0801a2a8 	.word	0x0801a2a8
 800c5b0:	08019e94 	.word	0x08019e94

0800c5b4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c5b8:	f00a feb0 	bl	801731c <rand>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c5ca:	b29a      	uxth	r2, r3
 800c5cc:	4b01      	ldr	r3, [pc, #4]	; (800c5d4 <tcp_init+0x20>)
 800c5ce:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c5d0:	bf00      	nop
 800c5d2:	bd80      	pop	{r7, pc}
 800c5d4:	20000010 	.word	0x20000010

0800c5d8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	7d1b      	ldrb	r3, [r3, #20]
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	d105      	bne.n	800c5f4 <tcp_free+0x1c>
 800c5e8:	4b06      	ldr	r3, [pc, #24]	; (800c604 <tcp_free+0x2c>)
 800c5ea:	22d4      	movs	r2, #212	; 0xd4
 800c5ec:	4906      	ldr	r1, [pc, #24]	; (800c608 <tcp_free+0x30>)
 800c5ee:	4807      	ldr	r0, [pc, #28]	; (800c60c <tcp_free+0x34>)
 800c5f0:	f00a fe7c 	bl	80172ec <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800c5f4:	6879      	ldr	r1, [r7, #4]
 800c5f6:	2001      	movs	r0, #1
 800c5f8:	f7fe fe82 	bl	800b300 <memp_free>
}
 800c5fc:	bf00      	nop
 800c5fe:	3708      	adds	r7, #8
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}
 800c604:	0801a334 	.word	0x0801a334
 800c608:	0801a364 	.word	0x0801a364
 800c60c:	0801a378 	.word	0x0801a378

0800c610 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b082      	sub	sp, #8
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	7d1b      	ldrb	r3, [r3, #20]
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d105      	bne.n	800c62c <tcp_free_listen+0x1c>
 800c620:	4b06      	ldr	r3, [pc, #24]	; (800c63c <tcp_free_listen+0x2c>)
 800c622:	22df      	movs	r2, #223	; 0xdf
 800c624:	4906      	ldr	r1, [pc, #24]	; (800c640 <tcp_free_listen+0x30>)
 800c626:	4807      	ldr	r0, [pc, #28]	; (800c644 <tcp_free_listen+0x34>)
 800c628:	f00a fe60 	bl	80172ec <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800c62c:	6879      	ldr	r1, [r7, #4]
 800c62e:	2002      	movs	r0, #2
 800c630:	f7fe fe66 	bl	800b300 <memp_free>
}
 800c634:	bf00      	nop
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	0801a334 	.word	0x0801a334
 800c640:	0801a3a0 	.word	0x0801a3a0
 800c644:	0801a378 	.word	0x0801a378

0800c648 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800c64c:	f000 fea2 	bl	800d394 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800c650:	4b07      	ldr	r3, [pc, #28]	; (800c670 <tcp_tmr+0x28>)
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	3301      	adds	r3, #1
 800c656:	b2da      	uxtb	r2, r3
 800c658:	4b05      	ldr	r3, [pc, #20]	; (800c670 <tcp_tmr+0x28>)
 800c65a:	701a      	strb	r2, [r3, #0]
 800c65c:	4b04      	ldr	r3, [pc, #16]	; (800c670 <tcp_tmr+0x28>)
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	f003 0301 	and.w	r3, r3, #1
 800c664:	2b00      	cmp	r3, #0
 800c666:	d001      	beq.n	800c66c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800c668:	f000 fb54 	bl	800cd14 <tcp_slowtmr>
  }
}
 800c66c:	bf00      	nop
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	20004b71 	.word	0x20004b71

0800c674 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b084      	sub	sp, #16
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
 800c67c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d105      	bne.n	800c690 <tcp_remove_listener+0x1c>
 800c684:	4b0d      	ldr	r3, [pc, #52]	; (800c6bc <tcp_remove_listener+0x48>)
 800c686:	22ff      	movs	r2, #255	; 0xff
 800c688:	490d      	ldr	r1, [pc, #52]	; (800c6c0 <tcp_remove_listener+0x4c>)
 800c68a:	480e      	ldr	r0, [pc, #56]	; (800c6c4 <tcp_remove_listener+0x50>)
 800c68c:	f00a fe2e 	bl	80172ec <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	60fb      	str	r3, [r7, #12]
 800c694:	e00a      	b.n	800c6ac <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c69a:	683a      	ldr	r2, [r7, #0]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d102      	bne.n	800c6a6 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	68db      	ldr	r3, [r3, #12]
 800c6aa:	60fb      	str	r3, [r7, #12]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d1f1      	bne.n	800c696 <tcp_remove_listener+0x22>
    }
  }
}
 800c6b2:	bf00      	nop
 800c6b4:	bf00      	nop
 800c6b6:	3710      	adds	r7, #16
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}
 800c6bc:	0801a334 	.word	0x0801a334
 800c6c0:	0801a3bc 	.word	0x0801a3bc
 800c6c4:	0801a378 	.word	0x0801a378

0800c6c8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d106      	bne.n	800c6e4 <tcp_listen_closed+0x1c>
 800c6d6:	4b14      	ldr	r3, [pc, #80]	; (800c728 <tcp_listen_closed+0x60>)
 800c6d8:	f240 1211 	movw	r2, #273	; 0x111
 800c6dc:	4913      	ldr	r1, [pc, #76]	; (800c72c <tcp_listen_closed+0x64>)
 800c6de:	4814      	ldr	r0, [pc, #80]	; (800c730 <tcp_listen_closed+0x68>)
 800c6e0:	f00a fe04 	bl	80172ec <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	7d1b      	ldrb	r3, [r3, #20]
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d006      	beq.n	800c6fa <tcp_listen_closed+0x32>
 800c6ec:	4b0e      	ldr	r3, [pc, #56]	; (800c728 <tcp_listen_closed+0x60>)
 800c6ee:	f44f 7289 	mov.w	r2, #274	; 0x112
 800c6f2:	4910      	ldr	r1, [pc, #64]	; (800c734 <tcp_listen_closed+0x6c>)
 800c6f4:	480e      	ldr	r0, [pc, #56]	; (800c730 <tcp_listen_closed+0x68>)
 800c6f6:	f00a fdf9 	bl	80172ec <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	60fb      	str	r3, [r7, #12]
 800c6fe:	e00b      	b.n	800c718 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c700:	4a0d      	ldr	r2, [pc, #52]	; (800c738 <tcp_listen_closed+0x70>)
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	6879      	ldr	r1, [r7, #4]
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7ff ffb1 	bl	800c674 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	3301      	adds	r3, #1
 800c716:	60fb      	str	r3, [r7, #12]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2b03      	cmp	r3, #3
 800c71c:	d9f0      	bls.n	800c700 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800c71e:	bf00      	nop
 800c720:	bf00      	nop
 800c722:	3710      	adds	r7, #16
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}
 800c728:	0801a334 	.word	0x0801a334
 800c72c:	0801a3e4 	.word	0x0801a3e4
 800c730:	0801a378 	.word	0x0801a378
 800c734:	0801a3f0 	.word	0x0801a3f0
 800c738:	0801c760 	.word	0x0801c760

0800c73c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800c73c:	b5b0      	push	{r4, r5, r7, lr}
 800c73e:	b088      	sub	sp, #32
 800c740:	af04      	add	r7, sp, #16
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	460b      	mov	r3, r1
 800c746:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d106      	bne.n	800c75c <tcp_close_shutdown+0x20>
 800c74e:	4b63      	ldr	r3, [pc, #396]	; (800c8dc <tcp_close_shutdown+0x1a0>)
 800c750:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c754:	4962      	ldr	r1, [pc, #392]	; (800c8e0 <tcp_close_shutdown+0x1a4>)
 800c756:	4863      	ldr	r0, [pc, #396]	; (800c8e4 <tcp_close_shutdown+0x1a8>)
 800c758:	f00a fdc8 	bl	80172ec <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d066      	beq.n	800c830 <tcp_close_shutdown+0xf4>
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	7d1b      	ldrb	r3, [r3, #20]
 800c766:	2b04      	cmp	r3, #4
 800c768:	d003      	beq.n	800c772 <tcp_close_shutdown+0x36>
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	7d1b      	ldrb	r3, [r3, #20]
 800c76e:	2b07      	cmp	r3, #7
 800c770:	d15e      	bne.n	800c830 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c776:	2b00      	cmp	r3, #0
 800c778:	d104      	bne.n	800c784 <tcp_close_shutdown+0x48>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c77e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800c782:	d055      	beq.n	800c830 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	8b5b      	ldrh	r3, [r3, #26]
 800c788:	f003 0310 	and.w	r3, r3, #16
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d106      	bne.n	800c79e <tcp_close_shutdown+0x62>
 800c790:	4b52      	ldr	r3, [pc, #328]	; (800c8dc <tcp_close_shutdown+0x1a0>)
 800c792:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800c796:	4954      	ldr	r1, [pc, #336]	; (800c8e8 <tcp_close_shutdown+0x1ac>)
 800c798:	4852      	ldr	r0, [pc, #328]	; (800c8e4 <tcp_close_shutdown+0x1a8>)
 800c79a:	f00a fda7 	bl	80172ec <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800c7a6:	687d      	ldr	r5, [r7, #4]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	3304      	adds	r3, #4
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	8ad2      	ldrh	r2, [r2, #22]
 800c7b0:	6879      	ldr	r1, [r7, #4]
 800c7b2:	8b09      	ldrh	r1, [r1, #24]
 800c7b4:	9102      	str	r1, [sp, #8]
 800c7b6:	9201      	str	r2, [sp, #4]
 800c7b8:	9300      	str	r3, [sp, #0]
 800c7ba:	462b      	mov	r3, r5
 800c7bc:	4622      	mov	r2, r4
 800c7be:	4601      	mov	r1, r0
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f004 fe8d 	bl	80114e0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f001 f8c6 	bl	800d958 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c7cc:	4b47      	ldr	r3, [pc, #284]	; (800c8ec <tcp_close_shutdown+0x1b0>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	429a      	cmp	r2, r3
 800c7d4:	d105      	bne.n	800c7e2 <tcp_close_shutdown+0xa6>
 800c7d6:	4b45      	ldr	r3, [pc, #276]	; (800c8ec <tcp_close_shutdown+0x1b0>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	68db      	ldr	r3, [r3, #12]
 800c7dc:	4a43      	ldr	r2, [pc, #268]	; (800c8ec <tcp_close_shutdown+0x1b0>)
 800c7de:	6013      	str	r3, [r2, #0]
 800c7e0:	e013      	b.n	800c80a <tcp_close_shutdown+0xce>
 800c7e2:	4b42      	ldr	r3, [pc, #264]	; (800c8ec <tcp_close_shutdown+0x1b0>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	60fb      	str	r3, [r7, #12]
 800c7e8:	e00c      	b.n	800c804 <tcp_close_shutdown+0xc8>
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	68db      	ldr	r3, [r3, #12]
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	429a      	cmp	r2, r3
 800c7f2:	d104      	bne.n	800c7fe <tcp_close_shutdown+0xc2>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	68da      	ldr	r2, [r3, #12]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	60da      	str	r2, [r3, #12]
 800c7fc:	e005      	b.n	800c80a <tcp_close_shutdown+0xce>
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	68db      	ldr	r3, [r3, #12]
 800c802:	60fb      	str	r3, [r7, #12]
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1ef      	bne.n	800c7ea <tcp_close_shutdown+0xae>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	60da      	str	r2, [r3, #12]
 800c810:	4b37      	ldr	r3, [pc, #220]	; (800c8f0 <tcp_close_shutdown+0x1b4>)
 800c812:	2201      	movs	r2, #1
 800c814:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800c816:	4b37      	ldr	r3, [pc, #220]	; (800c8f4 <tcp_close_shutdown+0x1b8>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d102      	bne.n	800c826 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800c820:	f003 fd5a 	bl	80102d8 <tcp_trigger_input_pcb_close>
 800c824:	e002      	b.n	800c82c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f7ff fed6 	bl	800c5d8 <tcp_free>
      }
      return ERR_OK;
 800c82c:	2300      	movs	r3, #0
 800c82e:	e050      	b.n	800c8d2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	7d1b      	ldrb	r3, [r3, #20]
 800c834:	2b02      	cmp	r3, #2
 800c836:	d03b      	beq.n	800c8b0 <tcp_close_shutdown+0x174>
 800c838:	2b02      	cmp	r3, #2
 800c83a:	dc44      	bgt.n	800c8c6 <tcp_close_shutdown+0x18a>
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d002      	beq.n	800c846 <tcp_close_shutdown+0x10a>
 800c840:	2b01      	cmp	r3, #1
 800c842:	d02a      	beq.n	800c89a <tcp_close_shutdown+0x15e>
 800c844:	e03f      	b.n	800c8c6 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	8adb      	ldrh	r3, [r3, #22]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d021      	beq.n	800c892 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c84e:	4b2a      	ldr	r3, [pc, #168]	; (800c8f8 <tcp_close_shutdown+0x1bc>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	687a      	ldr	r2, [r7, #4]
 800c854:	429a      	cmp	r2, r3
 800c856:	d105      	bne.n	800c864 <tcp_close_shutdown+0x128>
 800c858:	4b27      	ldr	r3, [pc, #156]	; (800c8f8 <tcp_close_shutdown+0x1bc>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	68db      	ldr	r3, [r3, #12]
 800c85e:	4a26      	ldr	r2, [pc, #152]	; (800c8f8 <tcp_close_shutdown+0x1bc>)
 800c860:	6013      	str	r3, [r2, #0]
 800c862:	e013      	b.n	800c88c <tcp_close_shutdown+0x150>
 800c864:	4b24      	ldr	r3, [pc, #144]	; (800c8f8 <tcp_close_shutdown+0x1bc>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	60bb      	str	r3, [r7, #8]
 800c86a:	e00c      	b.n	800c886 <tcp_close_shutdown+0x14a>
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	68db      	ldr	r3, [r3, #12]
 800c870:	687a      	ldr	r2, [r7, #4]
 800c872:	429a      	cmp	r2, r3
 800c874:	d104      	bne.n	800c880 <tcp_close_shutdown+0x144>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	68da      	ldr	r2, [r3, #12]
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	60da      	str	r2, [r3, #12]
 800c87e:	e005      	b.n	800c88c <tcp_close_shutdown+0x150>
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	68db      	ldr	r3, [r3, #12]
 800c884:	60bb      	str	r3, [r7, #8]
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d1ef      	bne.n	800c86c <tcp_close_shutdown+0x130>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f7ff fea0 	bl	800c5d8 <tcp_free>
      break;
 800c898:	e01a      	b.n	800c8d0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7ff ff14 	bl	800c6c8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800c8a0:	6879      	ldr	r1, [r7, #4]
 800c8a2:	4816      	ldr	r0, [pc, #88]	; (800c8fc <tcp_close_shutdown+0x1c0>)
 800c8a4:	f001 f8a8 	bl	800d9f8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7ff feb1 	bl	800c610 <tcp_free_listen>
      break;
 800c8ae:	e00f      	b.n	800c8d0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c8b0:	6879      	ldr	r1, [r7, #4]
 800c8b2:	480e      	ldr	r0, [pc, #56]	; (800c8ec <tcp_close_shutdown+0x1b0>)
 800c8b4:	f001 f8a0 	bl	800d9f8 <tcp_pcb_remove>
 800c8b8:	4b0d      	ldr	r3, [pc, #52]	; (800c8f0 <tcp_close_shutdown+0x1b4>)
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f7ff fe8a 	bl	800c5d8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800c8c4:	e004      	b.n	800c8d0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f000 f81a 	bl	800c900 <tcp_close_shutdown_fin>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	e000      	b.n	800c8d2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800c8d0:	2300      	movs	r3, #0
}
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	3710      	adds	r7, #16
 800c8d6:	46bd      	mov	sp, r7
 800c8d8:	bdb0      	pop	{r4, r5, r7, pc}
 800c8da:	bf00      	nop
 800c8dc:	0801a334 	.word	0x0801a334
 800c8e0:	0801a408 	.word	0x0801a408
 800c8e4:	0801a378 	.word	0x0801a378
 800c8e8:	0801a428 	.word	0x0801a428
 800c8ec:	20012cb0 	.word	0x20012cb0
 800c8f0:	20012cac 	.word	0x20012cac
 800c8f4:	20012cc4 	.word	0x20012cc4
 800c8f8:	20012cbc 	.word	0x20012cbc
 800c8fc:	20012cb8 	.word	0x20012cb8

0800c900 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d106      	bne.n	800c91c <tcp_close_shutdown_fin+0x1c>
 800c90e:	4b2e      	ldr	r3, [pc, #184]	; (800c9c8 <tcp_close_shutdown_fin+0xc8>)
 800c910:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800c914:	492d      	ldr	r1, [pc, #180]	; (800c9cc <tcp_close_shutdown_fin+0xcc>)
 800c916:	482e      	ldr	r0, [pc, #184]	; (800c9d0 <tcp_close_shutdown_fin+0xd0>)
 800c918:	f00a fce8 	bl	80172ec <iprintf>

  switch (pcb->state) {
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	7d1b      	ldrb	r3, [r3, #20]
 800c920:	2b07      	cmp	r3, #7
 800c922:	d020      	beq.n	800c966 <tcp_close_shutdown_fin+0x66>
 800c924:	2b07      	cmp	r3, #7
 800c926:	dc2b      	bgt.n	800c980 <tcp_close_shutdown_fin+0x80>
 800c928:	2b03      	cmp	r3, #3
 800c92a:	d002      	beq.n	800c932 <tcp_close_shutdown_fin+0x32>
 800c92c:	2b04      	cmp	r3, #4
 800c92e:	d00d      	beq.n	800c94c <tcp_close_shutdown_fin+0x4c>
 800c930:	e026      	b.n	800c980 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f003 fee2 	bl	80106fc <tcp_send_fin>
 800c938:	4603      	mov	r3, r0
 800c93a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c93c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d11f      	bne.n	800c984 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2205      	movs	r2, #5
 800c948:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c94a:	e01b      	b.n	800c984 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f003 fed5 	bl	80106fc <tcp_send_fin>
 800c952:	4603      	mov	r3, r0
 800c954:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d114      	bne.n	800c988 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2205      	movs	r2, #5
 800c962:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c964:	e010      	b.n	800c988 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f003 fec8 	bl	80106fc <tcp_send_fin>
 800c96c:	4603      	mov	r3, r0
 800c96e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d109      	bne.n	800c98c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2209      	movs	r2, #9
 800c97c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c97e:	e005      	b.n	800c98c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800c980:	2300      	movs	r3, #0
 800c982:	e01c      	b.n	800c9be <tcp_close_shutdown_fin+0xbe>
      break;
 800c984:	bf00      	nop
 800c986:	e002      	b.n	800c98e <tcp_close_shutdown_fin+0x8e>
      break;
 800c988:	bf00      	nop
 800c98a:	e000      	b.n	800c98e <tcp_close_shutdown_fin+0x8e>
      break;
 800c98c:	bf00      	nop
  }

  if (err == ERR_OK) {
 800c98e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d103      	bne.n	800c99e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f003 ffee 	bl	8010978 <tcp_output>
 800c99c:	e00d      	b.n	800c9ba <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800c99e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9a6:	d108      	bne.n	800c9ba <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	8b5b      	ldrh	r3, [r3, #26]
 800c9ac:	f043 0308 	orr.w	r3, r3, #8
 800c9b0:	b29a      	uxth	r2, r3
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	e001      	b.n	800c9be <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800c9ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	0801a334 	.word	0x0801a334
 800c9cc:	0801a3e4 	.word	0x0801a3e4
 800c9d0:	0801a378 	.word	0x0801a378

0800c9d4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b082      	sub	sp, #8
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d109      	bne.n	800c9f6 <tcp_close+0x22>
 800c9e2:	4b0f      	ldr	r3, [pc, #60]	; (800ca20 <tcp_close+0x4c>)
 800c9e4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800c9e8:	490e      	ldr	r1, [pc, #56]	; (800ca24 <tcp_close+0x50>)
 800c9ea:	480f      	ldr	r0, [pc, #60]	; (800ca28 <tcp_close+0x54>)
 800c9ec:	f00a fc7e 	bl	80172ec <iprintf>
 800c9f0:	f06f 030f 	mvn.w	r3, #15
 800c9f4:	e00f      	b.n	800ca16 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	7d1b      	ldrb	r3, [r3, #20]
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d006      	beq.n	800ca0c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	8b5b      	ldrh	r3, [r3, #26]
 800ca02:	f043 0310 	orr.w	r3, r3, #16
 800ca06:	b29a      	uxth	r2, r3
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800ca0c:	2101      	movs	r1, #1
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f7ff fe94 	bl	800c73c <tcp_close_shutdown>
 800ca14:	4603      	mov	r3, r0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3708      	adds	r7, #8
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
 800ca1e:	bf00      	nop
 800ca20:	0801a334 	.word	0x0801a334
 800ca24:	0801a444 	.word	0x0801a444
 800ca28:	0801a378 	.word	0x0801a378

0800ca2c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b08e      	sub	sp, #56	; 0x38
 800ca30:	af04      	add	r7, sp, #16
 800ca32:	6078      	str	r0, [r7, #4]
 800ca34:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d107      	bne.n	800ca4c <tcp_abandon+0x20>
 800ca3c:	4b52      	ldr	r3, [pc, #328]	; (800cb88 <tcp_abandon+0x15c>)
 800ca3e:	f240 223d 	movw	r2, #573	; 0x23d
 800ca42:	4952      	ldr	r1, [pc, #328]	; (800cb8c <tcp_abandon+0x160>)
 800ca44:	4852      	ldr	r0, [pc, #328]	; (800cb90 <tcp_abandon+0x164>)
 800ca46:	f00a fc51 	bl	80172ec <iprintf>
 800ca4a:	e099      	b.n	800cb80 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	7d1b      	ldrb	r3, [r3, #20]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d106      	bne.n	800ca62 <tcp_abandon+0x36>
 800ca54:	4b4c      	ldr	r3, [pc, #304]	; (800cb88 <tcp_abandon+0x15c>)
 800ca56:	f44f 7210 	mov.w	r2, #576	; 0x240
 800ca5a:	494e      	ldr	r1, [pc, #312]	; (800cb94 <tcp_abandon+0x168>)
 800ca5c:	484c      	ldr	r0, [pc, #304]	; (800cb90 <tcp_abandon+0x164>)
 800ca5e:	f00a fc45 	bl	80172ec <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	7d1b      	ldrb	r3, [r3, #20]
 800ca66:	2b0a      	cmp	r3, #10
 800ca68:	d107      	bne.n	800ca7a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800ca6a:	6879      	ldr	r1, [r7, #4]
 800ca6c:	484a      	ldr	r0, [pc, #296]	; (800cb98 <tcp_abandon+0x16c>)
 800ca6e:	f000 ffc3 	bl	800d9f8 <tcp_pcb_remove>
    tcp_free(pcb);
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f7ff fdb0 	bl	800c5d8 <tcp_free>
 800ca78:	e082      	b.n	800cb80 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca86:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca8c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca94:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	691b      	ldr	r3, [r3, #16]
 800ca9a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	7d1b      	ldrb	r3, [r3, #20]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d126      	bne.n	800caf2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	8adb      	ldrh	r3, [r3, #22]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d02e      	beq.n	800cb0a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800caac:	4b3b      	ldr	r3, [pc, #236]	; (800cb9c <tcp_abandon+0x170>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d105      	bne.n	800cac2 <tcp_abandon+0x96>
 800cab6:	4b39      	ldr	r3, [pc, #228]	; (800cb9c <tcp_abandon+0x170>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	68db      	ldr	r3, [r3, #12]
 800cabc:	4a37      	ldr	r2, [pc, #220]	; (800cb9c <tcp_abandon+0x170>)
 800cabe:	6013      	str	r3, [r2, #0]
 800cac0:	e013      	b.n	800caea <tcp_abandon+0xbe>
 800cac2:	4b36      	ldr	r3, [pc, #216]	; (800cb9c <tcp_abandon+0x170>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	61fb      	str	r3, [r7, #28]
 800cac8:	e00c      	b.n	800cae4 <tcp_abandon+0xb8>
 800caca:	69fb      	ldr	r3, [r7, #28]
 800cacc:	68db      	ldr	r3, [r3, #12]
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d104      	bne.n	800cade <tcp_abandon+0xb2>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	68da      	ldr	r2, [r3, #12]
 800cad8:	69fb      	ldr	r3, [r7, #28]
 800cada:	60da      	str	r2, [r3, #12]
 800cadc:	e005      	b.n	800caea <tcp_abandon+0xbe>
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	68db      	ldr	r3, [r3, #12]
 800cae2:	61fb      	str	r3, [r7, #28]
 800cae4:	69fb      	ldr	r3, [r7, #28]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d1ef      	bne.n	800caca <tcp_abandon+0x9e>
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2200      	movs	r2, #0
 800caee:	60da      	str	r2, [r3, #12]
 800caf0:	e00b      	b.n	800cb0a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	8adb      	ldrh	r3, [r3, #22]
 800cafa:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cafc:	6879      	ldr	r1, [r7, #4]
 800cafe:	4828      	ldr	r0, [pc, #160]	; (800cba0 <tcp_abandon+0x174>)
 800cb00:	f000 ff7a 	bl	800d9f8 <tcp_pcb_remove>
 800cb04:	4b27      	ldr	r3, [pc, #156]	; (800cba4 <tcp_abandon+0x178>)
 800cb06:	2201      	movs	r2, #1
 800cb08:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d004      	beq.n	800cb1c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb16:	4618      	mov	r0, r3
 800cb18:	f000 fd1c 	bl	800d554 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d004      	beq.n	800cb2e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f000 fd13 	bl	800d554 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d004      	beq.n	800cb40 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f000 fd0a 	bl	800d554 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800cb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d00e      	beq.n	800cb64 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800cb46:	6879      	ldr	r1, [r7, #4]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	3304      	adds	r3, #4
 800cb4c:	687a      	ldr	r2, [r7, #4]
 800cb4e:	8b12      	ldrh	r2, [r2, #24]
 800cb50:	9202      	str	r2, [sp, #8]
 800cb52:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800cb54:	9201      	str	r2, [sp, #4]
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	460b      	mov	r3, r1
 800cb5a:	697a      	ldr	r2, [r7, #20]
 800cb5c:	69b9      	ldr	r1, [r7, #24]
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f004 fcbe 	bl	80114e0 <tcp_rst>
    }
    last_state = pcb->state;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	7d1b      	ldrb	r3, [r3, #20]
 800cb68:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f7ff fd34 	bl	800c5d8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800cb70:	693b      	ldr	r3, [r7, #16]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d004      	beq.n	800cb80 <tcp_abandon+0x154>
 800cb76:	693b      	ldr	r3, [r7, #16]
 800cb78:	f06f 010c 	mvn.w	r1, #12
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	4798      	blx	r3
  }
}
 800cb80:	3728      	adds	r7, #40	; 0x28
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	0801a334 	.word	0x0801a334
 800cb8c:	0801a478 	.word	0x0801a478
 800cb90:	0801a378 	.word	0x0801a378
 800cb94:	0801a494 	.word	0x0801a494
 800cb98:	20012cc0 	.word	0x20012cc0
 800cb9c:	20012cbc 	.word	0x20012cbc
 800cba0:	20012cb0 	.word	0x20012cb0
 800cba4:	20012cac 	.word	0x20012cac

0800cba8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b082      	sub	sp, #8
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800cbb0:	2101      	movs	r1, #1
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f7ff ff3a 	bl	800ca2c <tcp_abandon>
}
 800cbb8:	bf00      	nop
 800cbba:	3708      	adds	r7, #8
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d106      	bne.n	800cbdc <tcp_update_rcv_ann_wnd+0x1c>
 800cbce:	4b25      	ldr	r3, [pc, #148]	; (800cc64 <tcp_update_rcv_ann_wnd+0xa4>)
 800cbd0:	f240 32a6 	movw	r2, #934	; 0x3a6
 800cbd4:	4924      	ldr	r1, [pc, #144]	; (800cc68 <tcp_update_rcv_ann_wnd+0xa8>)
 800cbd6:	4825      	ldr	r0, [pc, #148]	; (800cc6c <tcp_update_rcv_ann_wnd+0xac>)
 800cbd8:	f00a fb88 	bl	80172ec <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800cbe4:	4413      	add	r3, r2
 800cbe6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800cbf0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800cbf4:	bf28      	it	cs
 800cbf6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800cbfa:	b292      	uxth	r2, r2
 800cbfc:	4413      	add	r3, r2
 800cbfe:	68fa      	ldr	r2, [r7, #12]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	db08      	blt.n	800cc18 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	1ad3      	subs	r3, r2, r3
 800cc16:	e020      	b.n	800cc5a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc20:	1ad3      	subs	r3, r2, r3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	dd03      	ble.n	800cc2e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2200      	movs	r2, #0
 800cc2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cc2c:	e014      	b.n	800cc58 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc36:	1ad3      	subs	r3, r2, r3
 800cc38:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cc40:	d306      	bcc.n	800cc50 <tcp_update_rcv_ann_wnd+0x90>
 800cc42:	4b08      	ldr	r3, [pc, #32]	; (800cc64 <tcp_update_rcv_ann_wnd+0xa4>)
 800cc44:	f240 32b6 	movw	r2, #950	; 0x3b6
 800cc48:	4909      	ldr	r1, [pc, #36]	; (800cc70 <tcp_update_rcv_ann_wnd+0xb0>)
 800cc4a:	4808      	ldr	r0, [pc, #32]	; (800cc6c <tcp_update_rcv_ann_wnd+0xac>)
 800cc4c:	f00a fb4e 	bl	80172ec <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	b29a      	uxth	r2, r3
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800cc58:	2300      	movs	r3, #0
  }
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3710      	adds	r7, #16
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	0801a334 	.word	0x0801a334
 800cc68:	0801a590 	.word	0x0801a590
 800cc6c:	0801a378 	.word	0x0801a378
 800cc70:	0801a5b4 	.word	0x0801a5b4

0800cc74 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b084      	sub	sp, #16
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d107      	bne.n	800cc96 <tcp_recved+0x22>
 800cc86:	4b1f      	ldr	r3, [pc, #124]	; (800cd04 <tcp_recved+0x90>)
 800cc88:	f240 32cf 	movw	r2, #975	; 0x3cf
 800cc8c:	491e      	ldr	r1, [pc, #120]	; (800cd08 <tcp_recved+0x94>)
 800cc8e:	481f      	ldr	r0, [pc, #124]	; (800cd0c <tcp_recved+0x98>)
 800cc90:	f00a fb2c 	bl	80172ec <iprintf>
 800cc94:	e032      	b.n	800ccfc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	7d1b      	ldrb	r3, [r3, #20]
 800cc9a:	2b01      	cmp	r3, #1
 800cc9c:	d106      	bne.n	800ccac <tcp_recved+0x38>
 800cc9e:	4b19      	ldr	r3, [pc, #100]	; (800cd04 <tcp_recved+0x90>)
 800cca0:	f240 32d2 	movw	r2, #978	; 0x3d2
 800cca4:	491a      	ldr	r1, [pc, #104]	; (800cd10 <tcp_recved+0x9c>)
 800cca6:	4819      	ldr	r0, [pc, #100]	; (800cd0c <tcp_recved+0x98>)
 800cca8:	f00a fb20 	bl	80172ec <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ccb0:	887b      	ldrh	r3, [r7, #2]
 800ccb2:	4413      	add	r3, r2
 800ccb4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800ccb6:	89fb      	ldrh	r3, [r7, #14]
 800ccb8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ccbc:	d804      	bhi.n	800ccc8 <tcp_recved+0x54>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ccc2:	89fa      	ldrh	r2, [r7, #14]
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d204      	bcs.n	800ccd2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800ccce:	851a      	strh	r2, [r3, #40]	; 0x28
 800ccd0:	e002      	b.n	800ccd8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	89fa      	ldrh	r2, [r7, #14]
 800ccd6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f7ff ff71 	bl	800cbc0 <tcp_update_rcv_ann_wnd>
 800ccde:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800cce6:	d309      	bcc.n	800ccfc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	8b5b      	ldrh	r3, [r3, #26]
 800ccec:	f043 0302 	orr.w	r3, r3, #2
 800ccf0:	b29a      	uxth	r2, r3
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f003 fe3e 	bl	8010978 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800ccfc:	3710      	adds	r7, #16
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}
 800cd02:	bf00      	nop
 800cd04:	0801a334 	.word	0x0801a334
 800cd08:	0801a5d0 	.word	0x0801a5d0
 800cd0c:	0801a378 	.word	0x0801a378
 800cd10:	0801a5e8 	.word	0x0801a5e8

0800cd14 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800cd14:	b5b0      	push	{r4, r5, r7, lr}
 800cd16:	b090      	sub	sp, #64	; 0x40
 800cd18:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800cd20:	4b94      	ldr	r3, [pc, #592]	; (800cf74 <tcp_slowtmr+0x260>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	3301      	adds	r3, #1
 800cd26:	4a93      	ldr	r2, [pc, #588]	; (800cf74 <tcp_slowtmr+0x260>)
 800cd28:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800cd2a:	4b93      	ldr	r3, [pc, #588]	; (800cf78 <tcp_slowtmr+0x264>)
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	b2da      	uxtb	r2, r3
 800cd32:	4b91      	ldr	r3, [pc, #580]	; (800cf78 <tcp_slowtmr+0x264>)
 800cd34:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800cd36:	2300      	movs	r3, #0
 800cd38:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800cd3a:	4b90      	ldr	r3, [pc, #576]	; (800cf7c <tcp_slowtmr+0x268>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800cd40:	e29d      	b.n	800d27e <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800cd42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd44:	7d1b      	ldrb	r3, [r3, #20]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d106      	bne.n	800cd58 <tcp_slowtmr+0x44>
 800cd4a:	4b8d      	ldr	r3, [pc, #564]	; (800cf80 <tcp_slowtmr+0x26c>)
 800cd4c:	f240 42be 	movw	r2, #1214	; 0x4be
 800cd50:	498c      	ldr	r1, [pc, #560]	; (800cf84 <tcp_slowtmr+0x270>)
 800cd52:	488d      	ldr	r0, [pc, #564]	; (800cf88 <tcp_slowtmr+0x274>)
 800cd54:	f00a faca 	bl	80172ec <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800cd58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd5a:	7d1b      	ldrb	r3, [r3, #20]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d106      	bne.n	800cd6e <tcp_slowtmr+0x5a>
 800cd60:	4b87      	ldr	r3, [pc, #540]	; (800cf80 <tcp_slowtmr+0x26c>)
 800cd62:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800cd66:	4989      	ldr	r1, [pc, #548]	; (800cf8c <tcp_slowtmr+0x278>)
 800cd68:	4887      	ldr	r0, [pc, #540]	; (800cf88 <tcp_slowtmr+0x274>)
 800cd6a:	f00a fabf 	bl	80172ec <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800cd6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd70:	7d1b      	ldrb	r3, [r3, #20]
 800cd72:	2b0a      	cmp	r3, #10
 800cd74:	d106      	bne.n	800cd84 <tcp_slowtmr+0x70>
 800cd76:	4b82      	ldr	r3, [pc, #520]	; (800cf80 <tcp_slowtmr+0x26c>)
 800cd78:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800cd7c:	4984      	ldr	r1, [pc, #528]	; (800cf90 <tcp_slowtmr+0x27c>)
 800cd7e:	4882      	ldr	r0, [pc, #520]	; (800cf88 <tcp_slowtmr+0x274>)
 800cd80:	f00a fab4 	bl	80172ec <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800cd84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd86:	7f9a      	ldrb	r2, [r3, #30]
 800cd88:	4b7b      	ldr	r3, [pc, #492]	; (800cf78 <tcp_slowtmr+0x264>)
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d105      	bne.n	800cd9c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800cd90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd92:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800cd94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd96:	68db      	ldr	r3, [r3, #12]
 800cd98:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800cd9a:	e270      	b.n	800d27e <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 800cd9c:	4b76      	ldr	r3, [pc, #472]	; (800cf78 <tcp_slowtmr+0x264>)
 800cd9e:	781a      	ldrb	r2, [r3, #0]
 800cda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cda2:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800cda4:	2300      	movs	r3, #0
 800cda6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800cdaa:	2300      	movs	r3, #0
 800cdac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800cdb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdb2:	7d1b      	ldrb	r3, [r3, #20]
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d10a      	bne.n	800cdce <tcp_slowtmr+0xba>
 800cdb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cdbe:	2b05      	cmp	r3, #5
 800cdc0:	d905      	bls.n	800cdce <tcp_slowtmr+0xba>
      ++pcb_remove;
 800cdc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cdcc:	e11e      	b.n	800d00c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800cdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdd0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cdd4:	2b0b      	cmp	r3, #11
 800cdd6:	d905      	bls.n	800cde4 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800cdd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cddc:	3301      	adds	r3, #1
 800cdde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cde2:	e113      	b.n	800d00c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800cde4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cde6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d075      	beq.n	800ceda <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800cdee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d006      	beq.n	800ce04 <tcp_slowtmr+0xf0>
 800cdf6:	4b62      	ldr	r3, [pc, #392]	; (800cf80 <tcp_slowtmr+0x26c>)
 800cdf8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800cdfc:	4965      	ldr	r1, [pc, #404]	; (800cf94 <tcp_slowtmr+0x280>)
 800cdfe:	4862      	ldr	r0, [pc, #392]	; (800cf88 <tcp_slowtmr+0x274>)
 800ce00:	f00a fa74 	bl	80172ec <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800ce04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d106      	bne.n	800ce1a <tcp_slowtmr+0x106>
 800ce0c:	4b5c      	ldr	r3, [pc, #368]	; (800cf80 <tcp_slowtmr+0x26c>)
 800ce0e:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800ce12:	4961      	ldr	r1, [pc, #388]	; (800cf98 <tcp_slowtmr+0x284>)
 800ce14:	485c      	ldr	r0, [pc, #368]	; (800cf88 <tcp_slowtmr+0x274>)
 800ce16:	f00a fa69 	bl	80172ec <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800ce1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce1c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800ce20:	2b0b      	cmp	r3, #11
 800ce22:	d905      	bls.n	800ce30 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800ce24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce28:	3301      	adds	r3, #1
 800ce2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ce2e:	e0ed      	b.n	800d00c <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800ce30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce32:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800ce36:	3b01      	subs	r3, #1
 800ce38:	4a58      	ldr	r2, [pc, #352]	; (800cf9c <tcp_slowtmr+0x288>)
 800ce3a:	5cd3      	ldrb	r3, [r2, r3]
 800ce3c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800ce3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce40:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ce44:	7c7a      	ldrb	r2, [r7, #17]
 800ce46:	429a      	cmp	r2, r3
 800ce48:	d907      	bls.n	800ce5a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800ce4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ce50:	3301      	adds	r3, #1
 800ce52:	b2da      	uxtb	r2, r3
 800ce54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce56:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800ce5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce5c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ce60:	7c7a      	ldrb	r2, [r7, #17]
 800ce62:	429a      	cmp	r2, r3
 800ce64:	f200 80d2 	bhi.w	800d00c <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800ce68:	2301      	movs	r3, #1
 800ce6a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800ce6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d108      	bne.n	800ce88 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800ce76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce78:	f004 fc26 	bl	80116c8 <tcp_zero_window_probe>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d014      	beq.n	800ceac <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800ce82:	2300      	movs	r3, #0
 800ce84:	623b      	str	r3, [r7, #32]
 800ce86:	e011      	b.n	800ceac <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800ce88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ce8e:	4619      	mov	r1, r3
 800ce90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce92:	f003 faeb 	bl	801046c <tcp_split_unsent_seg>
 800ce96:	4603      	mov	r3, r0
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d107      	bne.n	800ceac <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800ce9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce9e:	f003 fd6b 	bl	8010978 <tcp_output>
 800cea2:	4603      	mov	r3, r0
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d101      	bne.n	800ceac <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800ceac:	6a3b      	ldr	r3, [r7, #32]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	f000 80ac 	beq.w	800d00c <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800ceb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800cebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cebe:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cec2:	2b06      	cmp	r3, #6
 800cec4:	f200 80a2 	bhi.w	800d00c <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800cec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cece:	3301      	adds	r3, #1
 800ced0:	b2da      	uxtb	r2, r3
 800ced2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ced4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800ced8:	e098      	b.n	800d00c <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800ceda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cedc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	db0f      	blt.n	800cf04 <tcp_slowtmr+0x1f0>
 800cee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cee6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ceea:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d008      	beq.n	800cf04 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800cef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cef8:	b29b      	uxth	r3, r3
 800cefa:	3301      	adds	r3, #1
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	b21a      	sxth	r2, r3
 800cf00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf02:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800cf04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf06:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800cf0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf0c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800cf10:	429a      	cmp	r2, r3
 800cf12:	db7b      	blt.n	800d00c <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800cf14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf16:	f004 f821 	bl	8010f5c <tcp_rexmit_rto_prepare>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d007      	beq.n	800cf30 <tcp_slowtmr+0x21c>
 800cf20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d171      	bne.n	800d00c <tcp_slowtmr+0x2f8>
 800cf28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d06d      	beq.n	800d00c <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800cf30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf32:	7d1b      	ldrb	r3, [r3, #20]
 800cf34:	2b02      	cmp	r3, #2
 800cf36:	d03a      	beq.n	800cfae <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800cf38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cf3e:	2b0c      	cmp	r3, #12
 800cf40:	bf28      	it	cs
 800cf42:	230c      	movcs	r3, #12
 800cf44:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800cf46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf48:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800cf4c:	10db      	asrs	r3, r3, #3
 800cf4e:	b21b      	sxth	r3, r3
 800cf50:	461a      	mov	r2, r3
 800cf52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf54:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800cf58:	4413      	add	r3, r2
 800cf5a:	7efa      	ldrb	r2, [r7, #27]
 800cf5c:	4910      	ldr	r1, [pc, #64]	; (800cfa0 <tcp_slowtmr+0x28c>)
 800cf5e:	5c8a      	ldrb	r2, [r1, r2]
 800cf60:	4093      	lsls	r3, r2
 800cf62:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	dc1a      	bgt.n	800cfa4 <tcp_slowtmr+0x290>
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	b21a      	sxth	r2, r3
 800cf72:	e019      	b.n	800cfa8 <tcp_slowtmr+0x294>
 800cf74:	20012cb4 	.word	0x20012cb4
 800cf78:	20004b72 	.word	0x20004b72
 800cf7c:	20012cb0 	.word	0x20012cb0
 800cf80:	0801a334 	.word	0x0801a334
 800cf84:	0801a678 	.word	0x0801a678
 800cf88:	0801a378 	.word	0x0801a378
 800cf8c:	0801a6a4 	.word	0x0801a6a4
 800cf90:	0801a6d0 	.word	0x0801a6d0
 800cf94:	0801a700 	.word	0x0801a700
 800cf98:	0801a734 	.word	0x0801a734
 800cf9c:	0801c758 	.word	0x0801c758
 800cfa0:	0801c748 	.word	0x0801c748
 800cfa4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800cfa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfaa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800cfae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800cfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800cfba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfbc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	bf28      	it	cs
 800cfc4:	4613      	movcs	r3, r2
 800cfc6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800cfc8:	8a7b      	ldrh	r3, [r7, #18]
 800cfca:	085b      	lsrs	r3, r3, #1
 800cfcc:	b29a      	uxth	r2, r3
 800cfce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfd0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800cfd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfd6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800cfda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfdc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cfde:	005b      	lsls	r3, r3, #1
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	429a      	cmp	r2, r3
 800cfe4:	d206      	bcs.n	800cff4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800cfe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfe8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cfea:	005b      	lsls	r3, r3, #1
 800cfec:	b29a      	uxth	r2, r3
 800cfee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cff0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800cff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cff6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800cffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d000:	2200      	movs	r2, #0
 800d002:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800d006:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d008:	f004 f818 	bl	801103c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800d00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d00e:	7d1b      	ldrb	r3, [r3, #20]
 800d010:	2b06      	cmp	r3, #6
 800d012:	d111      	bne.n	800d038 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800d014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d016:	8b5b      	ldrh	r3, [r3, #26]
 800d018:	f003 0310 	and.w	r3, r3, #16
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d00b      	beq.n	800d038 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d020:	4b9c      	ldr	r3, [pc, #624]	; (800d294 <tcp_slowtmr+0x580>)
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d026:	6a1b      	ldr	r3, [r3, #32]
 800d028:	1ad3      	subs	r3, r2, r3
 800d02a:	2b28      	cmp	r3, #40	; 0x28
 800d02c:	d904      	bls.n	800d038 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800d02e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d032:	3301      	adds	r3, #1
 800d034:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d03a:	7a5b      	ldrb	r3, [r3, #9]
 800d03c:	f003 0308 	and.w	r3, r3, #8
 800d040:	2b00      	cmp	r3, #0
 800d042:	d04a      	beq.n	800d0da <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 800d044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d046:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d048:	2b04      	cmp	r3, #4
 800d04a:	d003      	beq.n	800d054 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800d04c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d04e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800d050:	2b07      	cmp	r3, #7
 800d052:	d142      	bne.n	800d0da <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d054:	4b8f      	ldr	r3, [pc, #572]	; (800d294 <tcp_slowtmr+0x580>)
 800d056:	681a      	ldr	r2, [r3, #0]
 800d058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d05a:	6a1b      	ldr	r3, [r3, #32]
 800d05c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d060:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800d064:	4b8c      	ldr	r3, [pc, #560]	; (800d298 <tcp_slowtmr+0x584>)
 800d066:	440b      	add	r3, r1
 800d068:	498c      	ldr	r1, [pc, #560]	; (800d29c <tcp_slowtmr+0x588>)
 800d06a:	fba1 1303 	umull	r1, r3, r1, r3
 800d06e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d070:	429a      	cmp	r2, r3
 800d072:	d90a      	bls.n	800d08a <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800d074:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d078:	3301      	adds	r3, #1
 800d07a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800d07e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d082:	3301      	adds	r3, #1
 800d084:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d088:	e027      	b.n	800d0da <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d08a:	4b82      	ldr	r3, [pc, #520]	; (800d294 <tcp_slowtmr+0x580>)
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d090:	6a1b      	ldr	r3, [r3, #32]
 800d092:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d096:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800d09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d09c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	4b7f      	ldr	r3, [pc, #508]	; (800d2a0 <tcp_slowtmr+0x58c>)
 800d0a4:	fb03 f300 	mul.w	r3, r3, r0
 800d0a8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d0aa:	497c      	ldr	r1, [pc, #496]	; (800d29c <tcp_slowtmr+0x588>)
 800d0ac:	fba1 1303 	umull	r1, r3, r1, r3
 800d0b0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d0b2:	429a      	cmp	r2, r3
 800d0b4:	d911      	bls.n	800d0da <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 800d0b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d0b8:	f004 fac6 	bl	8011648 <tcp_keepalive>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800d0c2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d107      	bne.n	800d0da <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 800d0ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0cc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	b2da      	uxtb	r2, r3
 800d0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d6:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800d0da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d011      	beq.n	800d106 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d0e2:	4b6c      	ldr	r3, [pc, #432]	; (800d294 <tcp_slowtmr+0x580>)
 800d0e4:	681a      	ldr	r2, [r3, #0]
 800d0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0e8:	6a1b      	ldr	r3, [r3, #32]
 800d0ea:	1ad2      	subs	r2, r2, r3
 800d0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0ee:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	005b      	lsls	r3, r3, #1
 800d0f8:	440b      	add	r3, r1
 800d0fa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d302      	bcc.n	800d106 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800d100:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d102:	f000 fddd 	bl	800dcc0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800d106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d108:	7d1b      	ldrb	r3, [r3, #20]
 800d10a:	2b03      	cmp	r3, #3
 800d10c:	d10b      	bne.n	800d126 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d10e:	4b61      	ldr	r3, [pc, #388]	; (800d294 <tcp_slowtmr+0x580>)
 800d110:	681a      	ldr	r2, [r3, #0]
 800d112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	1ad3      	subs	r3, r2, r3
 800d118:	2b28      	cmp	r3, #40	; 0x28
 800d11a:	d904      	bls.n	800d126 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800d11c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d120:	3301      	adds	r3, #1
 800d122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800d126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d128:	7d1b      	ldrb	r3, [r3, #20]
 800d12a:	2b09      	cmp	r3, #9
 800d12c:	d10b      	bne.n	800d146 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d12e:	4b59      	ldr	r3, [pc, #356]	; (800d294 <tcp_slowtmr+0x580>)
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d134:	6a1b      	ldr	r3, [r3, #32]
 800d136:	1ad3      	subs	r3, r2, r3
 800d138:	2bf0      	cmp	r3, #240	; 0xf0
 800d13a:	d904      	bls.n	800d146 <tcp_slowtmr+0x432>
        ++pcb_remove;
 800d13c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d140:	3301      	adds	r3, #1
 800d142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d146:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d060      	beq.n	800d210 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800d14e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d154:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800d156:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d158:	f000 fbfe 	bl	800d958 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800d15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d010      	beq.n	800d184 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d162:	4b50      	ldr	r3, [pc, #320]	; (800d2a4 <tcp_slowtmr+0x590>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d168:	429a      	cmp	r2, r3
 800d16a:	d106      	bne.n	800d17a <tcp_slowtmr+0x466>
 800d16c:	4b4e      	ldr	r3, [pc, #312]	; (800d2a8 <tcp_slowtmr+0x594>)
 800d16e:	f240 526d 	movw	r2, #1389	; 0x56d
 800d172:	494e      	ldr	r1, [pc, #312]	; (800d2ac <tcp_slowtmr+0x598>)
 800d174:	484e      	ldr	r0, [pc, #312]	; (800d2b0 <tcp_slowtmr+0x59c>)
 800d176:	f00a f8b9 	bl	80172ec <iprintf>
        prev->next = pcb->next;
 800d17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d17c:	68da      	ldr	r2, [r3, #12]
 800d17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d180:	60da      	str	r2, [r3, #12]
 800d182:	e00f      	b.n	800d1a4 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d184:	4b47      	ldr	r3, [pc, #284]	; (800d2a4 <tcp_slowtmr+0x590>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d006      	beq.n	800d19c <tcp_slowtmr+0x488>
 800d18e:	4b46      	ldr	r3, [pc, #280]	; (800d2a8 <tcp_slowtmr+0x594>)
 800d190:	f240 5271 	movw	r2, #1393	; 0x571
 800d194:	4947      	ldr	r1, [pc, #284]	; (800d2b4 <tcp_slowtmr+0x5a0>)
 800d196:	4846      	ldr	r0, [pc, #280]	; (800d2b0 <tcp_slowtmr+0x59c>)
 800d198:	f00a f8a8 	bl	80172ec <iprintf>
        tcp_active_pcbs = pcb->next;
 800d19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d19e:	68db      	ldr	r3, [r3, #12]
 800d1a0:	4a40      	ldr	r2, [pc, #256]	; (800d2a4 <tcp_slowtmr+0x590>)
 800d1a2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800d1a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d013      	beq.n	800d1d4 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d1ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ae:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800d1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1b2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800d1b4:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800d1b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1b8:	3304      	adds	r3, #4
 800d1ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d1bc:	8ad2      	ldrh	r2, [r2, #22]
 800d1be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d1c0:	8b09      	ldrh	r1, [r1, #24]
 800d1c2:	9102      	str	r1, [sp, #8]
 800d1c4:	9201      	str	r2, [sp, #4]
 800d1c6:	9300      	str	r3, [sp, #0]
 800d1c8:	462b      	mov	r3, r5
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	4601      	mov	r1, r0
 800d1ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d1d0:	f004 f986 	bl	80114e0 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800d1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1d6:	691b      	ldr	r3, [r3, #16]
 800d1d8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1dc:	7d1b      	ldrb	r3, [r3, #20]
 800d1de:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d1e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d1e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e6:	68db      	ldr	r3, [r3, #12]
 800d1e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800d1ea:	6838      	ldr	r0, [r7, #0]
 800d1ec:	f7ff f9f4 	bl	800c5d8 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800d1f0:	4b31      	ldr	r3, [pc, #196]	; (800d2b8 <tcp_slowtmr+0x5a4>)
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d004      	beq.n	800d206 <tcp_slowtmr+0x4f2>
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	f06f 010c 	mvn.w	r1, #12
 800d202:	68b8      	ldr	r0, [r7, #8]
 800d204:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d206:	4b2c      	ldr	r3, [pc, #176]	; (800d2b8 <tcp_slowtmr+0x5a4>)
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d037      	beq.n	800d27e <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 800d20e:	e592      	b.n	800cd36 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800d210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d212:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800d214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d216:	68db      	ldr	r3, [r3, #12]
 800d218:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800d21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d21c:	7f1b      	ldrb	r3, [r3, #28]
 800d21e:	3301      	adds	r3, #1
 800d220:	b2da      	uxtb	r2, r3
 800d222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d224:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d228:	7f1a      	ldrb	r2, [r3, #28]
 800d22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d22c:	7f5b      	ldrb	r3, [r3, #29]
 800d22e:	429a      	cmp	r2, r3
 800d230:	d325      	bcc.n	800d27e <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 800d232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d234:	2200      	movs	r2, #0
 800d236:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800d238:	4b1f      	ldr	r3, [pc, #124]	; (800d2b8 <tcp_slowtmr+0x5a4>)
 800d23a:	2200      	movs	r2, #0
 800d23c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d23e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d244:	2b00      	cmp	r3, #0
 800d246:	d00b      	beq.n	800d260 <tcp_slowtmr+0x54c>
 800d248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d24a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d24e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d250:	6912      	ldr	r2, [r2, #16]
 800d252:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d254:	4610      	mov	r0, r2
 800d256:	4798      	blx	r3
 800d258:	4603      	mov	r3, r0
 800d25a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800d25e:	e002      	b.n	800d266 <tcp_slowtmr+0x552>
 800d260:	2300      	movs	r3, #0
 800d262:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800d266:	4b14      	ldr	r3, [pc, #80]	; (800d2b8 <tcp_slowtmr+0x5a4>)
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d000      	beq.n	800d270 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 800d26e:	e562      	b.n	800cd36 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800d270:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800d274:	2b00      	cmp	r3, #0
 800d276:	d102      	bne.n	800d27e <tcp_slowtmr+0x56a>
          tcp_output(prev);
 800d278:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d27a:	f003 fb7d 	bl	8010978 <tcp_output>
  while (pcb != NULL) {
 800d27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d280:	2b00      	cmp	r3, #0
 800d282:	f47f ad5e 	bne.w	800cd42 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800d286:	2300      	movs	r3, #0
 800d288:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800d28a:	4b0c      	ldr	r3, [pc, #48]	; (800d2bc <tcp_slowtmr+0x5a8>)
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800d290:	e069      	b.n	800d366 <tcp_slowtmr+0x652>
 800d292:	bf00      	nop
 800d294:	20012cb4 	.word	0x20012cb4
 800d298:	000a4cb8 	.word	0x000a4cb8
 800d29c:	10624dd3 	.word	0x10624dd3
 800d2a0:	000124f8 	.word	0x000124f8
 800d2a4:	20012cb0 	.word	0x20012cb0
 800d2a8:	0801a334 	.word	0x0801a334
 800d2ac:	0801a76c 	.word	0x0801a76c
 800d2b0:	0801a378 	.word	0x0801a378
 800d2b4:	0801a798 	.word	0x0801a798
 800d2b8:	20012cac 	.word	0x20012cac
 800d2bc:	20012cc0 	.word	0x20012cc0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d2c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2c2:	7d1b      	ldrb	r3, [r3, #20]
 800d2c4:	2b0a      	cmp	r3, #10
 800d2c6:	d006      	beq.n	800d2d6 <tcp_slowtmr+0x5c2>
 800d2c8:	4b2b      	ldr	r3, [pc, #172]	; (800d378 <tcp_slowtmr+0x664>)
 800d2ca:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800d2ce:	492b      	ldr	r1, [pc, #172]	; (800d37c <tcp_slowtmr+0x668>)
 800d2d0:	482b      	ldr	r0, [pc, #172]	; (800d380 <tcp_slowtmr+0x66c>)
 800d2d2:	f00a f80b 	bl	80172ec <iprintf>
    pcb_remove = 0;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d2dc:	4b29      	ldr	r3, [pc, #164]	; (800d384 <tcp_slowtmr+0x670>)
 800d2de:	681a      	ldr	r2, [r3, #0]
 800d2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2e2:	6a1b      	ldr	r3, [r3, #32]
 800d2e4:	1ad3      	subs	r3, r2, r3
 800d2e6:	2bf0      	cmp	r3, #240	; 0xf0
 800d2e8:	d904      	bls.n	800d2f4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800d2ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d2ee:	3301      	adds	r3, #1
 800d2f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d2f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d02f      	beq.n	800d35c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800d2fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d2fe:	f000 fb2b 	bl	800d958 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800d302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d304:	2b00      	cmp	r3, #0
 800d306:	d010      	beq.n	800d32a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d308:	4b1f      	ldr	r3, [pc, #124]	; (800d388 <tcp_slowtmr+0x674>)
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d30e:	429a      	cmp	r2, r3
 800d310:	d106      	bne.n	800d320 <tcp_slowtmr+0x60c>
 800d312:	4b19      	ldr	r3, [pc, #100]	; (800d378 <tcp_slowtmr+0x664>)
 800d314:	f240 52af 	movw	r2, #1455	; 0x5af
 800d318:	491c      	ldr	r1, [pc, #112]	; (800d38c <tcp_slowtmr+0x678>)
 800d31a:	4819      	ldr	r0, [pc, #100]	; (800d380 <tcp_slowtmr+0x66c>)
 800d31c:	f009 ffe6 	bl	80172ec <iprintf>
        prev->next = pcb->next;
 800d320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d322:	68da      	ldr	r2, [r3, #12]
 800d324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d326:	60da      	str	r2, [r3, #12]
 800d328:	e00f      	b.n	800d34a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d32a:	4b17      	ldr	r3, [pc, #92]	; (800d388 <tcp_slowtmr+0x674>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d330:	429a      	cmp	r2, r3
 800d332:	d006      	beq.n	800d342 <tcp_slowtmr+0x62e>
 800d334:	4b10      	ldr	r3, [pc, #64]	; (800d378 <tcp_slowtmr+0x664>)
 800d336:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800d33a:	4915      	ldr	r1, [pc, #84]	; (800d390 <tcp_slowtmr+0x67c>)
 800d33c:	4810      	ldr	r0, [pc, #64]	; (800d380 <tcp_slowtmr+0x66c>)
 800d33e:	f009 ffd5 	bl	80172ec <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d344:	68db      	ldr	r3, [r3, #12]
 800d346:	4a10      	ldr	r2, [pc, #64]	; (800d388 <tcp_slowtmr+0x674>)
 800d348:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800d34a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d34c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800d34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d350:	68db      	ldr	r3, [r3, #12]
 800d352:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800d354:	69f8      	ldr	r0, [r7, #28]
 800d356:	f7ff f93f 	bl	800c5d8 <tcp_free>
 800d35a:	e004      	b.n	800d366 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800d35c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d35e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800d360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800d366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d1a9      	bne.n	800d2c0 <tcp_slowtmr+0x5ac>
    }
  }
}
 800d36c:	bf00      	nop
 800d36e:	bf00      	nop
 800d370:	3730      	adds	r7, #48	; 0x30
 800d372:	46bd      	mov	sp, r7
 800d374:	bdb0      	pop	{r4, r5, r7, pc}
 800d376:	bf00      	nop
 800d378:	0801a334 	.word	0x0801a334
 800d37c:	0801a7c4 	.word	0x0801a7c4
 800d380:	0801a378 	.word	0x0801a378
 800d384:	20012cb4 	.word	0x20012cb4
 800d388:	20012cc0 	.word	0x20012cc0
 800d38c:	0801a7f4 	.word	0x0801a7f4
 800d390:	0801a81c 	.word	0x0801a81c

0800d394 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800d39a:	4b2d      	ldr	r3, [pc, #180]	; (800d450 <tcp_fasttmr+0xbc>)
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	3301      	adds	r3, #1
 800d3a0:	b2da      	uxtb	r2, r3
 800d3a2:	4b2b      	ldr	r3, [pc, #172]	; (800d450 <tcp_fasttmr+0xbc>)
 800d3a4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800d3a6:	4b2b      	ldr	r3, [pc, #172]	; (800d454 <tcp_fasttmr+0xc0>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d3ac:	e048      	b.n	800d440 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	7f9a      	ldrb	r2, [r3, #30]
 800d3b2:	4b27      	ldr	r3, [pc, #156]	; (800d450 <tcp_fasttmr+0xbc>)
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d03f      	beq.n	800d43a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800d3ba:	4b25      	ldr	r3, [pc, #148]	; (800d450 <tcp_fasttmr+0xbc>)
 800d3bc:	781a      	ldrb	r2, [r3, #0]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	8b5b      	ldrh	r3, [r3, #26]
 800d3c6:	f003 0301 	and.w	r3, r3, #1
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d010      	beq.n	800d3f0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	8b5b      	ldrh	r3, [r3, #26]
 800d3d2:	f043 0302 	orr.w	r3, r3, #2
 800d3d6:	b29a      	uxth	r2, r3
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f003 facb 	bl	8010978 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	8b5b      	ldrh	r3, [r3, #26]
 800d3e6:	f023 0303 	bic.w	r3, r3, #3
 800d3ea:	b29a      	uxth	r2, r3
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	8b5b      	ldrh	r3, [r3, #26]
 800d3f4:	f003 0308 	and.w	r3, r3, #8
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d009      	beq.n	800d410 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	8b5b      	ldrh	r3, [r3, #26]
 800d400:	f023 0308 	bic.w	r3, r3, #8
 800d404:	b29a      	uxth	r2, r3
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800d40a:	6878      	ldr	r0, [r7, #4]
 800d40c:	f7ff fa78 	bl	800c900 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	68db      	ldr	r3, [r3, #12]
 800d414:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d00a      	beq.n	800d434 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800d41e:	4b0e      	ldr	r3, [pc, #56]	; (800d458 <tcp_fasttmr+0xc4>)
 800d420:	2200      	movs	r2, #0
 800d422:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 f819 	bl	800d45c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d42a:	4b0b      	ldr	r3, [pc, #44]	; (800d458 <tcp_fasttmr+0xc4>)
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d000      	beq.n	800d434 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800d432:	e7b8      	b.n	800d3a6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	607b      	str	r3, [r7, #4]
 800d438:	e002      	b.n	800d440 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	68db      	ldr	r3, [r3, #12]
 800d43e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d1b3      	bne.n	800d3ae <tcp_fasttmr+0x1a>
    }
  }
}
 800d446:	bf00      	nop
 800d448:	bf00      	nop
 800d44a:	3708      	adds	r7, #8
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	20004b72 	.word	0x20004b72
 800d454:	20012cb0 	.word	0x20012cb0
 800d458:	20012cac 	.word	0x20012cac

0800d45c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800d45c:	b590      	push	{r4, r7, lr}
 800d45e:	b085      	sub	sp, #20
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d109      	bne.n	800d47e <tcp_process_refused_data+0x22>
 800d46a:	4b37      	ldr	r3, [pc, #220]	; (800d548 <tcp_process_refused_data+0xec>)
 800d46c:	f240 6209 	movw	r2, #1545	; 0x609
 800d470:	4936      	ldr	r1, [pc, #216]	; (800d54c <tcp_process_refused_data+0xf0>)
 800d472:	4837      	ldr	r0, [pc, #220]	; (800d550 <tcp_process_refused_data+0xf4>)
 800d474:	f009 ff3a 	bl	80172ec <iprintf>
 800d478:	f06f 030f 	mvn.w	r3, #15
 800d47c:	e060      	b.n	800d540 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d482:	7b5b      	ldrb	r3, [r3, #13]
 800d484:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d48a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2200      	movs	r2, #0
 800d490:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00b      	beq.n	800d4b4 <tcp_process_refused_data+0x58>
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6918      	ldr	r0, [r3, #16]
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	68ba      	ldr	r2, [r7, #8]
 800d4aa:	6879      	ldr	r1, [r7, #4]
 800d4ac:	47a0      	blx	r4
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	73fb      	strb	r3, [r7, #15]
 800d4b2:	e007      	b.n	800d4c4 <tcp_process_refused_data+0x68>
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	68ba      	ldr	r2, [r7, #8]
 800d4b8:	6879      	ldr	r1, [r7, #4]
 800d4ba:	2000      	movs	r0, #0
 800d4bc:	f000 f8a4 	bl	800d608 <tcp_recv_null>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d4c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d12a      	bne.n	800d522 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800d4cc:	7bbb      	ldrb	r3, [r7, #14]
 800d4ce:	f003 0320 	and.w	r3, r3, #32
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d033      	beq.n	800d53e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d4da:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d4de:	d005      	beq.n	800d4ec <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	b29a      	uxth	r2, r3
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00b      	beq.n	800d50e <tcp_process_refused_data+0xb2>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	6918      	ldr	r0, [r3, #16]
 800d500:	2300      	movs	r3, #0
 800d502:	2200      	movs	r2, #0
 800d504:	6879      	ldr	r1, [r7, #4]
 800d506:	47a0      	blx	r4
 800d508:	4603      	mov	r3, r0
 800d50a:	73fb      	strb	r3, [r7, #15]
 800d50c:	e001      	b.n	800d512 <tcp_process_refused_data+0xb6>
 800d50e:	2300      	movs	r3, #0
 800d510:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800d512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d516:	f113 0f0d 	cmn.w	r3, #13
 800d51a:	d110      	bne.n	800d53e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800d51c:	f06f 030c 	mvn.w	r3, #12
 800d520:	e00e      	b.n	800d540 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800d522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d526:	f113 0f0d 	cmn.w	r3, #13
 800d52a:	d102      	bne.n	800d532 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800d52c:	f06f 030c 	mvn.w	r3, #12
 800d530:	e006      	b.n	800d540 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	68ba      	ldr	r2, [r7, #8]
 800d536:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800d538:	f06f 0304 	mvn.w	r3, #4
 800d53c:	e000      	b.n	800d540 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800d53e:	2300      	movs	r3, #0
}
 800d540:	4618      	mov	r0, r3
 800d542:	3714      	adds	r7, #20
 800d544:	46bd      	mov	sp, r7
 800d546:	bd90      	pop	{r4, r7, pc}
 800d548:	0801a334 	.word	0x0801a334
 800d54c:	0801a844 	.word	0x0801a844
 800d550:	0801a378 	.word	0x0801a378

0800d554 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800d55c:	e007      	b.n	800d56e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f000 f80a 	bl	800d57e <tcp_seg_free>
    seg = next;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d1f4      	bne.n	800d55e <tcp_segs_free+0xa>
  }
}
 800d574:	bf00      	nop
 800d576:	bf00      	nop
 800d578:	3710      	adds	r7, #16
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800d57e:	b580      	push	{r7, lr}
 800d580:	b082      	sub	sp, #8
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d00c      	beq.n	800d5a6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	685b      	ldr	r3, [r3, #4]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d004      	beq.n	800d59e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	685b      	ldr	r3, [r3, #4]
 800d598:	4618      	mov	r0, r3
 800d59a:	f7fe fd61 	bl	800c060 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800d59e:	6879      	ldr	r1, [r7, #4]
 800d5a0:	2003      	movs	r0, #3
 800d5a2:	f7fd fead 	bl	800b300 <memp_free>
  }
}
 800d5a6:	bf00      	nop
 800d5a8:	3708      	adds	r7, #8
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}
	...

0800d5b0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d106      	bne.n	800d5cc <tcp_seg_copy+0x1c>
 800d5be:	4b0f      	ldr	r3, [pc, #60]	; (800d5fc <tcp_seg_copy+0x4c>)
 800d5c0:	f240 6282 	movw	r2, #1666	; 0x682
 800d5c4:	490e      	ldr	r1, [pc, #56]	; (800d600 <tcp_seg_copy+0x50>)
 800d5c6:	480f      	ldr	r0, [pc, #60]	; (800d604 <tcp_seg_copy+0x54>)
 800d5c8:	f009 fe90 	bl	80172ec <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800d5cc:	2003      	movs	r0, #3
 800d5ce:	f7fd fe45 	bl	800b25c <memp_malloc>
 800d5d2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d101      	bne.n	800d5de <tcp_seg_copy+0x2e>
    return NULL;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	e00a      	b.n	800d5f4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800d5de:	2210      	movs	r2, #16
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	68f8      	ldr	r0, [r7, #12]
 800d5e4:	f009 fa0e 	bl	8016a04 <memcpy>
  pbuf_ref(cseg->p);
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	685b      	ldr	r3, [r3, #4]
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f7fe fddd 	bl	800c1ac <pbuf_ref>
  return cseg;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3710      	adds	r7, #16
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}
 800d5fc:	0801a334 	.word	0x0801a334
 800d600:	0801a888 	.word	0x0801a888
 800d604:	0801a378 	.word	0x0801a378

0800d608 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b084      	sub	sp, #16
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	60f8      	str	r0, [r7, #12]
 800d610:	60b9      	str	r1, [r7, #8]
 800d612:	607a      	str	r2, [r7, #4]
 800d614:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d109      	bne.n	800d630 <tcp_recv_null+0x28>
 800d61c:	4b12      	ldr	r3, [pc, #72]	; (800d668 <tcp_recv_null+0x60>)
 800d61e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800d622:	4912      	ldr	r1, [pc, #72]	; (800d66c <tcp_recv_null+0x64>)
 800d624:	4812      	ldr	r0, [pc, #72]	; (800d670 <tcp_recv_null+0x68>)
 800d626:	f009 fe61 	bl	80172ec <iprintf>
 800d62a:	f06f 030f 	mvn.w	r3, #15
 800d62e:	e016      	b.n	800d65e <tcp_recv_null+0x56>

  if (p != NULL) {
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d009      	beq.n	800d64a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	891b      	ldrh	r3, [r3, #8]
 800d63a:	4619      	mov	r1, r3
 800d63c:	68b8      	ldr	r0, [r7, #8]
 800d63e:	f7ff fb19 	bl	800cc74 <tcp_recved>
    pbuf_free(p);
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f7fe fd0c 	bl	800c060 <pbuf_free>
 800d648:	e008      	b.n	800d65c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800d64a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d104      	bne.n	800d65c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800d652:	68b8      	ldr	r0, [r7, #8]
 800d654:	f7ff f9be 	bl	800c9d4 <tcp_close>
 800d658:	4603      	mov	r3, r0
 800d65a:	e000      	b.n	800d65e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800d65c:	2300      	movs	r3, #0
}
 800d65e:	4618      	mov	r0, r3
 800d660:	3710      	adds	r7, #16
 800d662:	46bd      	mov	sp, r7
 800d664:	bd80      	pop	{r7, pc}
 800d666:	bf00      	nop
 800d668:	0801a334 	.word	0x0801a334
 800d66c:	0801a8a4 	.word	0x0801a8a4
 800d670:	0801a378 	.word	0x0801a378

0800d674 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b086      	sub	sp, #24
 800d678:	af00      	add	r7, sp, #0
 800d67a:	4603      	mov	r3, r0
 800d67c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800d67e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d682:	2b00      	cmp	r3, #0
 800d684:	db01      	blt.n	800d68a <tcp_kill_prio+0x16>
 800d686:	79fb      	ldrb	r3, [r7, #7]
 800d688:	e000      	b.n	800d68c <tcp_kill_prio+0x18>
 800d68a:	237f      	movs	r3, #127	; 0x7f
 800d68c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800d68e:	7afb      	ldrb	r3, [r7, #11]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d034      	beq.n	800d6fe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800d694:	7afb      	ldrb	r3, [r7, #11]
 800d696:	3b01      	subs	r3, #1
 800d698:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d6a2:	4b19      	ldr	r3, [pc, #100]	; (800d708 <tcp_kill_prio+0x94>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	617b      	str	r3, [r7, #20]
 800d6a8:	e01f      	b.n	800d6ea <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	7d5b      	ldrb	r3, [r3, #21]
 800d6ae:	7afa      	ldrb	r2, [r7, #11]
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d80c      	bhi.n	800d6ce <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d6b4:	697b      	ldr	r3, [r7, #20]
 800d6b6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800d6b8:	7afa      	ldrb	r2, [r7, #11]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d112      	bne.n	800d6e4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d6be:	4b13      	ldr	r3, [pc, #76]	; (800d70c <tcp_kill_prio+0x98>)
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	6a1b      	ldr	r3, [r3, #32]
 800d6c6:	1ad3      	subs	r3, r2, r3
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d80a      	bhi.n	800d6e4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800d6ce:	4b0f      	ldr	r3, [pc, #60]	; (800d70c <tcp_kill_prio+0x98>)
 800d6d0:	681a      	ldr	r2, [r3, #0]
 800d6d2:	697b      	ldr	r3, [r7, #20]
 800d6d4:	6a1b      	ldr	r3, [r3, #32]
 800d6d6:	1ad3      	subs	r3, r2, r3
 800d6d8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800d6de:	697b      	ldr	r3, [r7, #20]
 800d6e0:	7d5b      	ldrb	r3, [r3, #21]
 800d6e2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d6e4:	697b      	ldr	r3, [r7, #20]
 800d6e6:	68db      	ldr	r3, [r3, #12]
 800d6e8:	617b      	str	r3, [r7, #20]
 800d6ea:	697b      	ldr	r3, [r7, #20]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d1dc      	bne.n	800d6aa <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d004      	beq.n	800d700 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d6f6:	6938      	ldr	r0, [r7, #16]
 800d6f8:	f7ff fa56 	bl	800cba8 <tcp_abort>
 800d6fc:	e000      	b.n	800d700 <tcp_kill_prio+0x8c>
    return;
 800d6fe:	bf00      	nop
  }
}
 800d700:	3718      	adds	r7, #24
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}
 800d706:	bf00      	nop
 800d708:	20012cb0 	.word	0x20012cb0
 800d70c:	20012cb4 	.word	0x20012cb4

0800d710 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b086      	sub	sp, #24
 800d714:	af00      	add	r7, sp, #0
 800d716:	4603      	mov	r3, r0
 800d718:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800d71a:	79fb      	ldrb	r3, [r7, #7]
 800d71c:	2b08      	cmp	r3, #8
 800d71e:	d009      	beq.n	800d734 <tcp_kill_state+0x24>
 800d720:	79fb      	ldrb	r3, [r7, #7]
 800d722:	2b09      	cmp	r3, #9
 800d724:	d006      	beq.n	800d734 <tcp_kill_state+0x24>
 800d726:	4b1a      	ldr	r3, [pc, #104]	; (800d790 <tcp_kill_state+0x80>)
 800d728:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800d72c:	4919      	ldr	r1, [pc, #100]	; (800d794 <tcp_kill_state+0x84>)
 800d72e:	481a      	ldr	r0, [pc, #104]	; (800d798 <tcp_kill_state+0x88>)
 800d730:	f009 fddc 	bl	80172ec <iprintf>

  inactivity = 0;
 800d734:	2300      	movs	r3, #0
 800d736:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d738:	2300      	movs	r3, #0
 800d73a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d73c:	4b17      	ldr	r3, [pc, #92]	; (800d79c <tcp_kill_state+0x8c>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	617b      	str	r3, [r7, #20]
 800d742:	e017      	b.n	800d774 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	7d1b      	ldrb	r3, [r3, #20]
 800d748:	79fa      	ldrb	r2, [r7, #7]
 800d74a:	429a      	cmp	r2, r3
 800d74c:	d10f      	bne.n	800d76e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d74e:	4b14      	ldr	r3, [pc, #80]	; (800d7a0 <tcp_kill_state+0x90>)
 800d750:	681a      	ldr	r2, [r3, #0]
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	6a1b      	ldr	r3, [r3, #32]
 800d756:	1ad3      	subs	r3, r2, r3
 800d758:	68fa      	ldr	r2, [r7, #12]
 800d75a:	429a      	cmp	r2, r3
 800d75c:	d807      	bhi.n	800d76e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800d75e:	4b10      	ldr	r3, [pc, #64]	; (800d7a0 <tcp_kill_state+0x90>)
 800d760:	681a      	ldr	r2, [r3, #0]
 800d762:	697b      	ldr	r3, [r7, #20]
 800d764:	6a1b      	ldr	r3, [r3, #32]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	68db      	ldr	r3, [r3, #12]
 800d772:	617b      	str	r3, [r7, #20]
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d1e4      	bne.n	800d744 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800d77a:	693b      	ldr	r3, [r7, #16]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d003      	beq.n	800d788 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800d780:	2100      	movs	r1, #0
 800d782:	6938      	ldr	r0, [r7, #16]
 800d784:	f7ff f952 	bl	800ca2c <tcp_abandon>
  }
}
 800d788:	bf00      	nop
 800d78a:	3718      	adds	r7, #24
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}
 800d790:	0801a334 	.word	0x0801a334
 800d794:	0801a8c0 	.word	0x0801a8c0
 800d798:	0801a378 	.word	0x0801a378
 800d79c:	20012cb0 	.word	0x20012cb0
 800d7a0:	20012cb4 	.word	0x20012cb4

0800d7a4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b084      	sub	sp, #16
 800d7a8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d7b2:	4b12      	ldr	r3, [pc, #72]	; (800d7fc <tcp_kill_timewait+0x58>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	60fb      	str	r3, [r7, #12]
 800d7b8:	e012      	b.n	800d7e0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d7ba:	4b11      	ldr	r3, [pc, #68]	; (800d800 <tcp_kill_timewait+0x5c>)
 800d7bc:	681a      	ldr	r2, [r3, #0]
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	6a1b      	ldr	r3, [r3, #32]
 800d7c2:	1ad3      	subs	r3, r2, r3
 800d7c4:	687a      	ldr	r2, [r7, #4]
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	d807      	bhi.n	800d7da <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800d7ca:	4b0d      	ldr	r3, [pc, #52]	; (800d800 <tcp_kill_timewait+0x5c>)
 800d7cc:	681a      	ldr	r2, [r3, #0]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	6a1b      	ldr	r3, [r3, #32]
 800d7d2:	1ad3      	subs	r3, r2, r3
 800d7d4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	68db      	ldr	r3, [r3, #12]
 800d7de:	60fb      	str	r3, [r7, #12]
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d1e9      	bne.n	800d7ba <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d002      	beq.n	800d7f2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d7ec:	68b8      	ldr	r0, [r7, #8]
 800d7ee:	f7ff f9db 	bl	800cba8 <tcp_abort>
  }
}
 800d7f2:	bf00      	nop
 800d7f4:	3710      	adds	r7, #16
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}
 800d7fa:	bf00      	nop
 800d7fc:	20012cc0 	.word	0x20012cc0
 800d800:	20012cb4 	.word	0x20012cb4

0800d804 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b082      	sub	sp, #8
 800d808:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800d80a:	4b10      	ldr	r3, [pc, #64]	; (800d84c <tcp_handle_closepend+0x48>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d810:	e014      	b.n	800d83c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	68db      	ldr	r3, [r3, #12]
 800d816:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	8b5b      	ldrh	r3, [r3, #26]
 800d81c:	f003 0308 	and.w	r3, r3, #8
 800d820:	2b00      	cmp	r3, #0
 800d822:	d009      	beq.n	800d838 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	8b5b      	ldrh	r3, [r3, #26]
 800d828:	f023 0308 	bic.w	r3, r3, #8
 800d82c:	b29a      	uxth	r2, r3
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f7ff f864 	bl	800c900 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d1e7      	bne.n	800d812 <tcp_handle_closepend+0xe>
  }
}
 800d842:	bf00      	nop
 800d844:	bf00      	nop
 800d846:	3708      	adds	r7, #8
 800d848:	46bd      	mov	sp, r7
 800d84a:	bd80      	pop	{r7, pc}
 800d84c:	20012cb0 	.word	0x20012cb0

0800d850 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b084      	sub	sp, #16
 800d854:	af00      	add	r7, sp, #0
 800d856:	4603      	mov	r3, r0
 800d858:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d85a:	2001      	movs	r0, #1
 800d85c:	f7fd fcfe 	bl	800b25c <memp_malloc>
 800d860:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d126      	bne.n	800d8b6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800d868:	f7ff ffcc 	bl	800d804 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800d86c:	f7ff ff9a 	bl	800d7a4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d870:	2001      	movs	r0, #1
 800d872:	f7fd fcf3 	bl	800b25c <memp_malloc>
 800d876:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d11b      	bne.n	800d8b6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800d87e:	2009      	movs	r0, #9
 800d880:	f7ff ff46 	bl	800d710 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d884:	2001      	movs	r0, #1
 800d886:	f7fd fce9 	bl	800b25c <memp_malloc>
 800d88a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d111      	bne.n	800d8b6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800d892:	2008      	movs	r0, #8
 800d894:	f7ff ff3c 	bl	800d710 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d898:	2001      	movs	r0, #1
 800d89a:	f7fd fcdf 	bl	800b25c <memp_malloc>
 800d89e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d107      	bne.n	800d8b6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800d8a6:	79fb      	ldrb	r3, [r7, #7]
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7ff fee3 	bl	800d674 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d8ae:	2001      	movs	r0, #1
 800d8b0:	f7fd fcd4 	bl	800b25c <memp_malloc>
 800d8b4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d03f      	beq.n	800d93c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800d8bc:	229c      	movs	r2, #156	; 0x9c
 800d8be:	2100      	movs	r1, #0
 800d8c0:	68f8      	ldr	r0, [r7, #12]
 800d8c2:	f009 f8c7 	bl	8016a54 <memset>
    pcb->prio = prio;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	79fa      	ldrb	r2, [r7, #7]
 800d8ca:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800d8d2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800d8dc:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	22ff      	movs	r2, #255	; 0xff
 800d8ea:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	f44f 7206 	mov.w	r2, #536	; 0x218
 800d8f2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	2206      	movs	r2, #6
 800d8f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2206      	movs	r2, #6
 800d900:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d908:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	2201      	movs	r2, #1
 800d90e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800d912:	4b0d      	ldr	r3, [pc, #52]	; (800d948 <tcp_alloc+0xf8>)
 800d914:	681a      	ldr	r2, [r3, #0]
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800d91a:	4b0c      	ldr	r3, [pc, #48]	; (800d94c <tcp_alloc+0xfc>)
 800d91c:	781a      	ldrb	r2, [r3, #0]
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800d928:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	4a08      	ldr	r2, [pc, #32]	; (800d950 <tcp_alloc+0x100>)
 800d930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	4a07      	ldr	r2, [pc, #28]	; (800d954 <tcp_alloc+0x104>)
 800d938:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800d93c:	68fb      	ldr	r3, [r7, #12]
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3710      	adds	r7, #16
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	20012cb4 	.word	0x20012cb4
 800d94c:	20004b72 	.word	0x20004b72
 800d950:	0800d609 	.word	0x0800d609
 800d954:	006ddd00 	.word	0x006ddd00

0800d958 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b082      	sub	sp, #8
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d107      	bne.n	800d976 <tcp_pcb_purge+0x1e>
 800d966:	4b21      	ldr	r3, [pc, #132]	; (800d9ec <tcp_pcb_purge+0x94>)
 800d968:	f640 0251 	movw	r2, #2129	; 0x851
 800d96c:	4920      	ldr	r1, [pc, #128]	; (800d9f0 <tcp_pcb_purge+0x98>)
 800d96e:	4821      	ldr	r0, [pc, #132]	; (800d9f4 <tcp_pcb_purge+0x9c>)
 800d970:	f009 fcbc 	bl	80172ec <iprintf>
 800d974:	e037      	b.n	800d9e6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	7d1b      	ldrb	r3, [r3, #20]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d033      	beq.n	800d9e6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800d982:	2b0a      	cmp	r3, #10
 800d984:	d02f      	beq.n	800d9e6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800d98a:	2b01      	cmp	r3, #1
 800d98c:	d02b      	beq.n	800d9e6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d992:	2b00      	cmp	r3, #0
 800d994:	d007      	beq.n	800d9a6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d99a:	4618      	mov	r0, r3
 800d99c:	f7fe fb60 	bl	800c060 <pbuf_free>
      pcb->refused_data = NULL;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d002      	beq.n	800d9b4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 f986 	bl	800dcc0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d9ba:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	f7ff fdc7 	bl	800d554 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f7ff fdc2 	bl	800d554 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	66da      	str	r2, [r3, #108]	; 0x6c
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800d9e6:	3708      	adds	r7, #8
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	0801a334 	.word	0x0801a334
 800d9f0:	0801a980 	.word	0x0801a980
 800d9f4:	0801a378 	.word	0x0801a378

0800d9f8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b084      	sub	sp, #16
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
 800da00:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800da02:	683b      	ldr	r3, [r7, #0]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d106      	bne.n	800da16 <tcp_pcb_remove+0x1e>
 800da08:	4b3e      	ldr	r3, [pc, #248]	; (800db04 <tcp_pcb_remove+0x10c>)
 800da0a:	f640 0283 	movw	r2, #2179	; 0x883
 800da0e:	493e      	ldr	r1, [pc, #248]	; (800db08 <tcp_pcb_remove+0x110>)
 800da10:	483e      	ldr	r0, [pc, #248]	; (800db0c <tcp_pcb_remove+0x114>)
 800da12:	f009 fc6b 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d106      	bne.n	800da2a <tcp_pcb_remove+0x32>
 800da1c:	4b39      	ldr	r3, [pc, #228]	; (800db04 <tcp_pcb_remove+0x10c>)
 800da1e:	f640 0284 	movw	r2, #2180	; 0x884
 800da22:	493b      	ldr	r1, [pc, #236]	; (800db10 <tcp_pcb_remove+0x118>)
 800da24:	4839      	ldr	r0, [pc, #228]	; (800db0c <tcp_pcb_remove+0x114>)
 800da26:	f009 fc61 	bl	80172ec <iprintf>

  TCP_RMV(pcblist, pcb);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	683a      	ldr	r2, [r7, #0]
 800da30:	429a      	cmp	r2, r3
 800da32:	d105      	bne.n	800da40 <tcp_pcb_remove+0x48>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	68da      	ldr	r2, [r3, #12]
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	601a      	str	r2, [r3, #0]
 800da3e:	e013      	b.n	800da68 <tcp_pcb_remove+0x70>
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	60fb      	str	r3, [r7, #12]
 800da46:	e00c      	b.n	800da62 <tcp_pcb_remove+0x6a>
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	68db      	ldr	r3, [r3, #12]
 800da4c:	683a      	ldr	r2, [r7, #0]
 800da4e:	429a      	cmp	r2, r3
 800da50:	d104      	bne.n	800da5c <tcp_pcb_remove+0x64>
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	68da      	ldr	r2, [r3, #12]
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	60da      	str	r2, [r3, #12]
 800da5a:	e005      	b.n	800da68 <tcp_pcb_remove+0x70>
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	60fb      	str	r3, [r7, #12]
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d1ef      	bne.n	800da48 <tcp_pcb_remove+0x50>
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	2200      	movs	r2, #0
 800da6c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800da6e:	6838      	ldr	r0, [r7, #0]
 800da70:	f7ff ff72 	bl	800d958 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	7d1b      	ldrb	r3, [r3, #20]
 800da78:	2b0a      	cmp	r3, #10
 800da7a:	d013      	beq.n	800daa4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800da80:	2b01      	cmp	r3, #1
 800da82:	d00f      	beq.n	800daa4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	8b5b      	ldrh	r3, [r3, #26]
 800da88:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d009      	beq.n	800daa4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	8b5b      	ldrh	r3, [r3, #26]
 800da94:	f043 0302 	orr.w	r3, r3, #2
 800da98:	b29a      	uxth	r2, r3
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800da9e:	6838      	ldr	r0, [r7, #0]
 800daa0:	f002 ff6a 	bl	8010978 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	7d1b      	ldrb	r3, [r3, #20]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d020      	beq.n	800daee <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d006      	beq.n	800dac2 <tcp_pcb_remove+0xca>
 800dab4:	4b13      	ldr	r3, [pc, #76]	; (800db04 <tcp_pcb_remove+0x10c>)
 800dab6:	f640 0293 	movw	r2, #2195	; 0x893
 800daba:	4916      	ldr	r1, [pc, #88]	; (800db14 <tcp_pcb_remove+0x11c>)
 800dabc:	4813      	ldr	r0, [pc, #76]	; (800db0c <tcp_pcb_remove+0x114>)
 800dabe:	f009 fc15 	bl	80172ec <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d006      	beq.n	800dad8 <tcp_pcb_remove+0xe0>
 800daca:	4b0e      	ldr	r3, [pc, #56]	; (800db04 <tcp_pcb_remove+0x10c>)
 800dacc:	f640 0294 	movw	r2, #2196	; 0x894
 800dad0:	4911      	ldr	r1, [pc, #68]	; (800db18 <tcp_pcb_remove+0x120>)
 800dad2:	480e      	ldr	r0, [pc, #56]	; (800db0c <tcp_pcb_remove+0x114>)
 800dad4:	f009 fc0a 	bl	80172ec <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d006      	beq.n	800daee <tcp_pcb_remove+0xf6>
 800dae0:	4b08      	ldr	r3, [pc, #32]	; (800db04 <tcp_pcb_remove+0x10c>)
 800dae2:	f640 0296 	movw	r2, #2198	; 0x896
 800dae6:	490d      	ldr	r1, [pc, #52]	; (800db1c <tcp_pcb_remove+0x124>)
 800dae8:	4808      	ldr	r0, [pc, #32]	; (800db0c <tcp_pcb_remove+0x114>)
 800daea:	f009 fbff 	bl	80172ec <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	2200      	movs	r2, #0
 800daf2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	2200      	movs	r2, #0
 800daf8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800dafa:	bf00      	nop
 800dafc:	3710      	adds	r7, #16
 800dafe:	46bd      	mov	sp, r7
 800db00:	bd80      	pop	{r7, pc}
 800db02:	bf00      	nop
 800db04:	0801a334 	.word	0x0801a334
 800db08:	0801a99c 	.word	0x0801a99c
 800db0c:	0801a378 	.word	0x0801a378
 800db10:	0801a9b8 	.word	0x0801a9b8
 800db14:	0801a9d8 	.word	0x0801a9d8
 800db18:	0801a9f0 	.word	0x0801a9f0
 800db1c:	0801aa0c 	.word	0x0801aa0c

0800db20 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d106      	bne.n	800db3c <tcp_next_iss+0x1c>
 800db2e:	4b0a      	ldr	r3, [pc, #40]	; (800db58 <tcp_next_iss+0x38>)
 800db30:	f640 02af 	movw	r2, #2223	; 0x8af
 800db34:	4909      	ldr	r1, [pc, #36]	; (800db5c <tcp_next_iss+0x3c>)
 800db36:	480a      	ldr	r0, [pc, #40]	; (800db60 <tcp_next_iss+0x40>)
 800db38:	f009 fbd8 	bl	80172ec <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800db3c:	4b09      	ldr	r3, [pc, #36]	; (800db64 <tcp_next_iss+0x44>)
 800db3e:	681a      	ldr	r2, [r3, #0]
 800db40:	4b09      	ldr	r3, [pc, #36]	; (800db68 <tcp_next_iss+0x48>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	4413      	add	r3, r2
 800db46:	4a07      	ldr	r2, [pc, #28]	; (800db64 <tcp_next_iss+0x44>)
 800db48:	6013      	str	r3, [r2, #0]
  return iss;
 800db4a:	4b06      	ldr	r3, [pc, #24]	; (800db64 <tcp_next_iss+0x44>)
 800db4c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3708      	adds	r7, #8
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	0801a334 	.word	0x0801a334
 800db5c:	0801aa24 	.word	0x0801aa24
 800db60:	0801a378 	.word	0x0801a378
 800db64:	20000014 	.word	0x20000014
 800db68:	20012cb4 	.word	0x20012cb4

0800db6c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b086      	sub	sp, #24
 800db70:	af00      	add	r7, sp, #0
 800db72:	4603      	mov	r3, r0
 800db74:	60b9      	str	r1, [r7, #8]
 800db76:	607a      	str	r2, [r7, #4]
 800db78:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d106      	bne.n	800db8e <tcp_eff_send_mss_netif+0x22>
 800db80:	4b14      	ldr	r3, [pc, #80]	; (800dbd4 <tcp_eff_send_mss_netif+0x68>)
 800db82:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800db86:	4914      	ldr	r1, [pc, #80]	; (800dbd8 <tcp_eff_send_mss_netif+0x6c>)
 800db88:	4814      	ldr	r0, [pc, #80]	; (800dbdc <tcp_eff_send_mss_netif+0x70>)
 800db8a:	f009 fbaf 	bl	80172ec <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d101      	bne.n	800db98 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800db94:	89fb      	ldrh	r3, [r7, #14]
 800db96:	e019      	b.n	800dbcc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800db9c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800db9e:	8afb      	ldrh	r3, [r7, #22]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d012      	beq.n	800dbca <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800dba4:	2328      	movs	r3, #40	; 0x28
 800dba6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800dba8:	8afa      	ldrh	r2, [r7, #22]
 800dbaa:	8abb      	ldrh	r3, [r7, #20]
 800dbac:	429a      	cmp	r2, r3
 800dbae:	d904      	bls.n	800dbba <tcp_eff_send_mss_netif+0x4e>
 800dbb0:	8afa      	ldrh	r2, [r7, #22]
 800dbb2:	8abb      	ldrh	r3, [r7, #20]
 800dbb4:	1ad3      	subs	r3, r2, r3
 800dbb6:	b29b      	uxth	r3, r3
 800dbb8:	e000      	b.n	800dbbc <tcp_eff_send_mss_netif+0x50>
 800dbba:	2300      	movs	r3, #0
 800dbbc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800dbbe:	8a7a      	ldrh	r2, [r7, #18]
 800dbc0:	89fb      	ldrh	r3, [r7, #14]
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	bf28      	it	cs
 800dbc6:	4613      	movcs	r3, r2
 800dbc8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800dbca:	89fb      	ldrh	r3, [r7, #14]
}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	3718      	adds	r7, #24
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	0801a334 	.word	0x0801a334
 800dbd8:	0801aa40 	.word	0x0801aa40
 800dbdc:	0801a378 	.word	0x0801a378

0800dbe0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b084      	sub	sp, #16
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
 800dbe8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d119      	bne.n	800dc28 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800dbf4:	4b10      	ldr	r3, [pc, #64]	; (800dc38 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800dbf6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800dbfa:	4910      	ldr	r1, [pc, #64]	; (800dc3c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800dbfc:	4810      	ldr	r0, [pc, #64]	; (800dc40 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800dbfe:	f009 fb75 	bl	80172ec <iprintf>

  while (pcb != NULL) {
 800dc02:	e011      	b.n	800dc28 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	429a      	cmp	r2, r3
 800dc0e:	d108      	bne.n	800dc22 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	68db      	ldr	r3, [r3, #12]
 800dc14:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800dc16:	68f8      	ldr	r0, [r7, #12]
 800dc18:	f7fe ffc6 	bl	800cba8 <tcp_abort>
      pcb = next;
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	60fb      	str	r3, [r7, #12]
 800dc20:	e002      	b.n	800dc28 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	68db      	ldr	r3, [r3, #12]
 800dc26:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1ea      	bne.n	800dc04 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800dc2e:	bf00      	nop
 800dc30:	bf00      	nop
 800dc32:	3710      	adds	r7, #16
 800dc34:	46bd      	mov	sp, r7
 800dc36:	bd80      	pop	{r7, pc}
 800dc38:	0801a334 	.word	0x0801a334
 800dc3c:	0801aa68 	.word	0x0801aa68
 800dc40:	0801a378 	.word	0x0801a378

0800dc44 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b084      	sub	sp, #16
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d02a      	beq.n	800dcaa <tcp_netif_ip_addr_changed+0x66>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d026      	beq.n	800dcaa <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800dc5c:	4b15      	ldr	r3, [pc, #84]	; (800dcb4 <tcp_netif_ip_addr_changed+0x70>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4619      	mov	r1, r3
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f7ff ffbc 	bl	800dbe0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800dc68:	4b13      	ldr	r3, [pc, #76]	; (800dcb8 <tcp_netif_ip_addr_changed+0x74>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f7ff ffb6 	bl	800dbe0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d017      	beq.n	800dcaa <tcp_netif_ip_addr_changed+0x66>
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d013      	beq.n	800dcaa <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dc82:	4b0e      	ldr	r3, [pc, #56]	; (800dcbc <tcp_netif_ip_addr_changed+0x78>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	60fb      	str	r3, [r7, #12]
 800dc88:	e00c      	b.n	800dca4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	681a      	ldr	r2, [r3, #0]
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d103      	bne.n	800dc9e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	681a      	ldr	r2, [r3, #0]
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	60fb      	str	r3, [r7, #12]
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d1ef      	bne.n	800dc8a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800dcaa:	bf00      	nop
 800dcac:	3710      	adds	r7, #16
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}
 800dcb2:	bf00      	nop
 800dcb4:	20012cb0 	.word	0x20012cb0
 800dcb8:	20012cbc 	.word	0x20012cbc
 800dcbc:	20012cb8 	.word	0x20012cb8

0800dcc0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d007      	beq.n	800dce0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f7ff fc3d 	bl	800d554 <tcp_segs_free>
    pcb->ooseq = NULL;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800dce0:	bf00      	nop
 800dce2:	3708      	adds	r7, #8
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800dce8:	b590      	push	{r4, r7, lr}
 800dcea:	b08d      	sub	sp, #52	; 0x34
 800dcec:	af04      	add	r7, sp, #16
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d105      	bne.n	800dd04 <tcp_input+0x1c>
 800dcf8:	4b9b      	ldr	r3, [pc, #620]	; (800df68 <tcp_input+0x280>)
 800dcfa:	2283      	movs	r2, #131	; 0x83
 800dcfc:	499b      	ldr	r1, [pc, #620]	; (800df6c <tcp_input+0x284>)
 800dcfe:	489c      	ldr	r0, [pc, #624]	; (800df70 <tcp_input+0x288>)
 800dd00:	f009 faf4 	bl	80172ec <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	685b      	ldr	r3, [r3, #4]
 800dd08:	4a9a      	ldr	r2, [pc, #616]	; (800df74 <tcp_input+0x28c>)
 800dd0a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	895b      	ldrh	r3, [r3, #10]
 800dd10:	2b13      	cmp	r3, #19
 800dd12:	f240 83c4 	bls.w	800e49e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd16:	4b98      	ldr	r3, [pc, #608]	; (800df78 <tcp_input+0x290>)
 800dd18:	695b      	ldr	r3, [r3, #20]
 800dd1a:	4a97      	ldr	r2, [pc, #604]	; (800df78 <tcp_input+0x290>)
 800dd1c:	6812      	ldr	r2, [r2, #0]
 800dd1e:	4611      	mov	r1, r2
 800dd20:	4618      	mov	r0, r3
 800dd22:	f007 fdfb 	bl	801591c <ip4_addr_isbroadcast_u32>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	f040 83ba 	bne.w	800e4a2 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800dd2e:	4b92      	ldr	r3, [pc, #584]	; (800df78 <tcp_input+0x290>)
 800dd30:	695b      	ldr	r3, [r3, #20]
 800dd32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd36:	2be0      	cmp	r3, #224	; 0xe0
 800dd38:	f000 83b3 	beq.w	800e4a2 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800dd3c:	4b8d      	ldr	r3, [pc, #564]	; (800df74 <tcp_input+0x28c>)
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	899b      	ldrh	r3, [r3, #12]
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7fc fdd3 	bl	800a8f0 <lwip_htons>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	0b1b      	lsrs	r3, r3, #12
 800dd4e:	b29b      	uxth	r3, r3
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	009b      	lsls	r3, r3, #2
 800dd54:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800dd56:	7cbb      	ldrb	r3, [r7, #18]
 800dd58:	2b13      	cmp	r3, #19
 800dd5a:	f240 83a4 	bls.w	800e4a6 <tcp_input+0x7be>
 800dd5e:	7cbb      	ldrb	r3, [r7, #18]
 800dd60:	b29a      	uxth	r2, r3
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	891b      	ldrh	r3, [r3, #8]
 800dd66:	429a      	cmp	r2, r3
 800dd68:	f200 839d 	bhi.w	800e4a6 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dd6c:	7cbb      	ldrb	r3, [r7, #18]
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	3b14      	subs	r3, #20
 800dd72:	b29a      	uxth	r2, r3
 800dd74:	4b81      	ldr	r3, [pc, #516]	; (800df7c <tcp_input+0x294>)
 800dd76:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800dd78:	4b81      	ldr	r3, [pc, #516]	; (800df80 <tcp_input+0x298>)
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	895a      	ldrh	r2, [r3, #10]
 800dd82:	7cbb      	ldrb	r3, [r7, #18]
 800dd84:	b29b      	uxth	r3, r3
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d309      	bcc.n	800dd9e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800dd8a:	4b7c      	ldr	r3, [pc, #496]	; (800df7c <tcp_input+0x294>)
 800dd8c:	881a      	ldrh	r2, [r3, #0]
 800dd8e:	4b7d      	ldr	r3, [pc, #500]	; (800df84 <tcp_input+0x29c>)
 800dd90:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800dd92:	7cbb      	ldrb	r3, [r7, #18]
 800dd94:	4619      	mov	r1, r3
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f7fe f8dc 	bl	800bf54 <pbuf_remove_header>
 800dd9c:	e04e      	b.n	800de3c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d105      	bne.n	800ddb2 <tcp_input+0xca>
 800dda6:	4b70      	ldr	r3, [pc, #448]	; (800df68 <tcp_input+0x280>)
 800dda8:	22c2      	movs	r2, #194	; 0xc2
 800ddaa:	4977      	ldr	r1, [pc, #476]	; (800df88 <tcp_input+0x2a0>)
 800ddac:	4870      	ldr	r0, [pc, #448]	; (800df70 <tcp_input+0x288>)
 800ddae:	f009 fa9d 	bl	80172ec <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800ddb2:	2114      	movs	r1, #20
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	f7fe f8cd 	bl	800bf54 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	895a      	ldrh	r2, [r3, #10]
 800ddbe:	4b71      	ldr	r3, [pc, #452]	; (800df84 <tcp_input+0x29c>)
 800ddc0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800ddc2:	4b6e      	ldr	r3, [pc, #440]	; (800df7c <tcp_input+0x294>)
 800ddc4:	881a      	ldrh	r2, [r3, #0]
 800ddc6:	4b6f      	ldr	r3, [pc, #444]	; (800df84 <tcp_input+0x29c>)
 800ddc8:	881b      	ldrh	r3, [r3, #0]
 800ddca:	1ad3      	subs	r3, r2, r3
 800ddcc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800ddce:	4b6d      	ldr	r3, [pc, #436]	; (800df84 <tcp_input+0x29c>)
 800ddd0:	881b      	ldrh	r3, [r3, #0]
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f7fe f8bd 	bl	800bf54 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	895b      	ldrh	r3, [r3, #10]
 800dde0:	8a3a      	ldrh	r2, [r7, #16]
 800dde2:	429a      	cmp	r2, r3
 800dde4:	f200 8361 	bhi.w	800e4aa <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	4a64      	ldr	r2, [pc, #400]	; (800df80 <tcp_input+0x298>)
 800ddf0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	8a3a      	ldrh	r2, [r7, #16]
 800ddf8:	4611      	mov	r1, r2
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f7fe f8aa 	bl	800bf54 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	891a      	ldrh	r2, [r3, #8]
 800de04:	8a3b      	ldrh	r3, [r7, #16]
 800de06:	1ad3      	subs	r3, r2, r3
 800de08:	b29a      	uxth	r2, r3
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	895b      	ldrh	r3, [r3, #10]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d005      	beq.n	800de22 <tcp_input+0x13a>
 800de16:	4b54      	ldr	r3, [pc, #336]	; (800df68 <tcp_input+0x280>)
 800de18:	22df      	movs	r2, #223	; 0xdf
 800de1a:	495c      	ldr	r1, [pc, #368]	; (800df8c <tcp_input+0x2a4>)
 800de1c:	4854      	ldr	r0, [pc, #336]	; (800df70 <tcp_input+0x288>)
 800de1e:	f009 fa65 	bl	80172ec <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	891a      	ldrh	r2, [r3, #8]
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	891b      	ldrh	r3, [r3, #8]
 800de2c:	429a      	cmp	r2, r3
 800de2e:	d005      	beq.n	800de3c <tcp_input+0x154>
 800de30:	4b4d      	ldr	r3, [pc, #308]	; (800df68 <tcp_input+0x280>)
 800de32:	22e0      	movs	r2, #224	; 0xe0
 800de34:	4956      	ldr	r1, [pc, #344]	; (800df90 <tcp_input+0x2a8>)
 800de36:	484e      	ldr	r0, [pc, #312]	; (800df70 <tcp_input+0x288>)
 800de38:	f009 fa58 	bl	80172ec <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800de3c:	4b4d      	ldr	r3, [pc, #308]	; (800df74 <tcp_input+0x28c>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	881b      	ldrh	r3, [r3, #0]
 800de42:	b29b      	uxth	r3, r3
 800de44:	4a4b      	ldr	r2, [pc, #300]	; (800df74 <tcp_input+0x28c>)
 800de46:	6814      	ldr	r4, [r2, #0]
 800de48:	4618      	mov	r0, r3
 800de4a:	f7fc fd51 	bl	800a8f0 <lwip_htons>
 800de4e:	4603      	mov	r3, r0
 800de50:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800de52:	4b48      	ldr	r3, [pc, #288]	; (800df74 <tcp_input+0x28c>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	885b      	ldrh	r3, [r3, #2]
 800de58:	b29b      	uxth	r3, r3
 800de5a:	4a46      	ldr	r2, [pc, #280]	; (800df74 <tcp_input+0x28c>)
 800de5c:	6814      	ldr	r4, [r2, #0]
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fc fd46 	bl	800a8f0 <lwip_htons>
 800de64:	4603      	mov	r3, r0
 800de66:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800de68:	4b42      	ldr	r3, [pc, #264]	; (800df74 <tcp_input+0x28c>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	685b      	ldr	r3, [r3, #4]
 800de6e:	4a41      	ldr	r2, [pc, #260]	; (800df74 <tcp_input+0x28c>)
 800de70:	6814      	ldr	r4, [r2, #0]
 800de72:	4618      	mov	r0, r3
 800de74:	f7fc fd51 	bl	800a91a <lwip_htonl>
 800de78:	4603      	mov	r3, r0
 800de7a:	6063      	str	r3, [r4, #4]
 800de7c:	6863      	ldr	r3, [r4, #4]
 800de7e:	4a45      	ldr	r2, [pc, #276]	; (800df94 <tcp_input+0x2ac>)
 800de80:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800de82:	4b3c      	ldr	r3, [pc, #240]	; (800df74 <tcp_input+0x28c>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	689b      	ldr	r3, [r3, #8]
 800de88:	4a3a      	ldr	r2, [pc, #232]	; (800df74 <tcp_input+0x28c>)
 800de8a:	6814      	ldr	r4, [r2, #0]
 800de8c:	4618      	mov	r0, r3
 800de8e:	f7fc fd44 	bl	800a91a <lwip_htonl>
 800de92:	4603      	mov	r3, r0
 800de94:	60a3      	str	r3, [r4, #8]
 800de96:	68a3      	ldr	r3, [r4, #8]
 800de98:	4a3f      	ldr	r2, [pc, #252]	; (800df98 <tcp_input+0x2b0>)
 800de9a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800de9c:	4b35      	ldr	r3, [pc, #212]	; (800df74 <tcp_input+0x28c>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	89db      	ldrh	r3, [r3, #14]
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	4a33      	ldr	r2, [pc, #204]	; (800df74 <tcp_input+0x28c>)
 800dea6:	6814      	ldr	r4, [r2, #0]
 800dea8:	4618      	mov	r0, r3
 800deaa:	f7fc fd21 	bl	800a8f0 <lwip_htons>
 800deae:	4603      	mov	r3, r0
 800deb0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800deb2:	4b30      	ldr	r3, [pc, #192]	; (800df74 <tcp_input+0x28c>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	899b      	ldrh	r3, [r3, #12]
 800deb8:	b29b      	uxth	r3, r3
 800deba:	4618      	mov	r0, r3
 800debc:	f7fc fd18 	bl	800a8f0 <lwip_htons>
 800dec0:	4603      	mov	r3, r0
 800dec2:	b2db      	uxtb	r3, r3
 800dec4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dec8:	b2da      	uxtb	r2, r3
 800deca:	4b34      	ldr	r3, [pc, #208]	; (800df9c <tcp_input+0x2b4>)
 800decc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	891a      	ldrh	r2, [r3, #8]
 800ded2:	4b33      	ldr	r3, [pc, #204]	; (800dfa0 <tcp_input+0x2b8>)
 800ded4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800ded6:	4b31      	ldr	r3, [pc, #196]	; (800df9c <tcp_input+0x2b4>)
 800ded8:	781b      	ldrb	r3, [r3, #0]
 800deda:	f003 0303 	and.w	r3, r3, #3
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00c      	beq.n	800defc <tcp_input+0x214>
    tcplen++;
 800dee2:	4b2f      	ldr	r3, [pc, #188]	; (800dfa0 <tcp_input+0x2b8>)
 800dee4:	881b      	ldrh	r3, [r3, #0]
 800dee6:	3301      	adds	r3, #1
 800dee8:	b29a      	uxth	r2, r3
 800deea:	4b2d      	ldr	r3, [pc, #180]	; (800dfa0 <tcp_input+0x2b8>)
 800deec:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	891a      	ldrh	r2, [r3, #8]
 800def2:	4b2b      	ldr	r3, [pc, #172]	; (800dfa0 <tcp_input+0x2b8>)
 800def4:	881b      	ldrh	r3, [r3, #0]
 800def6:	429a      	cmp	r2, r3
 800def8:	f200 82d9 	bhi.w	800e4ae <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800defc:	2300      	movs	r3, #0
 800defe:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df00:	4b28      	ldr	r3, [pc, #160]	; (800dfa4 <tcp_input+0x2bc>)
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	61fb      	str	r3, [r7, #28]
 800df06:	e09d      	b.n	800e044 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800df08:	69fb      	ldr	r3, [r7, #28]
 800df0a:	7d1b      	ldrb	r3, [r3, #20]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d105      	bne.n	800df1c <tcp_input+0x234>
 800df10:	4b15      	ldr	r3, [pc, #84]	; (800df68 <tcp_input+0x280>)
 800df12:	22fb      	movs	r2, #251	; 0xfb
 800df14:	4924      	ldr	r1, [pc, #144]	; (800dfa8 <tcp_input+0x2c0>)
 800df16:	4816      	ldr	r0, [pc, #88]	; (800df70 <tcp_input+0x288>)
 800df18:	f009 f9e8 	bl	80172ec <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	7d1b      	ldrb	r3, [r3, #20]
 800df20:	2b0a      	cmp	r3, #10
 800df22:	d105      	bne.n	800df30 <tcp_input+0x248>
 800df24:	4b10      	ldr	r3, [pc, #64]	; (800df68 <tcp_input+0x280>)
 800df26:	22fc      	movs	r2, #252	; 0xfc
 800df28:	4920      	ldr	r1, [pc, #128]	; (800dfac <tcp_input+0x2c4>)
 800df2a:	4811      	ldr	r0, [pc, #68]	; (800df70 <tcp_input+0x288>)
 800df2c:	f009 f9de 	bl	80172ec <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800df30:	69fb      	ldr	r3, [r7, #28]
 800df32:	7d1b      	ldrb	r3, [r3, #20]
 800df34:	2b01      	cmp	r3, #1
 800df36:	d105      	bne.n	800df44 <tcp_input+0x25c>
 800df38:	4b0b      	ldr	r3, [pc, #44]	; (800df68 <tcp_input+0x280>)
 800df3a:	22fd      	movs	r2, #253	; 0xfd
 800df3c:	491c      	ldr	r1, [pc, #112]	; (800dfb0 <tcp_input+0x2c8>)
 800df3e:	480c      	ldr	r0, [pc, #48]	; (800df70 <tcp_input+0x288>)
 800df40:	f009 f9d4 	bl	80172ec <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df44:	69fb      	ldr	r3, [r7, #28]
 800df46:	7a1b      	ldrb	r3, [r3, #8]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d033      	beq.n	800dfb4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800df4c:	69fb      	ldr	r3, [r7, #28]
 800df4e:	7a1a      	ldrb	r2, [r3, #8]
 800df50:	4b09      	ldr	r3, [pc, #36]	; (800df78 <tcp_input+0x290>)
 800df52:	685b      	ldr	r3, [r3, #4]
 800df54:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800df58:	3301      	adds	r3, #1
 800df5a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d029      	beq.n	800dfb4 <tcp_input+0x2cc>
      prev = pcb;
 800df60:	69fb      	ldr	r3, [r7, #28]
 800df62:	61bb      	str	r3, [r7, #24]
      continue;
 800df64:	e06b      	b.n	800e03e <tcp_input+0x356>
 800df66:	bf00      	nop
 800df68:	0801aa9c 	.word	0x0801aa9c
 800df6c:	0801aad0 	.word	0x0801aad0
 800df70:	0801aae8 	.word	0x0801aae8
 800df74:	20004b84 	.word	0x20004b84
 800df78:	2000f57c 	.word	0x2000f57c
 800df7c:	20004b88 	.word	0x20004b88
 800df80:	20004b8c 	.word	0x20004b8c
 800df84:	20004b8a 	.word	0x20004b8a
 800df88:	0801ab10 	.word	0x0801ab10
 800df8c:	0801ab20 	.word	0x0801ab20
 800df90:	0801ab2c 	.word	0x0801ab2c
 800df94:	20004b94 	.word	0x20004b94
 800df98:	20004b98 	.word	0x20004b98
 800df9c:	20004ba0 	.word	0x20004ba0
 800dfa0:	20004b9e 	.word	0x20004b9e
 800dfa4:	20012cb0 	.word	0x20012cb0
 800dfa8:	0801ab4c 	.word	0x0801ab4c
 800dfac:	0801ab74 	.word	0x0801ab74
 800dfb0:	0801aba0 	.word	0x0801aba0
    }

    if (pcb->remote_port == tcphdr->src &&
 800dfb4:	69fb      	ldr	r3, [r7, #28]
 800dfb6:	8b1a      	ldrh	r2, [r3, #24]
 800dfb8:	4b94      	ldr	r3, [pc, #592]	; (800e20c <tcp_input+0x524>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	881b      	ldrh	r3, [r3, #0]
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	d13a      	bne.n	800e03a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800dfc4:	69fb      	ldr	r3, [r7, #28]
 800dfc6:	8ada      	ldrh	r2, [r3, #22]
 800dfc8:	4b90      	ldr	r3, [pc, #576]	; (800e20c <tcp_input+0x524>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	885b      	ldrh	r3, [r3, #2]
 800dfce:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d132      	bne.n	800e03a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	685a      	ldr	r2, [r3, #4]
 800dfd8:	4b8d      	ldr	r3, [pc, #564]	; (800e210 <tcp_input+0x528>)
 800dfda:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800dfdc:	429a      	cmp	r2, r3
 800dfde:	d12c      	bne.n	800e03a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dfe0:	69fb      	ldr	r3, [r7, #28]
 800dfe2:	681a      	ldr	r2, [r3, #0]
 800dfe4:	4b8a      	ldr	r3, [pc, #552]	; (800e210 <tcp_input+0x528>)
 800dfe6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d126      	bne.n	800e03a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800dfec:	69fb      	ldr	r3, [r7, #28]
 800dfee:	68db      	ldr	r3, [r3, #12]
 800dff0:	69fa      	ldr	r2, [r7, #28]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d106      	bne.n	800e004 <tcp_input+0x31c>
 800dff6:	4b87      	ldr	r3, [pc, #540]	; (800e214 <tcp_input+0x52c>)
 800dff8:	f240 120d 	movw	r2, #269	; 0x10d
 800dffc:	4986      	ldr	r1, [pc, #536]	; (800e218 <tcp_input+0x530>)
 800dffe:	4887      	ldr	r0, [pc, #540]	; (800e21c <tcp_input+0x534>)
 800e000:	f009 f974 	bl	80172ec <iprintf>
      if (prev != NULL) {
 800e004:	69bb      	ldr	r3, [r7, #24]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d00a      	beq.n	800e020 <tcp_input+0x338>
        prev->next = pcb->next;
 800e00a:	69fb      	ldr	r3, [r7, #28]
 800e00c:	68da      	ldr	r2, [r3, #12]
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e012:	4b83      	ldr	r3, [pc, #524]	; (800e220 <tcp_input+0x538>)
 800e014:	681a      	ldr	r2, [r3, #0]
 800e016:	69fb      	ldr	r3, [r7, #28]
 800e018:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e01a:	4a81      	ldr	r2, [pc, #516]	; (800e220 <tcp_input+0x538>)
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e020:	69fb      	ldr	r3, [r7, #28]
 800e022:	68db      	ldr	r3, [r3, #12]
 800e024:	69fa      	ldr	r2, [r7, #28]
 800e026:	429a      	cmp	r2, r3
 800e028:	d111      	bne.n	800e04e <tcp_input+0x366>
 800e02a:	4b7a      	ldr	r3, [pc, #488]	; (800e214 <tcp_input+0x52c>)
 800e02c:	f240 1215 	movw	r2, #277	; 0x115
 800e030:	497c      	ldr	r1, [pc, #496]	; (800e224 <tcp_input+0x53c>)
 800e032:	487a      	ldr	r0, [pc, #488]	; (800e21c <tcp_input+0x534>)
 800e034:	f009 f95a 	bl	80172ec <iprintf>
      break;
 800e038:	e009      	b.n	800e04e <tcp_input+0x366>
    }
    prev = pcb;
 800e03a:	69fb      	ldr	r3, [r7, #28]
 800e03c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e03e:	69fb      	ldr	r3, [r7, #28]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	61fb      	str	r3, [r7, #28]
 800e044:	69fb      	ldr	r3, [r7, #28]
 800e046:	2b00      	cmp	r3, #0
 800e048:	f47f af5e 	bne.w	800df08 <tcp_input+0x220>
 800e04c:	e000      	b.n	800e050 <tcp_input+0x368>
      break;
 800e04e:	bf00      	nop
  }

  if (pcb == NULL) {
 800e050:	69fb      	ldr	r3, [r7, #28]
 800e052:	2b00      	cmp	r3, #0
 800e054:	f040 8095 	bne.w	800e182 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e058:	4b73      	ldr	r3, [pc, #460]	; (800e228 <tcp_input+0x540>)
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	61fb      	str	r3, [r7, #28]
 800e05e:	e03f      	b.n	800e0e0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e060:	69fb      	ldr	r3, [r7, #28]
 800e062:	7d1b      	ldrb	r3, [r3, #20]
 800e064:	2b0a      	cmp	r3, #10
 800e066:	d006      	beq.n	800e076 <tcp_input+0x38e>
 800e068:	4b6a      	ldr	r3, [pc, #424]	; (800e214 <tcp_input+0x52c>)
 800e06a:	f240 121f 	movw	r2, #287	; 0x11f
 800e06e:	496f      	ldr	r1, [pc, #444]	; (800e22c <tcp_input+0x544>)
 800e070:	486a      	ldr	r0, [pc, #424]	; (800e21c <tcp_input+0x534>)
 800e072:	f009 f93b 	bl	80172ec <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e076:	69fb      	ldr	r3, [r7, #28]
 800e078:	7a1b      	ldrb	r3, [r3, #8]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d009      	beq.n	800e092 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e07e:	69fb      	ldr	r3, [r7, #28]
 800e080:	7a1a      	ldrb	r2, [r3, #8]
 800e082:	4b63      	ldr	r3, [pc, #396]	; (800e210 <tcp_input+0x528>)
 800e084:	685b      	ldr	r3, [r3, #4]
 800e086:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e08a:	3301      	adds	r3, #1
 800e08c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e08e:	429a      	cmp	r2, r3
 800e090:	d122      	bne.n	800e0d8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e092:	69fb      	ldr	r3, [r7, #28]
 800e094:	8b1a      	ldrh	r2, [r3, #24]
 800e096:	4b5d      	ldr	r3, [pc, #372]	; (800e20c <tcp_input+0x524>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	881b      	ldrh	r3, [r3, #0]
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	429a      	cmp	r2, r3
 800e0a0:	d11b      	bne.n	800e0da <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e0a2:	69fb      	ldr	r3, [r7, #28]
 800e0a4:	8ada      	ldrh	r2, [r3, #22]
 800e0a6:	4b59      	ldr	r3, [pc, #356]	; (800e20c <tcp_input+0x524>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	885b      	ldrh	r3, [r3, #2]
 800e0ac:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d113      	bne.n	800e0da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	685a      	ldr	r2, [r3, #4]
 800e0b6:	4b56      	ldr	r3, [pc, #344]	; (800e210 <tcp_input+0x528>)
 800e0b8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d10d      	bne.n	800e0da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e0be:	69fb      	ldr	r3, [r7, #28]
 800e0c0:	681a      	ldr	r2, [r3, #0]
 800e0c2:	4b53      	ldr	r3, [pc, #332]	; (800e210 <tcp_input+0x528>)
 800e0c4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e0c6:	429a      	cmp	r2, r3
 800e0c8:	d107      	bne.n	800e0da <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e0ca:	69f8      	ldr	r0, [r7, #28]
 800e0cc:	f000 fb54 	bl	800e778 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f7fd ffc5 	bl	800c060 <pbuf_free>
        return;
 800e0d6:	e1f0      	b.n	800e4ba <tcp_input+0x7d2>
        continue;
 800e0d8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0da:	69fb      	ldr	r3, [r7, #28]
 800e0dc:	68db      	ldr	r3, [r3, #12]
 800e0de:	61fb      	str	r3, [r7, #28]
 800e0e0:	69fb      	ldr	r3, [r7, #28]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d1bc      	bne.n	800e060 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e0ea:	4b51      	ldr	r3, [pc, #324]	; (800e230 <tcp_input+0x548>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	617b      	str	r3, [r7, #20]
 800e0f0:	e02a      	b.n	800e148 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	7a1b      	ldrb	r3, [r3, #8]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d00c      	beq.n	800e114 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	7a1a      	ldrb	r2, [r3, #8]
 800e0fe:	4b44      	ldr	r3, [pc, #272]	; (800e210 <tcp_input+0x528>)
 800e100:	685b      	ldr	r3, [r3, #4]
 800e102:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e106:	3301      	adds	r3, #1
 800e108:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d002      	beq.n	800e114 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	61bb      	str	r3, [r7, #24]
        continue;
 800e112:	e016      	b.n	800e142 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	8ada      	ldrh	r2, [r3, #22]
 800e118:	4b3c      	ldr	r3, [pc, #240]	; (800e20c <tcp_input+0x524>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	885b      	ldrh	r3, [r3, #2]
 800e11e:	b29b      	uxth	r3, r3
 800e120:	429a      	cmp	r2, r3
 800e122:	d10c      	bne.n	800e13e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e124:	697b      	ldr	r3, [r7, #20]
 800e126:	681a      	ldr	r2, [r3, #0]
 800e128:	4b39      	ldr	r3, [pc, #228]	; (800e210 <tcp_input+0x528>)
 800e12a:	695b      	ldr	r3, [r3, #20]
 800e12c:	429a      	cmp	r2, r3
 800e12e:	d00f      	beq.n	800e150 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d00d      	beq.n	800e152 <tcp_input+0x46a>
 800e136:	697b      	ldr	r3, [r7, #20]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d009      	beq.n	800e152 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	68db      	ldr	r3, [r3, #12]
 800e146:	617b      	str	r3, [r7, #20]
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d1d1      	bne.n	800e0f2 <tcp_input+0x40a>
 800e14e:	e000      	b.n	800e152 <tcp_input+0x46a>
            break;
 800e150:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e152:	697b      	ldr	r3, [r7, #20]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d014      	beq.n	800e182 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e158:	69bb      	ldr	r3, [r7, #24]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d00a      	beq.n	800e174 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	68da      	ldr	r2, [r3, #12]
 800e162:	69bb      	ldr	r3, [r7, #24]
 800e164:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e166:	4b32      	ldr	r3, [pc, #200]	; (800e230 <tcp_input+0x548>)
 800e168:	681a      	ldr	r2, [r3, #0]
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e16e:	4a30      	ldr	r2, [pc, #192]	; (800e230 <tcp_input+0x548>)
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e174:	6978      	ldr	r0, [r7, #20]
 800e176:	f000 fa01 	bl	800e57c <tcp_listen_input>
      }
      pbuf_free(p);
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f7fd ff70 	bl	800c060 <pbuf_free>
      return;
 800e180:	e19b      	b.n	800e4ba <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	2b00      	cmp	r3, #0
 800e186:	f000 8160 	beq.w	800e44a <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e18a:	4b2a      	ldr	r3, [pc, #168]	; (800e234 <tcp_input+0x54c>)
 800e18c:	2200      	movs	r2, #0
 800e18e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	891a      	ldrh	r2, [r3, #8]
 800e194:	4b27      	ldr	r3, [pc, #156]	; (800e234 <tcp_input+0x54c>)
 800e196:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e198:	4a26      	ldr	r2, [pc, #152]	; (800e234 <tcp_input+0x54c>)
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e19e:	4b1b      	ldr	r3, [pc, #108]	; (800e20c <tcp_input+0x524>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4a24      	ldr	r2, [pc, #144]	; (800e234 <tcp_input+0x54c>)
 800e1a4:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e1a6:	4b24      	ldr	r3, [pc, #144]	; (800e238 <tcp_input+0x550>)
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e1ac:	4b23      	ldr	r3, [pc, #140]	; (800e23c <tcp_input+0x554>)
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e1b2:	4b23      	ldr	r3, [pc, #140]	; (800e240 <tcp_input+0x558>)
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e1b8:	4b22      	ldr	r3, [pc, #136]	; (800e244 <tcp_input+0x55c>)
 800e1ba:	781b      	ldrb	r3, [r3, #0]
 800e1bc:	f003 0308 	and.w	r3, r3, #8
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d006      	beq.n	800e1d2 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	7b5b      	ldrb	r3, [r3, #13]
 800e1c8:	f043 0301 	orr.w	r3, r3, #1
 800e1cc:	b2da      	uxtb	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e1d2:	69fb      	ldr	r3, [r7, #28]
 800e1d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d038      	beq.n	800e24c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e1da:	69f8      	ldr	r0, [r7, #28]
 800e1dc:	f7ff f93e 	bl	800d45c <tcp_process_refused_data>
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	f113 0f0d 	cmn.w	r3, #13
 800e1e6:	d007      	beq.n	800e1f8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e1e8:	69fb      	ldr	r3, [r7, #28]
 800e1ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d02d      	beq.n	800e24c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e1f0:	4b15      	ldr	r3, [pc, #84]	; (800e248 <tcp_input+0x560>)
 800e1f2:	881b      	ldrh	r3, [r3, #0]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d029      	beq.n	800e24c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e1f8:	69fb      	ldr	r3, [r7, #28]
 800e1fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	f040 8104 	bne.w	800e40a <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e202:	69f8      	ldr	r0, [r7, #28]
 800e204:	f003 f9be 	bl	8011584 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e208:	e0ff      	b.n	800e40a <tcp_input+0x722>
 800e20a:	bf00      	nop
 800e20c:	20004b84 	.word	0x20004b84
 800e210:	2000f57c 	.word	0x2000f57c
 800e214:	0801aa9c 	.word	0x0801aa9c
 800e218:	0801abc8 	.word	0x0801abc8
 800e21c:	0801aae8 	.word	0x0801aae8
 800e220:	20012cb0 	.word	0x20012cb0
 800e224:	0801abf4 	.word	0x0801abf4
 800e228:	20012cc0 	.word	0x20012cc0
 800e22c:	0801ac20 	.word	0x0801ac20
 800e230:	20012cb8 	.word	0x20012cb8
 800e234:	20004b74 	.word	0x20004b74
 800e238:	20004ba4 	.word	0x20004ba4
 800e23c:	20004ba1 	.word	0x20004ba1
 800e240:	20004b9c 	.word	0x20004b9c
 800e244:	20004ba0 	.word	0x20004ba0
 800e248:	20004b9e 	.word	0x20004b9e
      }
    }
    tcp_input_pcb = pcb;
 800e24c:	4a9c      	ldr	r2, [pc, #624]	; (800e4c0 <tcp_input+0x7d8>)
 800e24e:	69fb      	ldr	r3, [r7, #28]
 800e250:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e252:	69f8      	ldr	r0, [r7, #28]
 800e254:	f000 fb0a 	bl	800e86c <tcp_process>
 800e258:	4603      	mov	r3, r0
 800e25a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e25c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e260:	f113 0f0d 	cmn.w	r3, #13
 800e264:	f000 80d3 	beq.w	800e40e <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800e268:	4b96      	ldr	r3, [pc, #600]	; (800e4c4 <tcp_input+0x7dc>)
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	f003 0308 	and.w	r3, r3, #8
 800e270:	2b00      	cmp	r3, #0
 800e272:	d015      	beq.n	800e2a0 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e274:	69fb      	ldr	r3, [r7, #28]
 800e276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d008      	beq.n	800e290 <tcp_input+0x5a8>
 800e27e:	69fb      	ldr	r3, [r7, #28]
 800e280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e284:	69fa      	ldr	r2, [r7, #28]
 800e286:	6912      	ldr	r2, [r2, #16]
 800e288:	f06f 010d 	mvn.w	r1, #13
 800e28c:	4610      	mov	r0, r2
 800e28e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e290:	69f9      	ldr	r1, [r7, #28]
 800e292:	488d      	ldr	r0, [pc, #564]	; (800e4c8 <tcp_input+0x7e0>)
 800e294:	f7ff fbb0 	bl	800d9f8 <tcp_pcb_remove>
        tcp_free(pcb);
 800e298:	69f8      	ldr	r0, [r7, #28]
 800e29a:	f7fe f99d 	bl	800c5d8 <tcp_free>
 800e29e:	e0c1      	b.n	800e424 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e2a4:	4b89      	ldr	r3, [pc, #548]	; (800e4cc <tcp_input+0x7e4>)
 800e2a6:	881b      	ldrh	r3, [r3, #0]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d01d      	beq.n	800e2e8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e2ac:	4b87      	ldr	r3, [pc, #540]	; (800e4cc <tcp_input+0x7e4>)
 800e2ae:	881b      	ldrh	r3, [r3, #0]
 800e2b0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e2b2:	69fb      	ldr	r3, [r7, #28]
 800e2b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d00a      	beq.n	800e2d2 <tcp_input+0x5ea>
 800e2bc:	69fb      	ldr	r3, [r7, #28]
 800e2be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e2c2:	69fa      	ldr	r2, [r7, #28]
 800e2c4:	6910      	ldr	r0, [r2, #16]
 800e2c6:	89fa      	ldrh	r2, [r7, #14]
 800e2c8:	69f9      	ldr	r1, [r7, #28]
 800e2ca:	4798      	blx	r3
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	74fb      	strb	r3, [r7, #19]
 800e2d0:	e001      	b.n	800e2d6 <tcp_input+0x5ee>
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e2d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e2da:	f113 0f0d 	cmn.w	r3, #13
 800e2de:	f000 8098 	beq.w	800e412 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800e2e2:	4b7a      	ldr	r3, [pc, #488]	; (800e4cc <tcp_input+0x7e4>)
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800e2e8:	69f8      	ldr	r0, [r7, #28]
 800e2ea:	f000 f907 	bl	800e4fc <tcp_input_delayed_close>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	f040 8090 	bne.w	800e416 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800e2f6:	4b76      	ldr	r3, [pc, #472]	; (800e4d0 <tcp_input+0x7e8>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d041      	beq.n	800e382 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e2fe:	69fb      	ldr	r3, [r7, #28]
 800e300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e302:	2b00      	cmp	r3, #0
 800e304:	d006      	beq.n	800e314 <tcp_input+0x62c>
 800e306:	4b73      	ldr	r3, [pc, #460]	; (800e4d4 <tcp_input+0x7ec>)
 800e308:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800e30c:	4972      	ldr	r1, [pc, #456]	; (800e4d8 <tcp_input+0x7f0>)
 800e30e:	4873      	ldr	r0, [pc, #460]	; (800e4dc <tcp_input+0x7f4>)
 800e310:	f008 ffec 	bl	80172ec <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e314:	69fb      	ldr	r3, [r7, #28]
 800e316:	8b5b      	ldrh	r3, [r3, #26]
 800e318:	f003 0310 	and.w	r3, r3, #16
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d008      	beq.n	800e332 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800e320:	4b6b      	ldr	r3, [pc, #428]	; (800e4d0 <tcp_input+0x7e8>)
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	4618      	mov	r0, r3
 800e326:	f7fd fe9b 	bl	800c060 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800e32a:	69f8      	ldr	r0, [r7, #28]
 800e32c:	f7fe fc3c 	bl	800cba8 <tcp_abort>
            goto aborted;
 800e330:	e078      	b.n	800e424 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e332:	69fb      	ldr	r3, [r7, #28]
 800e334:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d00c      	beq.n	800e356 <tcp_input+0x66e>
 800e33c:	69fb      	ldr	r3, [r7, #28]
 800e33e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e342:	69fb      	ldr	r3, [r7, #28]
 800e344:	6918      	ldr	r0, [r3, #16]
 800e346:	4b62      	ldr	r3, [pc, #392]	; (800e4d0 <tcp_input+0x7e8>)
 800e348:	681a      	ldr	r2, [r3, #0]
 800e34a:	2300      	movs	r3, #0
 800e34c:	69f9      	ldr	r1, [r7, #28]
 800e34e:	47a0      	blx	r4
 800e350:	4603      	mov	r3, r0
 800e352:	74fb      	strb	r3, [r7, #19]
 800e354:	e008      	b.n	800e368 <tcp_input+0x680>
 800e356:	4b5e      	ldr	r3, [pc, #376]	; (800e4d0 <tcp_input+0x7e8>)
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	2300      	movs	r3, #0
 800e35c:	69f9      	ldr	r1, [r7, #28]
 800e35e:	2000      	movs	r0, #0
 800e360:	f7ff f952 	bl	800d608 <tcp_recv_null>
 800e364:	4603      	mov	r3, r0
 800e366:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800e368:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e36c:	f113 0f0d 	cmn.w	r3, #13
 800e370:	d053      	beq.n	800e41a <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800e372:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d003      	beq.n	800e382 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800e37a:	4b55      	ldr	r3, [pc, #340]	; (800e4d0 <tcp_input+0x7e8>)
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	69fb      	ldr	r3, [r7, #28]
 800e380:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800e382:	4b50      	ldr	r3, [pc, #320]	; (800e4c4 <tcp_input+0x7dc>)
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	f003 0320 	and.w	r3, r3, #32
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d030      	beq.n	800e3f0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800e38e:	69fb      	ldr	r3, [r7, #28]
 800e390:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e392:	2b00      	cmp	r3, #0
 800e394:	d009      	beq.n	800e3aa <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e396:	69fb      	ldr	r3, [r7, #28]
 800e398:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e39a:	7b5a      	ldrb	r2, [r3, #13]
 800e39c:	69fb      	ldr	r3, [r7, #28]
 800e39e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e3a0:	f042 0220 	orr.w	r2, r2, #32
 800e3a4:	b2d2      	uxtb	r2, r2
 800e3a6:	735a      	strb	r2, [r3, #13]
 800e3a8:	e022      	b.n	800e3f0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3aa:	69fb      	ldr	r3, [r7, #28]
 800e3ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e3ae:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e3b2:	d005      	beq.n	800e3c0 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e3b8:	3301      	adds	r3, #1
 800e3ba:	b29a      	uxth	r2, r3
 800e3bc:	69fb      	ldr	r3, [r7, #28]
 800e3be:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800e3c0:	69fb      	ldr	r3, [r7, #28]
 800e3c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00b      	beq.n	800e3e2 <tcp_input+0x6fa>
 800e3ca:	69fb      	ldr	r3, [r7, #28]
 800e3cc:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	6918      	ldr	r0, [r3, #16]
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	69f9      	ldr	r1, [r7, #28]
 800e3da:	47a0      	blx	r4
 800e3dc:	4603      	mov	r3, r0
 800e3de:	74fb      	strb	r3, [r7, #19]
 800e3e0:	e001      	b.n	800e3e6 <tcp_input+0x6fe>
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e3e6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3ea:	f113 0f0d 	cmn.w	r3, #13
 800e3ee:	d016      	beq.n	800e41e <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800e3f0:	4b33      	ldr	r3, [pc, #204]	; (800e4c0 <tcp_input+0x7d8>)
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e3f6:	69f8      	ldr	r0, [r7, #28]
 800e3f8:	f000 f880 	bl	800e4fc <tcp_input_delayed_close>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d10f      	bne.n	800e422 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800e402:	69f8      	ldr	r0, [r7, #28]
 800e404:	f002 fab8 	bl	8010978 <tcp_output>
 800e408:	e00c      	b.n	800e424 <tcp_input+0x73c>
        goto aborted;
 800e40a:	bf00      	nop
 800e40c:	e00a      	b.n	800e424 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800e40e:	bf00      	nop
 800e410:	e008      	b.n	800e424 <tcp_input+0x73c>
              goto aborted;
 800e412:	bf00      	nop
 800e414:	e006      	b.n	800e424 <tcp_input+0x73c>
          goto aborted;
 800e416:	bf00      	nop
 800e418:	e004      	b.n	800e424 <tcp_input+0x73c>
            goto aborted;
 800e41a:	bf00      	nop
 800e41c:	e002      	b.n	800e424 <tcp_input+0x73c>
              goto aborted;
 800e41e:	bf00      	nop
 800e420:	e000      	b.n	800e424 <tcp_input+0x73c>
          goto aborted;
 800e422:	bf00      	nop
    tcp_input_pcb = NULL;
 800e424:	4b26      	ldr	r3, [pc, #152]	; (800e4c0 <tcp_input+0x7d8>)
 800e426:	2200      	movs	r2, #0
 800e428:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800e42a:	4b29      	ldr	r3, [pc, #164]	; (800e4d0 <tcp_input+0x7e8>)
 800e42c:	2200      	movs	r2, #0
 800e42e:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800e430:	4b2b      	ldr	r3, [pc, #172]	; (800e4e0 <tcp_input+0x7f8>)
 800e432:	685b      	ldr	r3, [r3, #4]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d03f      	beq.n	800e4b8 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800e438:	4b29      	ldr	r3, [pc, #164]	; (800e4e0 <tcp_input+0x7f8>)
 800e43a:	685b      	ldr	r3, [r3, #4]
 800e43c:	4618      	mov	r0, r3
 800e43e:	f7fd fe0f 	bl	800c060 <pbuf_free>
      inseg.p = NULL;
 800e442:	4b27      	ldr	r3, [pc, #156]	; (800e4e0 <tcp_input+0x7f8>)
 800e444:	2200      	movs	r2, #0
 800e446:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800e448:	e036      	b.n	800e4b8 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e44a:	4b26      	ldr	r3, [pc, #152]	; (800e4e4 <tcp_input+0x7fc>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	899b      	ldrh	r3, [r3, #12]
 800e450:	b29b      	uxth	r3, r3
 800e452:	4618      	mov	r0, r3
 800e454:	f7fc fa4c 	bl	800a8f0 <lwip_htons>
 800e458:	4603      	mov	r3, r0
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	f003 0304 	and.w	r3, r3, #4
 800e460:	2b00      	cmp	r3, #0
 800e462:	d118      	bne.n	800e496 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e464:	4b20      	ldr	r3, [pc, #128]	; (800e4e8 <tcp_input+0x800>)
 800e466:	6819      	ldr	r1, [r3, #0]
 800e468:	4b20      	ldr	r3, [pc, #128]	; (800e4ec <tcp_input+0x804>)
 800e46a:	881b      	ldrh	r3, [r3, #0]
 800e46c:	461a      	mov	r2, r3
 800e46e:	4b20      	ldr	r3, [pc, #128]	; (800e4f0 <tcp_input+0x808>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e474:	4b1b      	ldr	r3, [pc, #108]	; (800e4e4 <tcp_input+0x7fc>)
 800e476:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e478:	885b      	ldrh	r3, [r3, #2]
 800e47a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e47c:	4a19      	ldr	r2, [pc, #100]	; (800e4e4 <tcp_input+0x7fc>)
 800e47e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e480:	8812      	ldrh	r2, [r2, #0]
 800e482:	b292      	uxth	r2, r2
 800e484:	9202      	str	r2, [sp, #8]
 800e486:	9301      	str	r3, [sp, #4]
 800e488:	4b1a      	ldr	r3, [pc, #104]	; (800e4f4 <tcp_input+0x80c>)
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	4b1a      	ldr	r3, [pc, #104]	; (800e4f8 <tcp_input+0x810>)
 800e48e:	4602      	mov	r2, r0
 800e490:	2000      	movs	r0, #0
 800e492:	f003 f825 	bl	80114e0 <tcp_rst>
    pbuf_free(p);
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f7fd fde2 	bl	800c060 <pbuf_free>
  return;
 800e49c:	e00c      	b.n	800e4b8 <tcp_input+0x7d0>
    goto dropped;
 800e49e:	bf00      	nop
 800e4a0:	e006      	b.n	800e4b0 <tcp_input+0x7c8>
    goto dropped;
 800e4a2:	bf00      	nop
 800e4a4:	e004      	b.n	800e4b0 <tcp_input+0x7c8>
    goto dropped;
 800e4a6:	bf00      	nop
 800e4a8:	e002      	b.n	800e4b0 <tcp_input+0x7c8>
      goto dropped;
 800e4aa:	bf00      	nop
 800e4ac:	e000      	b.n	800e4b0 <tcp_input+0x7c8>
      goto dropped;
 800e4ae:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f7fd fdd5 	bl	800c060 <pbuf_free>
 800e4b6:	e000      	b.n	800e4ba <tcp_input+0x7d2>
  return;
 800e4b8:	bf00      	nop
}
 800e4ba:	3724      	adds	r7, #36	; 0x24
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	bd90      	pop	{r4, r7, pc}
 800e4c0:	20012cc4 	.word	0x20012cc4
 800e4c4:	20004ba1 	.word	0x20004ba1
 800e4c8:	20012cb0 	.word	0x20012cb0
 800e4cc:	20004b9c 	.word	0x20004b9c
 800e4d0:	20004ba4 	.word	0x20004ba4
 800e4d4:	0801aa9c 	.word	0x0801aa9c
 800e4d8:	0801ac50 	.word	0x0801ac50
 800e4dc:	0801aae8 	.word	0x0801aae8
 800e4e0:	20004b74 	.word	0x20004b74
 800e4e4:	20004b84 	.word	0x20004b84
 800e4e8:	20004b98 	.word	0x20004b98
 800e4ec:	20004b9e 	.word	0x20004b9e
 800e4f0:	20004b94 	.word	0x20004b94
 800e4f4:	2000f58c 	.word	0x2000f58c
 800e4f8:	2000f590 	.word	0x2000f590

0800e4fc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b082      	sub	sp, #8
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d106      	bne.n	800e518 <tcp_input_delayed_close+0x1c>
 800e50a:	4b17      	ldr	r3, [pc, #92]	; (800e568 <tcp_input_delayed_close+0x6c>)
 800e50c:	f240 225a 	movw	r2, #602	; 0x25a
 800e510:	4916      	ldr	r1, [pc, #88]	; (800e56c <tcp_input_delayed_close+0x70>)
 800e512:	4817      	ldr	r0, [pc, #92]	; (800e570 <tcp_input_delayed_close+0x74>)
 800e514:	f008 feea 	bl	80172ec <iprintf>

  if (recv_flags & TF_CLOSED) {
 800e518:	4b16      	ldr	r3, [pc, #88]	; (800e574 <tcp_input_delayed_close+0x78>)
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	f003 0310 	and.w	r3, r3, #16
 800e520:	2b00      	cmp	r3, #0
 800e522:	d01c      	beq.n	800e55e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	8b5b      	ldrh	r3, [r3, #26]
 800e528:	f003 0310 	and.w	r3, r3, #16
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d10d      	bne.n	800e54c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e536:	2b00      	cmp	r3, #0
 800e538:	d008      	beq.n	800e54c <tcp_input_delayed_close+0x50>
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e540:	687a      	ldr	r2, [r7, #4]
 800e542:	6912      	ldr	r2, [r2, #16]
 800e544:	f06f 010e 	mvn.w	r1, #14
 800e548:	4610      	mov	r0, r2
 800e54a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e54c:	6879      	ldr	r1, [r7, #4]
 800e54e:	480a      	ldr	r0, [pc, #40]	; (800e578 <tcp_input_delayed_close+0x7c>)
 800e550:	f7ff fa52 	bl	800d9f8 <tcp_pcb_remove>
    tcp_free(pcb);
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	f7fe f83f 	bl	800c5d8 <tcp_free>
    return 1;
 800e55a:	2301      	movs	r3, #1
 800e55c:	e000      	b.n	800e560 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800e55e:	2300      	movs	r3, #0
}
 800e560:	4618      	mov	r0, r3
 800e562:	3708      	adds	r7, #8
 800e564:	46bd      	mov	sp, r7
 800e566:	bd80      	pop	{r7, pc}
 800e568:	0801aa9c 	.word	0x0801aa9c
 800e56c:	0801ac6c 	.word	0x0801ac6c
 800e570:	0801aae8 	.word	0x0801aae8
 800e574:	20004ba1 	.word	0x20004ba1
 800e578:	20012cb0 	.word	0x20012cb0

0800e57c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800e57c:	b590      	push	{r4, r7, lr}
 800e57e:	b08b      	sub	sp, #44	; 0x2c
 800e580:	af04      	add	r7, sp, #16
 800e582:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800e584:	4b6f      	ldr	r3, [pc, #444]	; (800e744 <tcp_listen_input+0x1c8>)
 800e586:	781b      	ldrb	r3, [r3, #0]
 800e588:	f003 0304 	and.w	r3, r3, #4
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	f040 80d2 	bne.w	800e736 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d106      	bne.n	800e5a6 <tcp_listen_input+0x2a>
 800e598:	4b6b      	ldr	r3, [pc, #428]	; (800e748 <tcp_listen_input+0x1cc>)
 800e59a:	f240 2281 	movw	r2, #641	; 0x281
 800e59e:	496b      	ldr	r1, [pc, #428]	; (800e74c <tcp_listen_input+0x1d0>)
 800e5a0:	486b      	ldr	r0, [pc, #428]	; (800e750 <tcp_listen_input+0x1d4>)
 800e5a2:	f008 fea3 	bl	80172ec <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800e5a6:	4b67      	ldr	r3, [pc, #412]	; (800e744 <tcp_listen_input+0x1c8>)
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	f003 0310 	and.w	r3, r3, #16
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d019      	beq.n	800e5e6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5b2:	4b68      	ldr	r3, [pc, #416]	; (800e754 <tcp_listen_input+0x1d8>)
 800e5b4:	6819      	ldr	r1, [r3, #0]
 800e5b6:	4b68      	ldr	r3, [pc, #416]	; (800e758 <tcp_listen_input+0x1dc>)
 800e5b8:	881b      	ldrh	r3, [r3, #0]
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	4b67      	ldr	r3, [pc, #412]	; (800e75c <tcp_listen_input+0x1e0>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e5c2:	4b67      	ldr	r3, [pc, #412]	; (800e760 <tcp_listen_input+0x1e4>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5c6:	885b      	ldrh	r3, [r3, #2]
 800e5c8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e5ca:	4a65      	ldr	r2, [pc, #404]	; (800e760 <tcp_listen_input+0x1e4>)
 800e5cc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5ce:	8812      	ldrh	r2, [r2, #0]
 800e5d0:	b292      	uxth	r2, r2
 800e5d2:	9202      	str	r2, [sp, #8]
 800e5d4:	9301      	str	r3, [sp, #4]
 800e5d6:	4b63      	ldr	r3, [pc, #396]	; (800e764 <tcp_listen_input+0x1e8>)
 800e5d8:	9300      	str	r3, [sp, #0]
 800e5da:	4b63      	ldr	r3, [pc, #396]	; (800e768 <tcp_listen_input+0x1ec>)
 800e5dc:	4602      	mov	r2, r0
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	f002 ff7e 	bl	80114e0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800e5e4:	e0a9      	b.n	800e73a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800e5e6:	4b57      	ldr	r3, [pc, #348]	; (800e744 <tcp_listen_input+0x1c8>)
 800e5e8:	781b      	ldrb	r3, [r3, #0]
 800e5ea:	f003 0302 	and.w	r3, r3, #2
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	f000 80a3 	beq.w	800e73a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	7d5b      	ldrb	r3, [r3, #21]
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f7ff f929 	bl	800d850 <tcp_alloc>
 800e5fe:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d111      	bne.n	800e62a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	699b      	ldr	r3, [r3, #24]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d00a      	beq.n	800e624 <tcp_listen_input+0xa8>
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	699b      	ldr	r3, [r3, #24]
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	6910      	ldr	r0, [r2, #16]
 800e616:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e61a:	2100      	movs	r1, #0
 800e61c:	4798      	blx	r3
 800e61e:	4603      	mov	r3, r0
 800e620:	73bb      	strb	r3, [r7, #14]
      return;
 800e622:	e08b      	b.n	800e73c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e624:	23f0      	movs	r3, #240	; 0xf0
 800e626:	73bb      	strb	r3, [r7, #14]
      return;
 800e628:	e088      	b.n	800e73c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e62a:	4b50      	ldr	r3, [pc, #320]	; (800e76c <tcp_listen_input+0x1f0>)
 800e62c:	695a      	ldr	r2, [r3, #20]
 800e62e:	697b      	ldr	r3, [r7, #20]
 800e630:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800e632:	4b4e      	ldr	r3, [pc, #312]	; (800e76c <tcp_listen_input+0x1f0>)
 800e634:	691a      	ldr	r2, [r3, #16]
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	8ada      	ldrh	r2, [r3, #22]
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800e642:	4b47      	ldr	r3, [pc, #284]	; (800e760 <tcp_listen_input+0x1e4>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	881b      	ldrh	r3, [r3, #0]
 800e648:	b29a      	uxth	r2, r3
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800e64e:	697b      	ldr	r3, [r7, #20]
 800e650:	2203      	movs	r2, #3
 800e652:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800e654:	4b41      	ldr	r3, [pc, #260]	; (800e75c <tcp_listen_input+0x1e0>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	1c5a      	adds	r2, r3, #1
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e662:	697b      	ldr	r3, [r7, #20]
 800e664:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800e666:	6978      	ldr	r0, [r7, #20]
 800e668:	f7ff fa5a 	bl	800db20 <tcp_next_iss>
 800e66c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800e66e:	697b      	ldr	r3, [r7, #20]
 800e670:	693a      	ldr	r2, [r7, #16]
 800e672:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	693a      	ldr	r2, [r7, #16]
 800e678:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	693a      	ldr	r2, [r7, #16]
 800e67e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800e680:	697b      	ldr	r3, [r7, #20]
 800e682:	693a      	ldr	r2, [r7, #16]
 800e684:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e686:	4b35      	ldr	r3, [pc, #212]	; (800e75c <tcp_listen_input+0x1e0>)
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	1e5a      	subs	r2, r3, #1
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	691a      	ldr	r2, [r3, #16]
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	687a      	ldr	r2, [r7, #4]
 800e69c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	7a5b      	ldrb	r3, [r3, #9]
 800e6a2:	f003 030c 	and.w	r3, r3, #12
 800e6a6:	b2da      	uxtb	r2, r3
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	7a1a      	ldrb	r2, [r3, #8]
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800e6b4:	4b2e      	ldr	r3, [pc, #184]	; (800e770 <tcp_listen_input+0x1f4>)
 800e6b6:	681a      	ldr	r2, [r3, #0]
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	60da      	str	r2, [r3, #12]
 800e6bc:	4a2c      	ldr	r2, [pc, #176]	; (800e770 <tcp_listen_input+0x1f4>)
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	6013      	str	r3, [r2, #0]
 800e6c2:	f003 f8cf 	bl	8011864 <tcp_timer_needed>
 800e6c6:	4b2b      	ldr	r3, [pc, #172]	; (800e774 <tcp_listen_input+0x1f8>)
 800e6c8:	2201      	movs	r2, #1
 800e6ca:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e6cc:	6978      	ldr	r0, [r7, #20]
 800e6ce:	f001 fd8d 	bl	80101ec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e6d2:	4b23      	ldr	r3, [pc, #140]	; (800e760 <tcp_listen_input+0x1e4>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	89db      	ldrh	r3, [r3, #14]
 800e6d8:	b29a      	uxth	r2, r3
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800e6e0:	697b      	ldr	r3, [r7, #20]
 800e6e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	3304      	adds	r3, #4
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	f006 fe5d 	bl	80153b4 <ip4_route>
 800e6fa:	4601      	mov	r1, r0
 800e6fc:	697b      	ldr	r3, [r7, #20]
 800e6fe:	3304      	adds	r3, #4
 800e700:	461a      	mov	r2, r3
 800e702:	4620      	mov	r0, r4
 800e704:	f7ff fa32 	bl	800db6c <tcp_eff_send_mss_netif>
 800e708:	4603      	mov	r3, r0
 800e70a:	461a      	mov	r2, r3
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e710:	2112      	movs	r1, #18
 800e712:	6978      	ldr	r0, [r7, #20]
 800e714:	f002 f842 	bl	801079c <tcp_enqueue_flags>
 800e718:	4603      	mov	r3, r0
 800e71a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800e71c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d004      	beq.n	800e72e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800e724:	2100      	movs	r1, #0
 800e726:	6978      	ldr	r0, [r7, #20]
 800e728:	f7fe f980 	bl	800ca2c <tcp_abandon>
      return;
 800e72c:	e006      	b.n	800e73c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800e72e:	6978      	ldr	r0, [r7, #20]
 800e730:	f002 f922 	bl	8010978 <tcp_output>
  return;
 800e734:	e001      	b.n	800e73a <tcp_listen_input+0x1be>
    return;
 800e736:	bf00      	nop
 800e738:	e000      	b.n	800e73c <tcp_listen_input+0x1c0>
  return;
 800e73a:	bf00      	nop
}
 800e73c:	371c      	adds	r7, #28
 800e73e:	46bd      	mov	sp, r7
 800e740:	bd90      	pop	{r4, r7, pc}
 800e742:	bf00      	nop
 800e744:	20004ba0 	.word	0x20004ba0
 800e748:	0801aa9c 	.word	0x0801aa9c
 800e74c:	0801ac94 	.word	0x0801ac94
 800e750:	0801aae8 	.word	0x0801aae8
 800e754:	20004b98 	.word	0x20004b98
 800e758:	20004b9e 	.word	0x20004b9e
 800e75c:	20004b94 	.word	0x20004b94
 800e760:	20004b84 	.word	0x20004b84
 800e764:	2000f58c 	.word	0x2000f58c
 800e768:	2000f590 	.word	0x2000f590
 800e76c:	2000f57c 	.word	0x2000f57c
 800e770:	20012cb0 	.word	0x20012cb0
 800e774:	20012cac 	.word	0x20012cac

0800e778 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b086      	sub	sp, #24
 800e77c:	af04      	add	r7, sp, #16
 800e77e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800e780:	4b2f      	ldr	r3, [pc, #188]	; (800e840 <tcp_timewait_input+0xc8>)
 800e782:	781b      	ldrb	r3, [r3, #0]
 800e784:	f003 0304 	and.w	r3, r3, #4
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d153      	bne.n	800e834 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d106      	bne.n	800e7a0 <tcp_timewait_input+0x28>
 800e792:	4b2c      	ldr	r3, [pc, #176]	; (800e844 <tcp_timewait_input+0xcc>)
 800e794:	f240 22ee 	movw	r2, #750	; 0x2ee
 800e798:	492b      	ldr	r1, [pc, #172]	; (800e848 <tcp_timewait_input+0xd0>)
 800e79a:	482c      	ldr	r0, [pc, #176]	; (800e84c <tcp_timewait_input+0xd4>)
 800e79c:	f008 fda6 	bl	80172ec <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800e7a0:	4b27      	ldr	r3, [pc, #156]	; (800e840 <tcp_timewait_input+0xc8>)
 800e7a2:	781b      	ldrb	r3, [r3, #0]
 800e7a4:	f003 0302 	and.w	r3, r3, #2
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d02a      	beq.n	800e802 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e7ac:	4b28      	ldr	r3, [pc, #160]	; (800e850 <tcp_timewait_input+0xd8>)
 800e7ae:	681a      	ldr	r2, [r3, #0]
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7b4:	1ad3      	subs	r3, r2, r3
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	db2d      	blt.n	800e816 <tcp_timewait_input+0x9e>
 800e7ba:	4b25      	ldr	r3, [pc, #148]	; (800e850 <tcp_timewait_input+0xd8>)
 800e7bc:	681a      	ldr	r2, [r3, #0]
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7c2:	6879      	ldr	r1, [r7, #4]
 800e7c4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e7c6:	440b      	add	r3, r1
 800e7c8:	1ad3      	subs	r3, r2, r3
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	dc23      	bgt.n	800e816 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7ce:	4b21      	ldr	r3, [pc, #132]	; (800e854 <tcp_timewait_input+0xdc>)
 800e7d0:	6819      	ldr	r1, [r3, #0]
 800e7d2:	4b21      	ldr	r3, [pc, #132]	; (800e858 <tcp_timewait_input+0xe0>)
 800e7d4:	881b      	ldrh	r3, [r3, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	4b1d      	ldr	r3, [pc, #116]	; (800e850 <tcp_timewait_input+0xd8>)
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e7de:	4b1f      	ldr	r3, [pc, #124]	; (800e85c <tcp_timewait_input+0xe4>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7e2:	885b      	ldrh	r3, [r3, #2]
 800e7e4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e7e6:	4a1d      	ldr	r2, [pc, #116]	; (800e85c <tcp_timewait_input+0xe4>)
 800e7e8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e7ea:	8812      	ldrh	r2, [r2, #0]
 800e7ec:	b292      	uxth	r2, r2
 800e7ee:	9202      	str	r2, [sp, #8]
 800e7f0:	9301      	str	r3, [sp, #4]
 800e7f2:	4b1b      	ldr	r3, [pc, #108]	; (800e860 <tcp_timewait_input+0xe8>)
 800e7f4:	9300      	str	r3, [sp, #0]
 800e7f6:	4b1b      	ldr	r3, [pc, #108]	; (800e864 <tcp_timewait_input+0xec>)
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	6878      	ldr	r0, [r7, #4]
 800e7fc:	f002 fe70 	bl	80114e0 <tcp_rst>
      return;
 800e800:	e01b      	b.n	800e83a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800e802:	4b0f      	ldr	r3, [pc, #60]	; (800e840 <tcp_timewait_input+0xc8>)
 800e804:	781b      	ldrb	r3, [r3, #0]
 800e806:	f003 0301 	and.w	r3, r3, #1
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d003      	beq.n	800e816 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800e80e:	4b16      	ldr	r3, [pc, #88]	; (800e868 <tcp_timewait_input+0xf0>)
 800e810:	681a      	ldr	r2, [r3, #0]
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800e816:	4b10      	ldr	r3, [pc, #64]	; (800e858 <tcp_timewait_input+0xe0>)
 800e818:	881b      	ldrh	r3, [r3, #0]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d00c      	beq.n	800e838 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	8b5b      	ldrh	r3, [r3, #26]
 800e822:	f043 0302 	orr.w	r3, r3, #2
 800e826:	b29a      	uxth	r2, r3
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f002 f8a3 	bl	8010978 <tcp_output>
  }
  return;
 800e832:	e001      	b.n	800e838 <tcp_timewait_input+0xc0>
    return;
 800e834:	bf00      	nop
 800e836:	e000      	b.n	800e83a <tcp_timewait_input+0xc2>
  return;
 800e838:	bf00      	nop
}
 800e83a:	3708      	adds	r7, #8
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}
 800e840:	20004ba0 	.word	0x20004ba0
 800e844:	0801aa9c 	.word	0x0801aa9c
 800e848:	0801acb4 	.word	0x0801acb4
 800e84c:	0801aae8 	.word	0x0801aae8
 800e850:	20004b94 	.word	0x20004b94
 800e854:	20004b98 	.word	0x20004b98
 800e858:	20004b9e 	.word	0x20004b9e
 800e85c:	20004b84 	.word	0x20004b84
 800e860:	2000f58c 	.word	0x2000f58c
 800e864:	2000f590 	.word	0x2000f590
 800e868:	20012cb4 	.word	0x20012cb4

0800e86c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800e86c:	b590      	push	{r4, r7, lr}
 800e86e:	b08d      	sub	sp, #52	; 0x34
 800e870:	af04      	add	r7, sp, #16
 800e872:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800e874:	2300      	movs	r3, #0
 800e876:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800e878:	2300      	movs	r3, #0
 800e87a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d106      	bne.n	800e890 <tcp_process+0x24>
 800e882:	4ba5      	ldr	r3, [pc, #660]	; (800eb18 <tcp_process+0x2ac>)
 800e884:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800e888:	49a4      	ldr	r1, [pc, #656]	; (800eb1c <tcp_process+0x2b0>)
 800e88a:	48a5      	ldr	r0, [pc, #660]	; (800eb20 <tcp_process+0x2b4>)
 800e88c:	f008 fd2e 	bl	80172ec <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800e890:	4ba4      	ldr	r3, [pc, #656]	; (800eb24 <tcp_process+0x2b8>)
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	f003 0304 	and.w	r3, r3, #4
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d04e      	beq.n	800e93a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	7d1b      	ldrb	r3, [r3, #20]
 800e8a0:	2b02      	cmp	r3, #2
 800e8a2:	d108      	bne.n	800e8b6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e8a8:	4b9f      	ldr	r3, [pc, #636]	; (800eb28 <tcp_process+0x2bc>)
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	429a      	cmp	r2, r3
 800e8ae:	d123      	bne.n	800e8f8 <tcp_process+0x8c>
        acceptable = 1;
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	76fb      	strb	r3, [r7, #27]
 800e8b4:	e020      	b.n	800e8f8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e8ba:	4b9c      	ldr	r3, [pc, #624]	; (800eb2c <tcp_process+0x2c0>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d102      	bne.n	800e8c8 <tcp_process+0x5c>
        acceptable = 1;
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	76fb      	strb	r3, [r7, #27]
 800e8c6:	e017      	b.n	800e8f8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e8c8:	4b98      	ldr	r3, [pc, #608]	; (800eb2c <tcp_process+0x2c0>)
 800e8ca:	681a      	ldr	r2, [r3, #0]
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8d0:	1ad3      	subs	r3, r2, r3
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	db10      	blt.n	800e8f8 <tcp_process+0x8c>
 800e8d6:	4b95      	ldr	r3, [pc, #596]	; (800eb2c <tcp_process+0x2c0>)
 800e8d8:	681a      	ldr	r2, [r3, #0]
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8de:	6879      	ldr	r1, [r7, #4]
 800e8e0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e8e2:	440b      	add	r3, r1
 800e8e4:	1ad3      	subs	r3, r2, r3
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	dc06      	bgt.n	800e8f8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	8b5b      	ldrh	r3, [r3, #26]
 800e8ee:	f043 0302 	orr.w	r3, r3, #2
 800e8f2:	b29a      	uxth	r2, r3
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800e8f8:	7efb      	ldrb	r3, [r7, #27]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d01b      	beq.n	800e936 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	7d1b      	ldrb	r3, [r3, #20]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d106      	bne.n	800e914 <tcp_process+0xa8>
 800e906:	4b84      	ldr	r3, [pc, #528]	; (800eb18 <tcp_process+0x2ac>)
 800e908:	f44f 724e 	mov.w	r2, #824	; 0x338
 800e90c:	4988      	ldr	r1, [pc, #544]	; (800eb30 <tcp_process+0x2c4>)
 800e90e:	4884      	ldr	r0, [pc, #528]	; (800eb20 <tcp_process+0x2b4>)
 800e910:	f008 fcec 	bl	80172ec <iprintf>
      recv_flags |= TF_RESET;
 800e914:	4b87      	ldr	r3, [pc, #540]	; (800eb34 <tcp_process+0x2c8>)
 800e916:	781b      	ldrb	r3, [r3, #0]
 800e918:	f043 0308 	orr.w	r3, r3, #8
 800e91c:	b2da      	uxtb	r2, r3
 800e91e:	4b85      	ldr	r3, [pc, #532]	; (800eb34 <tcp_process+0x2c8>)
 800e920:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	8b5b      	ldrh	r3, [r3, #26]
 800e926:	f023 0301 	bic.w	r3, r3, #1
 800e92a:	b29a      	uxth	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800e930:	f06f 030d 	mvn.w	r3, #13
 800e934:	e37a      	b.n	800f02c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800e936:	2300      	movs	r3, #0
 800e938:	e378      	b.n	800f02c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e93a:	4b7a      	ldr	r3, [pc, #488]	; (800eb24 <tcp_process+0x2b8>)
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	f003 0302 	and.w	r3, r3, #2
 800e942:	2b00      	cmp	r3, #0
 800e944:	d010      	beq.n	800e968 <tcp_process+0xfc>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	7d1b      	ldrb	r3, [r3, #20]
 800e94a:	2b02      	cmp	r3, #2
 800e94c:	d00c      	beq.n	800e968 <tcp_process+0xfc>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	7d1b      	ldrb	r3, [r3, #20]
 800e952:	2b03      	cmp	r3, #3
 800e954:	d008      	beq.n	800e968 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	8b5b      	ldrh	r3, [r3, #26]
 800e95a:	f043 0302 	orr.w	r3, r3, #2
 800e95e:	b29a      	uxth	r2, r3
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800e964:	2300      	movs	r3, #0
 800e966:	e361      	b.n	800f02c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	8b5b      	ldrh	r3, [r3, #26]
 800e96c:	f003 0310 	and.w	r3, r3, #16
 800e970:	2b00      	cmp	r3, #0
 800e972:	d103      	bne.n	800e97c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800e974:	4b70      	ldr	r3, [pc, #448]	; (800eb38 <tcp_process+0x2cc>)
 800e976:	681a      	ldr	r2, [r3, #0]
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	2200      	movs	r2, #0
 800e988:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f001 fc2d 	bl	80101ec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	7d1b      	ldrb	r3, [r3, #20]
 800e996:	3b02      	subs	r3, #2
 800e998:	2b07      	cmp	r3, #7
 800e99a:	f200 8337 	bhi.w	800f00c <tcp_process+0x7a0>
 800e99e:	a201      	add	r2, pc, #4	; (adr r2, 800e9a4 <tcp_process+0x138>)
 800e9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a4:	0800e9c5 	.word	0x0800e9c5
 800e9a8:	0800ebf5 	.word	0x0800ebf5
 800e9ac:	0800ed6d 	.word	0x0800ed6d
 800e9b0:	0800ed97 	.word	0x0800ed97
 800e9b4:	0800eebb 	.word	0x0800eebb
 800e9b8:	0800ed6d 	.word	0x0800ed6d
 800e9bc:	0800ef47 	.word	0x0800ef47
 800e9c0:	0800efd7 	.word	0x0800efd7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e9c4:	4b57      	ldr	r3, [pc, #348]	; (800eb24 <tcp_process+0x2b8>)
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	f003 0310 	and.w	r3, r3, #16
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	f000 80e4 	beq.w	800eb9a <tcp_process+0x32e>
 800e9d2:	4b54      	ldr	r3, [pc, #336]	; (800eb24 <tcp_process+0x2b8>)
 800e9d4:	781b      	ldrb	r3, [r3, #0]
 800e9d6:	f003 0302 	and.w	r3, r3, #2
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	f000 80dd 	beq.w	800eb9a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9e4:	1c5a      	adds	r2, r3, #1
 800e9e6:	4b50      	ldr	r3, [pc, #320]	; (800eb28 <tcp_process+0x2bc>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	f040 80d5 	bne.w	800eb9a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800e9f0:	4b4e      	ldr	r3, [pc, #312]	; (800eb2c <tcp_process+0x2c0>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	1c5a      	adds	r2, r3, #1
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800ea02:	4b49      	ldr	r3, [pc, #292]	; (800eb28 <tcp_process+0x2bc>)
 800ea04:	681a      	ldr	r2, [r3, #0]
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800ea0a:	4b4c      	ldr	r3, [pc, #304]	; (800eb3c <tcp_process+0x2d0>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	89db      	ldrh	r3, [r3, #14]
 800ea10:	b29a      	uxth	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800ea24:	4b41      	ldr	r3, [pc, #260]	; (800eb2c <tcp_process+0x2c0>)
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	1e5a      	subs	r2, r3, #1
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	2204      	movs	r2, #4
 800ea32:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	3304      	adds	r3, #4
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f006 fcb9 	bl	80153b4 <ip4_route>
 800ea42:	4601      	mov	r1, r0
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	3304      	adds	r3, #4
 800ea48:	461a      	mov	r2, r3
 800ea4a:	4620      	mov	r0, r4
 800ea4c:	f7ff f88e 	bl	800db6c <tcp_eff_send_mss_netif>
 800ea50:	4603      	mov	r3, r0
 800ea52:	461a      	mov	r2, r3
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea5c:	009a      	lsls	r2, r3, #2
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea62:	005b      	lsls	r3, r3, #1
 800ea64:	f241 111c 	movw	r1, #4380	; 0x111c
 800ea68:	428b      	cmp	r3, r1
 800ea6a:	bf38      	it	cc
 800ea6c:	460b      	movcc	r3, r1
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d204      	bcs.n	800ea7c <tcp_process+0x210>
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	e00d      	b.n	800ea98 <tcp_process+0x22c>
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea80:	005b      	lsls	r3, r3, #1
 800ea82:	f241 121c 	movw	r2, #4380	; 0x111c
 800ea86:	4293      	cmp	r3, r2
 800ea88:	d904      	bls.n	800ea94 <tcp_process+0x228>
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea8e:	005b      	lsls	r3, r3, #1
 800ea90:	b29b      	uxth	r3, r3
 800ea92:	e001      	b.n	800ea98 <tcp_process+0x22c>
 800ea94:	f241 131c 	movw	r3, #4380	; 0x111c
 800ea98:	687a      	ldr	r2, [r7, #4]
 800ea9a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d106      	bne.n	800eab6 <tcp_process+0x24a>
 800eaa8:	4b1b      	ldr	r3, [pc, #108]	; (800eb18 <tcp_process+0x2ac>)
 800eaaa:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800eaae:	4924      	ldr	r1, [pc, #144]	; (800eb40 <tcp_process+0x2d4>)
 800eab0:	481b      	ldr	r0, [pc, #108]	; (800eb20 <tcp_process+0x2b4>)
 800eab2:	f008 fc1b 	bl	80172ec <iprintf>
        --pcb->snd_queuelen;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800eabc:	3b01      	subs	r3, #1
 800eabe:	b29a      	uxth	r2, r3
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eaca:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800eacc:	69fb      	ldr	r3, [r7, #28]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d111      	bne.n	800eaf6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ead6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ead8:	69fb      	ldr	r3, [r7, #28]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d106      	bne.n	800eaec <tcp_process+0x280>
 800eade:	4b0e      	ldr	r3, [pc, #56]	; (800eb18 <tcp_process+0x2ac>)
 800eae0:	f44f 725d 	mov.w	r2, #884	; 0x374
 800eae4:	4917      	ldr	r1, [pc, #92]	; (800eb44 <tcp_process+0x2d8>)
 800eae6:	480e      	ldr	r0, [pc, #56]	; (800eb20 <tcp_process+0x2b4>)
 800eae8:	f008 fc00 	bl	80172ec <iprintf>
          pcb->unsent = rseg->next;
 800eaec:	69fb      	ldr	r3, [r7, #28]
 800eaee:	681a      	ldr	r2, [r3, #0]
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	66da      	str	r2, [r3, #108]	; 0x6c
 800eaf4:	e003      	b.n	800eafe <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800eaf6:	69fb      	ldr	r3, [r7, #28]
 800eaf8:	681a      	ldr	r2, [r3, #0]
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800eafe:	69f8      	ldr	r0, [r7, #28]
 800eb00:	f7fe fd3d 	bl	800d57e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d11d      	bne.n	800eb48 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eb12:	861a      	strh	r2, [r3, #48]	; 0x30
 800eb14:	e01f      	b.n	800eb56 <tcp_process+0x2ea>
 800eb16:	bf00      	nop
 800eb18:	0801aa9c 	.word	0x0801aa9c
 800eb1c:	0801acd4 	.word	0x0801acd4
 800eb20:	0801aae8 	.word	0x0801aae8
 800eb24:	20004ba0 	.word	0x20004ba0
 800eb28:	20004b98 	.word	0x20004b98
 800eb2c:	20004b94 	.word	0x20004b94
 800eb30:	0801acf0 	.word	0x0801acf0
 800eb34:	20004ba1 	.word	0x20004ba1
 800eb38:	20012cb4 	.word	0x20012cb4
 800eb3c:	20004b84 	.word	0x20004b84
 800eb40:	0801ad10 	.word	0x0801ad10
 800eb44:	0801ad28 	.word	0x0801ad28
        } else {
          pcb->rtime = 0;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2200      	movs	r2, #0
 800eb52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d00a      	beq.n	800eb76 <tcp_process+0x30a>
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb66:	687a      	ldr	r2, [r7, #4]
 800eb68:	6910      	ldr	r0, [r2, #16]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	6879      	ldr	r1, [r7, #4]
 800eb6e:	4798      	blx	r3
 800eb70:	4603      	mov	r3, r0
 800eb72:	76bb      	strb	r3, [r7, #26]
 800eb74:	e001      	b.n	800eb7a <tcp_process+0x30e>
 800eb76:	2300      	movs	r3, #0
 800eb78:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800eb7a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eb7e:	f113 0f0d 	cmn.w	r3, #13
 800eb82:	d102      	bne.n	800eb8a <tcp_process+0x31e>
          return ERR_ABRT;
 800eb84:	f06f 030c 	mvn.w	r3, #12
 800eb88:	e250      	b.n	800f02c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	8b5b      	ldrh	r3, [r3, #26]
 800eb8e:	f043 0302 	orr.w	r3, r3, #2
 800eb92:	b29a      	uxth	r2, r3
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800eb98:	e23a      	b.n	800f010 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800eb9a:	4b9d      	ldr	r3, [pc, #628]	; (800ee10 <tcp_process+0x5a4>)
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	f003 0310 	and.w	r3, r3, #16
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	f000 8234 	beq.w	800f010 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eba8:	4b9a      	ldr	r3, [pc, #616]	; (800ee14 <tcp_process+0x5a8>)
 800ebaa:	6819      	ldr	r1, [r3, #0]
 800ebac:	4b9a      	ldr	r3, [pc, #616]	; (800ee18 <tcp_process+0x5ac>)
 800ebae:	881b      	ldrh	r3, [r3, #0]
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	4b9a      	ldr	r3, [pc, #616]	; (800ee1c <tcp_process+0x5b0>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebb8:	4b99      	ldr	r3, [pc, #612]	; (800ee20 <tcp_process+0x5b4>)
 800ebba:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebbc:	885b      	ldrh	r3, [r3, #2]
 800ebbe:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ebc0:	4a97      	ldr	r2, [pc, #604]	; (800ee20 <tcp_process+0x5b4>)
 800ebc2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ebc4:	8812      	ldrh	r2, [r2, #0]
 800ebc6:	b292      	uxth	r2, r2
 800ebc8:	9202      	str	r2, [sp, #8]
 800ebca:	9301      	str	r3, [sp, #4]
 800ebcc:	4b95      	ldr	r3, [pc, #596]	; (800ee24 <tcp_process+0x5b8>)
 800ebce:	9300      	str	r3, [sp, #0]
 800ebd0:	4b95      	ldr	r3, [pc, #596]	; (800ee28 <tcp_process+0x5bc>)
 800ebd2:	4602      	mov	r2, r0
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f002 fc83 	bl	80114e0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ebe0:	2b05      	cmp	r3, #5
 800ebe2:	f200 8215 	bhi.w	800f010 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800ebec:	6878      	ldr	r0, [r7, #4]
 800ebee:	f002 fa4d 	bl	801108c <tcp_rexmit_rto>
      break;
 800ebf2:	e20d      	b.n	800f010 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800ebf4:	4b86      	ldr	r3, [pc, #536]	; (800ee10 <tcp_process+0x5a4>)
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	f003 0310 	and.w	r3, r3, #16
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	f000 80a1 	beq.w	800ed44 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ec02:	4b84      	ldr	r3, [pc, #528]	; (800ee14 <tcp_process+0x5a8>)
 800ec04:	681a      	ldr	r2, [r3, #0]
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec0a:	1ad3      	subs	r3, r2, r3
 800ec0c:	3b01      	subs	r3, #1
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	db7e      	blt.n	800ed10 <tcp_process+0x4a4>
 800ec12:	4b80      	ldr	r3, [pc, #512]	; (800ee14 <tcp_process+0x5a8>)
 800ec14:	681a      	ldr	r2, [r3, #0]
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec1a:	1ad3      	subs	r3, r2, r3
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	dc77      	bgt.n	800ed10 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	2204      	movs	r2, #4
 800ec24:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d102      	bne.n	800ec34 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800ec2e:	23fa      	movs	r3, #250	; 0xfa
 800ec30:	76bb      	strb	r3, [r7, #26]
 800ec32:	e01d      	b.n	800ec70 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec38:	699b      	ldr	r3, [r3, #24]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d106      	bne.n	800ec4c <tcp_process+0x3e0>
 800ec3e:	4b7b      	ldr	r3, [pc, #492]	; (800ee2c <tcp_process+0x5c0>)
 800ec40:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800ec44:	497a      	ldr	r1, [pc, #488]	; (800ee30 <tcp_process+0x5c4>)
 800ec46:	487b      	ldr	r0, [pc, #492]	; (800ee34 <tcp_process+0x5c8>)
 800ec48:	f008 fb50 	bl	80172ec <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec50:	699b      	ldr	r3, [r3, #24]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d00a      	beq.n	800ec6c <tcp_process+0x400>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec5a:	699b      	ldr	r3, [r3, #24]
 800ec5c:	687a      	ldr	r2, [r7, #4]
 800ec5e:	6910      	ldr	r0, [r2, #16]
 800ec60:	2200      	movs	r2, #0
 800ec62:	6879      	ldr	r1, [r7, #4]
 800ec64:	4798      	blx	r3
 800ec66:	4603      	mov	r3, r0
 800ec68:	76bb      	strb	r3, [r7, #26]
 800ec6a:	e001      	b.n	800ec70 <tcp_process+0x404>
 800ec6c:	23f0      	movs	r3, #240	; 0xf0
 800ec6e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800ec70:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d00a      	beq.n	800ec8e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800ec78:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec7c:	f113 0f0d 	cmn.w	r3, #13
 800ec80:	d002      	beq.n	800ec88 <tcp_process+0x41c>
              tcp_abort(pcb);
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f7fd ff90 	bl	800cba8 <tcp_abort>
            }
            return ERR_ABRT;
 800ec88:	f06f 030c 	mvn.w	r3, #12
 800ec8c:	e1ce      	b.n	800f02c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 fae0 	bl	800f254 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800ec94:	4b68      	ldr	r3, [pc, #416]	; (800ee38 <tcp_process+0x5cc>)
 800ec96:	881b      	ldrh	r3, [r3, #0]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d005      	beq.n	800eca8 <tcp_process+0x43c>
            recv_acked--;
 800ec9c:	4b66      	ldr	r3, [pc, #408]	; (800ee38 <tcp_process+0x5cc>)
 800ec9e:	881b      	ldrh	r3, [r3, #0]
 800eca0:	3b01      	subs	r3, #1
 800eca2:	b29a      	uxth	r2, r3
 800eca4:	4b64      	ldr	r3, [pc, #400]	; (800ee38 <tcp_process+0x5cc>)
 800eca6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecac:	009a      	lsls	r2, r3, #2
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecb2:	005b      	lsls	r3, r3, #1
 800ecb4:	f241 111c 	movw	r1, #4380	; 0x111c
 800ecb8:	428b      	cmp	r3, r1
 800ecba:	bf38      	it	cc
 800ecbc:	460b      	movcc	r3, r1
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d204      	bcs.n	800eccc <tcp_process+0x460>
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecc6:	009b      	lsls	r3, r3, #2
 800ecc8:	b29b      	uxth	r3, r3
 800ecca:	e00d      	b.n	800ece8 <tcp_process+0x47c>
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecd0:	005b      	lsls	r3, r3, #1
 800ecd2:	f241 121c 	movw	r2, #4380	; 0x111c
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d904      	bls.n	800ece4 <tcp_process+0x478>
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ecde:	005b      	lsls	r3, r3, #1
 800ece0:	b29b      	uxth	r3, r3
 800ece2:	e001      	b.n	800ece8 <tcp_process+0x47c>
 800ece4:	f241 131c 	movw	r3, #4380	; 0x111c
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800ecee:	4b53      	ldr	r3, [pc, #332]	; (800ee3c <tcp_process+0x5d0>)
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	f003 0320 	and.w	r3, r3, #32
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d037      	beq.n	800ed6a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	8b5b      	ldrh	r3, [r3, #26]
 800ecfe:	f043 0302 	orr.w	r3, r3, #2
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2207      	movs	r2, #7
 800ed0c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800ed0e:	e02c      	b.n	800ed6a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed10:	4b40      	ldr	r3, [pc, #256]	; (800ee14 <tcp_process+0x5a8>)
 800ed12:	6819      	ldr	r1, [r3, #0]
 800ed14:	4b40      	ldr	r3, [pc, #256]	; (800ee18 <tcp_process+0x5ac>)
 800ed16:	881b      	ldrh	r3, [r3, #0]
 800ed18:	461a      	mov	r2, r3
 800ed1a:	4b40      	ldr	r3, [pc, #256]	; (800ee1c <tcp_process+0x5b0>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed20:	4b3f      	ldr	r3, [pc, #252]	; (800ee20 <tcp_process+0x5b4>)
 800ed22:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed24:	885b      	ldrh	r3, [r3, #2]
 800ed26:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed28:	4a3d      	ldr	r2, [pc, #244]	; (800ee20 <tcp_process+0x5b4>)
 800ed2a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed2c:	8812      	ldrh	r2, [r2, #0]
 800ed2e:	b292      	uxth	r2, r2
 800ed30:	9202      	str	r2, [sp, #8]
 800ed32:	9301      	str	r3, [sp, #4]
 800ed34:	4b3b      	ldr	r3, [pc, #236]	; (800ee24 <tcp_process+0x5b8>)
 800ed36:	9300      	str	r3, [sp, #0]
 800ed38:	4b3b      	ldr	r3, [pc, #236]	; (800ee28 <tcp_process+0x5bc>)
 800ed3a:	4602      	mov	r2, r0
 800ed3c:	6878      	ldr	r0, [r7, #4]
 800ed3e:	f002 fbcf 	bl	80114e0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800ed42:	e167      	b.n	800f014 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800ed44:	4b32      	ldr	r3, [pc, #200]	; (800ee10 <tcp_process+0x5a4>)
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	f003 0302 	and.w	r3, r3, #2
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	f000 8161 	beq.w	800f014 <tcp_process+0x7a8>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed56:	1e5a      	subs	r2, r3, #1
 800ed58:	4b30      	ldr	r3, [pc, #192]	; (800ee1c <tcp_process+0x5b0>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	429a      	cmp	r2, r3
 800ed5e:	f040 8159 	bne.w	800f014 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800ed62:	6878      	ldr	r0, [r7, #4]
 800ed64:	f002 f9b4 	bl	80110d0 <tcp_rexmit>
      break;
 800ed68:	e154      	b.n	800f014 <tcp_process+0x7a8>
 800ed6a:	e153      	b.n	800f014 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800ed6c:	6878      	ldr	r0, [r7, #4]
 800ed6e:	f000 fa71 	bl	800f254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800ed72:	4b32      	ldr	r3, [pc, #200]	; (800ee3c <tcp_process+0x5d0>)
 800ed74:	781b      	ldrb	r3, [r3, #0]
 800ed76:	f003 0320 	and.w	r3, r3, #32
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	f000 814c 	beq.w	800f018 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	8b5b      	ldrh	r3, [r3, #26]
 800ed84:	f043 0302 	orr.w	r3, r3, #2
 800ed88:	b29a      	uxth	r2, r3
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2207      	movs	r2, #7
 800ed92:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ed94:	e140      	b.n	800f018 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f000 fa5c 	bl	800f254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ed9c:	4b27      	ldr	r3, [pc, #156]	; (800ee3c <tcp_process+0x5d0>)
 800ed9e:	781b      	ldrb	r3, [r3, #0]
 800eda0:	f003 0320 	and.w	r3, r3, #32
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d071      	beq.n	800ee8c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800eda8:	4b19      	ldr	r3, [pc, #100]	; (800ee10 <tcp_process+0x5a4>)
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	f003 0310 	and.w	r3, r3, #16
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d060      	beq.n	800ee76 <tcp_process+0x60a>
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800edb8:	4b16      	ldr	r3, [pc, #88]	; (800ee14 <tcp_process+0x5a8>)
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d15a      	bne.n	800ee76 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d156      	bne.n	800ee76 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	8b5b      	ldrh	r3, [r3, #26]
 800edcc:	f043 0302 	orr.w	r3, r3, #2
 800edd0:	b29a      	uxth	r2, r3
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f7fe fdbe 	bl	800d958 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800eddc:	4b18      	ldr	r3, [pc, #96]	; (800ee40 <tcp_process+0x5d4>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	687a      	ldr	r2, [r7, #4]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d105      	bne.n	800edf2 <tcp_process+0x586>
 800ede6:	4b16      	ldr	r3, [pc, #88]	; (800ee40 <tcp_process+0x5d4>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	4a14      	ldr	r2, [pc, #80]	; (800ee40 <tcp_process+0x5d4>)
 800edee:	6013      	str	r3, [r2, #0]
 800edf0:	e02e      	b.n	800ee50 <tcp_process+0x5e4>
 800edf2:	4b13      	ldr	r3, [pc, #76]	; (800ee40 <tcp_process+0x5d4>)
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	617b      	str	r3, [r7, #20]
 800edf8:	e027      	b.n	800ee4a <tcp_process+0x5de>
 800edfa:	697b      	ldr	r3, [r7, #20]
 800edfc:	68db      	ldr	r3, [r3, #12]
 800edfe:	687a      	ldr	r2, [r7, #4]
 800ee00:	429a      	cmp	r2, r3
 800ee02:	d11f      	bne.n	800ee44 <tcp_process+0x5d8>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	68da      	ldr	r2, [r3, #12]
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	60da      	str	r2, [r3, #12]
 800ee0c:	e020      	b.n	800ee50 <tcp_process+0x5e4>
 800ee0e:	bf00      	nop
 800ee10:	20004ba0 	.word	0x20004ba0
 800ee14:	20004b98 	.word	0x20004b98
 800ee18:	20004b9e 	.word	0x20004b9e
 800ee1c:	20004b94 	.word	0x20004b94
 800ee20:	20004b84 	.word	0x20004b84
 800ee24:	2000f58c 	.word	0x2000f58c
 800ee28:	2000f590 	.word	0x2000f590
 800ee2c:	0801aa9c 	.word	0x0801aa9c
 800ee30:	0801ad3c 	.word	0x0801ad3c
 800ee34:	0801aae8 	.word	0x0801aae8
 800ee38:	20004b9c 	.word	0x20004b9c
 800ee3c:	20004ba1 	.word	0x20004ba1
 800ee40:	20012cb0 	.word	0x20012cb0
 800ee44:	697b      	ldr	r3, [r7, #20]
 800ee46:	68db      	ldr	r3, [r3, #12]
 800ee48:	617b      	str	r3, [r7, #20]
 800ee4a:	697b      	ldr	r3, [r7, #20]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d1d4      	bne.n	800edfa <tcp_process+0x58e>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2200      	movs	r2, #0
 800ee54:	60da      	str	r2, [r3, #12]
 800ee56:	4b77      	ldr	r3, [pc, #476]	; (800f034 <tcp_process+0x7c8>)
 800ee58:	2201      	movs	r2, #1
 800ee5a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	220a      	movs	r2, #10
 800ee60:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ee62:	4b75      	ldr	r3, [pc, #468]	; (800f038 <tcp_process+0x7cc>)
 800ee64:	681a      	ldr	r2, [r3, #0]
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	60da      	str	r2, [r3, #12]
 800ee6a:	4a73      	ldr	r2, [pc, #460]	; (800f038 <tcp_process+0x7cc>)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6013      	str	r3, [r2, #0]
 800ee70:	f002 fcf8 	bl	8011864 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800ee74:	e0d2      	b.n	800f01c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	8b5b      	ldrh	r3, [r3, #26]
 800ee7a:	f043 0302 	orr.w	r3, r3, #2
 800ee7e:	b29a      	uxth	r2, r3
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2208      	movs	r2, #8
 800ee88:	751a      	strb	r2, [r3, #20]
      break;
 800ee8a:	e0c7      	b.n	800f01c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ee8c:	4b6b      	ldr	r3, [pc, #428]	; (800f03c <tcp_process+0x7d0>)
 800ee8e:	781b      	ldrb	r3, [r3, #0]
 800ee90:	f003 0310 	and.w	r3, r3, #16
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	f000 80c1 	beq.w	800f01c <tcp_process+0x7b0>
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ee9e:	4b68      	ldr	r3, [pc, #416]	; (800f040 <tcp_process+0x7d4>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	429a      	cmp	r2, r3
 800eea4:	f040 80ba 	bne.w	800f01c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f040 80b5 	bne.w	800f01c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	2206      	movs	r2, #6
 800eeb6:	751a      	strb	r2, [r3, #20]
      break;
 800eeb8:	e0b0      	b.n	800f01c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 f9ca 	bl	800f254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800eec0:	4b60      	ldr	r3, [pc, #384]	; (800f044 <tcp_process+0x7d8>)
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	f003 0320 	and.w	r3, r3, #32
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	f000 80a9 	beq.w	800f020 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	8b5b      	ldrh	r3, [r3, #26]
 800eed2:	f043 0302 	orr.w	r3, r3, #2
 800eed6:	b29a      	uxth	r2, r3
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800eedc:	6878      	ldr	r0, [r7, #4]
 800eede:	f7fe fd3b 	bl	800d958 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800eee2:	4b59      	ldr	r3, [pc, #356]	; (800f048 <tcp_process+0x7dc>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	687a      	ldr	r2, [r7, #4]
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d105      	bne.n	800eef8 <tcp_process+0x68c>
 800eeec:	4b56      	ldr	r3, [pc, #344]	; (800f048 <tcp_process+0x7dc>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	68db      	ldr	r3, [r3, #12]
 800eef2:	4a55      	ldr	r2, [pc, #340]	; (800f048 <tcp_process+0x7dc>)
 800eef4:	6013      	str	r3, [r2, #0]
 800eef6:	e013      	b.n	800ef20 <tcp_process+0x6b4>
 800eef8:	4b53      	ldr	r3, [pc, #332]	; (800f048 <tcp_process+0x7dc>)
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	613b      	str	r3, [r7, #16]
 800eefe:	e00c      	b.n	800ef1a <tcp_process+0x6ae>
 800ef00:	693b      	ldr	r3, [r7, #16]
 800ef02:	68db      	ldr	r3, [r3, #12]
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d104      	bne.n	800ef14 <tcp_process+0x6a8>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	68da      	ldr	r2, [r3, #12]
 800ef0e:	693b      	ldr	r3, [r7, #16]
 800ef10:	60da      	str	r2, [r3, #12]
 800ef12:	e005      	b.n	800ef20 <tcp_process+0x6b4>
 800ef14:	693b      	ldr	r3, [r7, #16]
 800ef16:	68db      	ldr	r3, [r3, #12]
 800ef18:	613b      	str	r3, [r7, #16]
 800ef1a:	693b      	ldr	r3, [r7, #16]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d1ef      	bne.n	800ef00 <tcp_process+0x694>
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	60da      	str	r2, [r3, #12]
 800ef26:	4b43      	ldr	r3, [pc, #268]	; (800f034 <tcp_process+0x7c8>)
 800ef28:	2201      	movs	r2, #1
 800ef2a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	220a      	movs	r2, #10
 800ef30:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ef32:	4b41      	ldr	r3, [pc, #260]	; (800f038 <tcp_process+0x7cc>)
 800ef34:	681a      	ldr	r2, [r3, #0]
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	60da      	str	r2, [r3, #12]
 800ef3a:	4a3f      	ldr	r2, [pc, #252]	; (800f038 <tcp_process+0x7cc>)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	6013      	str	r3, [r2, #0]
 800ef40:	f002 fc90 	bl	8011864 <tcp_timer_needed>
      }
      break;
 800ef44:	e06c      	b.n	800f020 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	f000 f984 	bl	800f254 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800ef4c:	4b3b      	ldr	r3, [pc, #236]	; (800f03c <tcp_process+0x7d0>)
 800ef4e:	781b      	ldrb	r3, [r3, #0]
 800ef50:	f003 0310 	and.w	r3, r3, #16
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d065      	beq.n	800f024 <tcp_process+0x7b8>
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ef5c:	4b38      	ldr	r3, [pc, #224]	; (800f040 <tcp_process+0x7d4>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	429a      	cmp	r2, r3
 800ef62:	d15f      	bne.n	800f024 <tcp_process+0x7b8>
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d15b      	bne.n	800f024 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800ef6c:	6878      	ldr	r0, [r7, #4]
 800ef6e:	f7fe fcf3 	bl	800d958 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ef72:	4b35      	ldr	r3, [pc, #212]	; (800f048 <tcp_process+0x7dc>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	687a      	ldr	r2, [r7, #4]
 800ef78:	429a      	cmp	r2, r3
 800ef7a:	d105      	bne.n	800ef88 <tcp_process+0x71c>
 800ef7c:	4b32      	ldr	r3, [pc, #200]	; (800f048 <tcp_process+0x7dc>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	68db      	ldr	r3, [r3, #12]
 800ef82:	4a31      	ldr	r2, [pc, #196]	; (800f048 <tcp_process+0x7dc>)
 800ef84:	6013      	str	r3, [r2, #0]
 800ef86:	e013      	b.n	800efb0 <tcp_process+0x744>
 800ef88:	4b2f      	ldr	r3, [pc, #188]	; (800f048 <tcp_process+0x7dc>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	60fb      	str	r3, [r7, #12]
 800ef8e:	e00c      	b.n	800efaa <tcp_process+0x73e>
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	68db      	ldr	r3, [r3, #12]
 800ef94:	687a      	ldr	r2, [r7, #4]
 800ef96:	429a      	cmp	r2, r3
 800ef98:	d104      	bne.n	800efa4 <tcp_process+0x738>
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	68da      	ldr	r2, [r3, #12]
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	60da      	str	r2, [r3, #12]
 800efa2:	e005      	b.n	800efb0 <tcp_process+0x744>
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	68db      	ldr	r3, [r3, #12]
 800efa8:	60fb      	str	r3, [r7, #12]
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d1ef      	bne.n	800ef90 <tcp_process+0x724>
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2200      	movs	r2, #0
 800efb4:	60da      	str	r2, [r3, #12]
 800efb6:	4b1f      	ldr	r3, [pc, #124]	; (800f034 <tcp_process+0x7c8>)
 800efb8:	2201      	movs	r2, #1
 800efba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	220a      	movs	r2, #10
 800efc0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800efc2:	4b1d      	ldr	r3, [pc, #116]	; (800f038 <tcp_process+0x7cc>)
 800efc4:	681a      	ldr	r2, [r3, #0]
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	60da      	str	r2, [r3, #12]
 800efca:	4a1b      	ldr	r2, [pc, #108]	; (800f038 <tcp_process+0x7cc>)
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	6013      	str	r3, [r2, #0]
 800efd0:	f002 fc48 	bl	8011864 <tcp_timer_needed>
      }
      break;
 800efd4:	e026      	b.n	800f024 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800efd6:	6878      	ldr	r0, [r7, #4]
 800efd8:	f000 f93c 	bl	800f254 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800efdc:	4b17      	ldr	r3, [pc, #92]	; (800f03c <tcp_process+0x7d0>)
 800efde:	781b      	ldrb	r3, [r3, #0]
 800efe0:	f003 0310 	and.w	r3, r3, #16
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d01f      	beq.n	800f028 <tcp_process+0x7bc>
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800efec:	4b14      	ldr	r3, [pc, #80]	; (800f040 <tcp_process+0x7d4>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	429a      	cmp	r2, r3
 800eff2:	d119      	bne.n	800f028 <tcp_process+0x7bc>
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d115      	bne.n	800f028 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800effc:	4b11      	ldr	r3, [pc, #68]	; (800f044 <tcp_process+0x7d8>)
 800effe:	781b      	ldrb	r3, [r3, #0]
 800f000:	f043 0310 	orr.w	r3, r3, #16
 800f004:	b2da      	uxtb	r2, r3
 800f006:	4b0f      	ldr	r3, [pc, #60]	; (800f044 <tcp_process+0x7d8>)
 800f008:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f00a:	e00d      	b.n	800f028 <tcp_process+0x7bc>
    default:
      break;
 800f00c:	bf00      	nop
 800f00e:	e00c      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f010:	bf00      	nop
 800f012:	e00a      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f014:	bf00      	nop
 800f016:	e008      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f018:	bf00      	nop
 800f01a:	e006      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f01c:	bf00      	nop
 800f01e:	e004      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f020:	bf00      	nop
 800f022:	e002      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f024:	bf00      	nop
 800f026:	e000      	b.n	800f02a <tcp_process+0x7be>
      break;
 800f028:	bf00      	nop
  }
  return ERR_OK;
 800f02a:	2300      	movs	r3, #0
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3724      	adds	r7, #36	; 0x24
 800f030:	46bd      	mov	sp, r7
 800f032:	bd90      	pop	{r4, r7, pc}
 800f034:	20012cac 	.word	0x20012cac
 800f038:	20012cc0 	.word	0x20012cc0
 800f03c:	20004ba0 	.word	0x20004ba0
 800f040:	20004b98 	.word	0x20004b98
 800f044:	20004ba1 	.word	0x20004ba1
 800f048:	20012cb0 	.word	0x20012cb0

0800f04c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f04c:	b590      	push	{r4, r7, lr}
 800f04e:	b085      	sub	sp, #20
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
 800f054:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d106      	bne.n	800f06a <tcp_oos_insert_segment+0x1e>
 800f05c:	4b3b      	ldr	r3, [pc, #236]	; (800f14c <tcp_oos_insert_segment+0x100>)
 800f05e:	f240 421f 	movw	r2, #1055	; 0x41f
 800f062:	493b      	ldr	r1, [pc, #236]	; (800f150 <tcp_oos_insert_segment+0x104>)
 800f064:	483b      	ldr	r0, [pc, #236]	; (800f154 <tcp_oos_insert_segment+0x108>)
 800f066:	f008 f941 	bl	80172ec <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	68db      	ldr	r3, [r3, #12]
 800f06e:	899b      	ldrh	r3, [r3, #12]
 800f070:	b29b      	uxth	r3, r3
 800f072:	4618      	mov	r0, r3
 800f074:	f7fb fc3c 	bl	800a8f0 <lwip_htons>
 800f078:	4603      	mov	r3, r0
 800f07a:	b2db      	uxtb	r3, r3
 800f07c:	f003 0301 	and.w	r3, r3, #1
 800f080:	2b00      	cmp	r3, #0
 800f082:	d028      	beq.n	800f0d6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f084:	6838      	ldr	r0, [r7, #0]
 800f086:	f7fe fa65 	bl	800d554 <tcp_segs_free>
    next = NULL;
 800f08a:	2300      	movs	r3, #0
 800f08c:	603b      	str	r3, [r7, #0]
 800f08e:	e056      	b.n	800f13e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f090:	683b      	ldr	r3, [r7, #0]
 800f092:	68db      	ldr	r3, [r3, #12]
 800f094:	899b      	ldrh	r3, [r3, #12]
 800f096:	b29b      	uxth	r3, r3
 800f098:	4618      	mov	r0, r3
 800f09a:	f7fb fc29 	bl	800a8f0 <lwip_htons>
 800f09e:	4603      	mov	r3, r0
 800f0a0:	b2db      	uxtb	r3, r3
 800f0a2:	f003 0301 	and.w	r3, r3, #1
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d00d      	beq.n	800f0c6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	68db      	ldr	r3, [r3, #12]
 800f0ae:	899b      	ldrh	r3, [r3, #12]
 800f0b0:	b29c      	uxth	r4, r3
 800f0b2:	2001      	movs	r0, #1
 800f0b4:	f7fb fc1c 	bl	800a8f0 <lwip_htons>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	68db      	ldr	r3, [r3, #12]
 800f0c0:	4322      	orrs	r2, r4
 800f0c2:	b292      	uxth	r2, r2
 800f0c4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f7fe fa54 	bl	800d57e <tcp_seg_free>
    while (next &&
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d00e      	beq.n	800f0fa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	891b      	ldrh	r3, [r3, #8]
 800f0e0:	461a      	mov	r2, r3
 800f0e2:	4b1d      	ldr	r3, [pc, #116]	; (800f158 <tcp_oos_insert_segment+0x10c>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	441a      	add	r2, r3
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	6839      	ldr	r1, [r7, #0]
 800f0f0:	8909      	ldrh	r1, [r1, #8]
 800f0f2:	440b      	add	r3, r1
 800f0f4:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	daca      	bge.n	800f090 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d01e      	beq.n	800f13e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	891b      	ldrh	r3, [r3, #8]
 800f104:	461a      	mov	r2, r3
 800f106:	4b14      	ldr	r3, [pc, #80]	; (800f158 <tcp_oos_insert_segment+0x10c>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	441a      	add	r2, r3
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	68db      	ldr	r3, [r3, #12]
 800f110:	685b      	ldr	r3, [r3, #4]
 800f112:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f114:	2b00      	cmp	r3, #0
 800f116:	dd12      	ble.n	800f13e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	68db      	ldr	r3, [r3, #12]
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	b29a      	uxth	r2, r3
 800f120:	4b0d      	ldr	r3, [pc, #52]	; (800f158 <tcp_oos_insert_segment+0x10c>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	b29b      	uxth	r3, r3
 800f126:	1ad3      	subs	r3, r2, r3
 800f128:	b29a      	uxth	r2, r3
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	685a      	ldr	r2, [r3, #4]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	891b      	ldrh	r3, [r3, #8]
 800f136:	4619      	mov	r1, r3
 800f138:	4610      	mov	r0, r2
 800f13a:	f7fc fe0b 	bl	800bd54 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	683a      	ldr	r2, [r7, #0]
 800f142:	601a      	str	r2, [r3, #0]
}
 800f144:	bf00      	nop
 800f146:	3714      	adds	r7, #20
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd90      	pop	{r4, r7, pc}
 800f14c:	0801aa9c 	.word	0x0801aa9c
 800f150:	0801ad5c 	.word	0x0801ad5c
 800f154:	0801aae8 	.word	0x0801aae8
 800f158:	20004b94 	.word	0x20004b94

0800f15c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f15c:	b5b0      	push	{r4, r5, r7, lr}
 800f15e:	b086      	sub	sp, #24
 800f160:	af00      	add	r7, sp, #0
 800f162:	60f8      	str	r0, [r7, #12]
 800f164:	60b9      	str	r1, [r7, #8]
 800f166:	607a      	str	r2, [r7, #4]
 800f168:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f16a:	e03e      	b.n	800f1ea <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f170:	68bb      	ldr	r3, [r7, #8]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	4618      	mov	r0, r3
 800f17c:	f7fc fffe 	bl	800c17c <pbuf_clen>
 800f180:	4603      	mov	r3, r0
 800f182:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f18a:	8a7a      	ldrh	r2, [r7, #18]
 800f18c:	429a      	cmp	r2, r3
 800f18e:	d906      	bls.n	800f19e <tcp_free_acked_segments+0x42>
 800f190:	4b2a      	ldr	r3, [pc, #168]	; (800f23c <tcp_free_acked_segments+0xe0>)
 800f192:	f240 4257 	movw	r2, #1111	; 0x457
 800f196:	492a      	ldr	r1, [pc, #168]	; (800f240 <tcp_free_acked_segments+0xe4>)
 800f198:	482a      	ldr	r0, [pc, #168]	; (800f244 <tcp_free_acked_segments+0xe8>)
 800f19a:	f008 f8a7 	bl	80172ec <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800f1a4:	8a7b      	ldrh	r3, [r7, #18]
 800f1a6:	1ad3      	subs	r3, r2, r3
 800f1a8:	b29a      	uxth	r2, r3
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f1b0:	697b      	ldr	r3, [r7, #20]
 800f1b2:	891a      	ldrh	r2, [r3, #8]
 800f1b4:	4b24      	ldr	r3, [pc, #144]	; (800f248 <tcp_free_acked_segments+0xec>)
 800f1b6:	881b      	ldrh	r3, [r3, #0]
 800f1b8:	4413      	add	r3, r2
 800f1ba:	b29a      	uxth	r2, r3
 800f1bc:	4b22      	ldr	r3, [pc, #136]	; (800f248 <tcp_free_acked_segments+0xec>)
 800f1be:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f1c0:	6978      	ldr	r0, [r7, #20]
 800f1c2:	f7fe f9dc 	bl	800d57e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d00c      	beq.n	800f1ea <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d109      	bne.n	800f1ea <tcp_free_acked_segments+0x8e>
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d106      	bne.n	800f1ea <tcp_free_acked_segments+0x8e>
 800f1dc:	4b17      	ldr	r3, [pc, #92]	; (800f23c <tcp_free_acked_segments+0xe0>)
 800f1de:	f240 4261 	movw	r2, #1121	; 0x461
 800f1e2:	491a      	ldr	r1, [pc, #104]	; (800f24c <tcp_free_acked_segments+0xf0>)
 800f1e4:	4817      	ldr	r0, [pc, #92]	; (800f244 <tcp_free_acked_segments+0xe8>)
 800f1e6:	f008 f881 	bl	80172ec <iprintf>
  while (seg_list != NULL &&
 800f1ea:	68bb      	ldr	r3, [r7, #8]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d020      	beq.n	800f232 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	68db      	ldr	r3, [r3, #12]
 800f1f4:	685b      	ldr	r3, [r3, #4]
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f7fb fb8f 	bl	800a91a <lwip_htonl>
 800f1fc:	4604      	mov	r4, r0
 800f1fe:	68bb      	ldr	r3, [r7, #8]
 800f200:	891b      	ldrh	r3, [r3, #8]
 800f202:	461d      	mov	r5, r3
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	68db      	ldr	r3, [r3, #12]
 800f208:	899b      	ldrh	r3, [r3, #12]
 800f20a:	b29b      	uxth	r3, r3
 800f20c:	4618      	mov	r0, r3
 800f20e:	f7fb fb6f 	bl	800a8f0 <lwip_htons>
 800f212:	4603      	mov	r3, r0
 800f214:	b2db      	uxtb	r3, r3
 800f216:	f003 0303 	and.w	r3, r3, #3
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d001      	beq.n	800f222 <tcp_free_acked_segments+0xc6>
 800f21e:	2301      	movs	r3, #1
 800f220:	e000      	b.n	800f224 <tcp_free_acked_segments+0xc8>
 800f222:	2300      	movs	r3, #0
 800f224:	442b      	add	r3, r5
 800f226:	18e2      	adds	r2, r4, r3
 800f228:	4b09      	ldr	r3, [pc, #36]	; (800f250 <tcp_free_acked_segments+0xf4>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f22e:	2b00      	cmp	r3, #0
 800f230:	dd9c      	ble.n	800f16c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f232:	68bb      	ldr	r3, [r7, #8]
}
 800f234:	4618      	mov	r0, r3
 800f236:	3718      	adds	r7, #24
 800f238:	46bd      	mov	sp, r7
 800f23a:	bdb0      	pop	{r4, r5, r7, pc}
 800f23c:	0801aa9c 	.word	0x0801aa9c
 800f240:	0801ad84 	.word	0x0801ad84
 800f244:	0801aae8 	.word	0x0801aae8
 800f248:	20004b9c 	.word	0x20004b9c
 800f24c:	0801adac 	.word	0x0801adac
 800f250:	20004b98 	.word	0x20004b98

0800f254 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f254:	b5b0      	push	{r4, r5, r7, lr}
 800f256:	b094      	sub	sp, #80	; 0x50
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f25c:	2300      	movs	r3, #0
 800f25e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d106      	bne.n	800f274 <tcp_receive+0x20>
 800f266:	4ba6      	ldr	r3, [pc, #664]	; (800f500 <tcp_receive+0x2ac>)
 800f268:	f240 427b 	movw	r2, #1147	; 0x47b
 800f26c:	49a5      	ldr	r1, [pc, #660]	; (800f504 <tcp_receive+0x2b0>)
 800f26e:	48a6      	ldr	r0, [pc, #664]	; (800f508 <tcp_receive+0x2b4>)
 800f270:	f008 f83c 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	7d1b      	ldrb	r3, [r3, #20]
 800f278:	2b03      	cmp	r3, #3
 800f27a:	d806      	bhi.n	800f28a <tcp_receive+0x36>
 800f27c:	4ba0      	ldr	r3, [pc, #640]	; (800f500 <tcp_receive+0x2ac>)
 800f27e:	f240 427c 	movw	r2, #1148	; 0x47c
 800f282:	49a2      	ldr	r1, [pc, #648]	; (800f50c <tcp_receive+0x2b8>)
 800f284:	48a0      	ldr	r0, [pc, #640]	; (800f508 <tcp_receive+0x2b4>)
 800f286:	f008 f831 	bl	80172ec <iprintf>

  if (flags & TCP_ACK) {
 800f28a:	4ba1      	ldr	r3, [pc, #644]	; (800f510 <tcp_receive+0x2bc>)
 800f28c:	781b      	ldrb	r3, [r3, #0]
 800f28e:	f003 0310 	and.w	r3, r3, #16
 800f292:	2b00      	cmp	r3, #0
 800f294:	f000 8263 	beq.w	800f75e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f29e:	461a      	mov	r2, r3
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2a4:	4413      	add	r3, r2
 800f2a6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f2ac:	4b99      	ldr	r3, [pc, #612]	; (800f514 <tcp_receive+0x2c0>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	1ad3      	subs	r3, r2, r3
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	db1b      	blt.n	800f2ee <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f2ba:	4b96      	ldr	r3, [pc, #600]	; (800f514 <tcp_receive+0x2c0>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f2be:	429a      	cmp	r2, r3
 800f2c0:	d106      	bne.n	800f2d0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f2c6:	4b94      	ldr	r3, [pc, #592]	; (800f518 <tcp_receive+0x2c4>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	1ad3      	subs	r3, r2, r3
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	db0e      	blt.n	800f2ee <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f2d4:	4b90      	ldr	r3, [pc, #576]	; (800f518 <tcp_receive+0x2c4>)
 800f2d6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f2d8:	429a      	cmp	r2, r3
 800f2da:	d125      	bne.n	800f328 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f2dc:	4b8f      	ldr	r3, [pc, #572]	; (800f51c <tcp_receive+0x2c8>)
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	89db      	ldrh	r3, [r3, #14]
 800f2e2:	b29a      	uxth	r2, r3
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d91c      	bls.n	800f328 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800f2ee:	4b8b      	ldr	r3, [pc, #556]	; (800f51c <tcp_receive+0x2c8>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	89db      	ldrh	r3, [r3, #14]
 800f2f4:	b29a      	uxth	r2, r3
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f308:	429a      	cmp	r2, r3
 800f30a:	d205      	bcs.n	800f318 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800f318:	4b7e      	ldr	r3, [pc, #504]	; (800f514 <tcp_receive+0x2c0>)
 800f31a:	681a      	ldr	r2, [r3, #0]
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800f320:	4b7d      	ldr	r3, [pc, #500]	; (800f518 <tcp_receive+0x2c4>)
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800f328:	4b7b      	ldr	r3, [pc, #492]	; (800f518 <tcp_receive+0x2c4>)
 800f32a:	681a      	ldr	r2, [r3, #0]
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f330:	1ad3      	subs	r3, r2, r3
 800f332:	2b00      	cmp	r3, #0
 800f334:	dc58      	bgt.n	800f3e8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800f336:	4b7a      	ldr	r3, [pc, #488]	; (800f520 <tcp_receive+0x2cc>)
 800f338:	881b      	ldrh	r3, [r3, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d14b      	bne.n	800f3d6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f342:	687a      	ldr	r2, [r7, #4]
 800f344:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800f348:	4413      	add	r3, r2
 800f34a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f34c:	429a      	cmp	r2, r3
 800f34e:	d142      	bne.n	800f3d6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f356:	2b00      	cmp	r3, #0
 800f358:	db3d      	blt.n	800f3d6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f35e:	4b6e      	ldr	r3, [pc, #440]	; (800f518 <tcp_receive+0x2c4>)
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	429a      	cmp	r2, r3
 800f364:	d137      	bne.n	800f3d6 <tcp_receive+0x182>
              found_dupack = 1;
 800f366:	2301      	movs	r3, #1
 800f368:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f370:	2bff      	cmp	r3, #255	; 0xff
 800f372:	d007      	beq.n	800f384 <tcp_receive+0x130>
                ++pcb->dupacks;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f37a:	3301      	adds	r3, #1
 800f37c:	b2da      	uxtb	r2, r3
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f38a:	2b03      	cmp	r3, #3
 800f38c:	d91b      	bls.n	800f3c6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f398:	4413      	add	r3, r2
 800f39a:	b29a      	uxth	r2, r3
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f3a2:	429a      	cmp	r2, r3
 800f3a4:	d30a      	bcc.n	800f3bc <tcp_receive+0x168>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f3b0:	4413      	add	r3, r2
 800f3b2:	b29a      	uxth	r2, r3
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f3ba:	e004      	b.n	800f3c6 <tcp_receive+0x172>
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f3c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f3cc:	2b02      	cmp	r3, #2
 800f3ce:	d902      	bls.n	800f3d6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800f3d0:	6878      	ldr	r0, [r7, #4]
 800f3d2:	f001 fee9 	bl	80111a8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800f3d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	f040 8160 	bne.w	800f69e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f3e6:	e15a      	b.n	800f69e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f3e8:	4b4b      	ldr	r3, [pc, #300]	; (800f518 <tcp_receive+0x2c4>)
 800f3ea:	681a      	ldr	r2, [r3, #0]
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3f0:	1ad3      	subs	r3, r2, r3
 800f3f2:	3b01      	subs	r3, #1
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	f2c0 814d 	blt.w	800f694 <tcp_receive+0x440>
 800f3fa:	4b47      	ldr	r3, [pc, #284]	; (800f518 <tcp_receive+0x2c4>)
 800f3fc:	681a      	ldr	r2, [r3, #0]
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f402:	1ad3      	subs	r3, r2, r3
 800f404:	2b00      	cmp	r3, #0
 800f406:	f300 8145 	bgt.w	800f694 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	8b5b      	ldrh	r3, [r3, #26]
 800f40e:	f003 0304 	and.w	r3, r3, #4
 800f412:	2b00      	cmp	r3, #0
 800f414:	d010      	beq.n	800f438 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	8b5b      	ldrh	r3, [r3, #26]
 800f41a:	f023 0304 	bic.w	r3, r3, #4
 800f41e:	b29a      	uxth	r2, r3
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2200      	movs	r2, #0
 800f434:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2200      	movs	r2, #0
 800f43c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f446:	10db      	asrs	r3, r3, #3
 800f448:	b21b      	sxth	r3, r3
 800f44a:	b29a      	uxth	r2, r3
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f452:	b29b      	uxth	r3, r3
 800f454:	4413      	add	r3, r2
 800f456:	b29b      	uxth	r3, r3
 800f458:	b21a      	sxth	r2, r3
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800f460:	4b2d      	ldr	r3, [pc, #180]	; (800f518 <tcp_receive+0x2c4>)
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	b29a      	uxth	r2, r3
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f46a:	b29b      	uxth	r3, r3
 800f46c:	1ad3      	subs	r3, r2, r3
 800f46e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2200      	movs	r2, #0
 800f474:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800f478:	4b27      	ldr	r3, [pc, #156]	; (800f518 <tcp_receive+0x2c4>)
 800f47a:	681a      	ldr	r2, [r3, #0]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	7d1b      	ldrb	r3, [r3, #20]
 800f484:	2b03      	cmp	r3, #3
 800f486:	f240 8096 	bls.w	800f5b6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800f496:	429a      	cmp	r2, r3
 800f498:	d244      	bcs.n	800f524 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	8b5b      	ldrh	r3, [r3, #26]
 800f49e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d001      	beq.n	800f4aa <tcp_receive+0x256>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e000      	b.n	800f4ac <tcp_receive+0x258>
 800f4aa:	2302      	movs	r3, #2
 800f4ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800f4b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800f4b4:	b29a      	uxth	r2, r3
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f4ba:	fb12 f303 	smulbb	r3, r2, r3
 800f4be:	b29b      	uxth	r3, r3
 800f4c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	bf28      	it	cs
 800f4c6:	4613      	movcs	r3, r2
 800f4c8:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f4d0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f4d2:	4413      	add	r3, r2
 800f4d4:	b29a      	uxth	r2, r3
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f4dc:	429a      	cmp	r2, r3
 800f4de:	d309      	bcc.n	800f4f4 <tcp_receive+0x2a0>
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f4e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f4e8:	4413      	add	r3, r2
 800f4ea:	b29a      	uxth	r2, r3
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f4f2:	e060      	b.n	800f5b6 <tcp_receive+0x362>
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f4fa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f4fe:	e05a      	b.n	800f5b6 <tcp_receive+0x362>
 800f500:	0801aa9c 	.word	0x0801aa9c
 800f504:	0801adcc 	.word	0x0801adcc
 800f508:	0801aae8 	.word	0x0801aae8
 800f50c:	0801ade8 	.word	0x0801ade8
 800f510:	20004ba0 	.word	0x20004ba0
 800f514:	20004b94 	.word	0x20004b94
 800f518:	20004b98 	.word	0x20004b98
 800f51c:	20004b84 	.word	0x20004b84
 800f520:	20004b9e 	.word	0x20004b9e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f52a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f52c:	4413      	add	r3, r2
 800f52e:	b29a      	uxth	r2, r3
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f536:	429a      	cmp	r2, r3
 800f538:	d309      	bcc.n	800f54e <tcp_receive+0x2fa>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f540:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f542:	4413      	add	r3, r2
 800f544:	b29a      	uxth	r2, r3
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f54c:	e004      	b.n	800f558 <tcp_receive+0x304>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f554:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f564:	429a      	cmp	r2, r3
 800f566:	d326      	bcc.n	800f5b6 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f574:	1ad3      	subs	r3, r2, r3
 800f576:	b29a      	uxth	r2, r3
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f588:	4413      	add	r3, r2
 800f58a:	b29a      	uxth	r2, r3
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f592:	429a      	cmp	r2, r3
 800f594:	d30a      	bcc.n	800f5ac <tcp_receive+0x358>
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f5a0:	4413      	add	r3, r2
 800f5a2:	b29a      	uxth	r2, r3
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f5aa:	e004      	b.n	800f5b6 <tcp_receive+0x362>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f5b2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5be:	4a98      	ldr	r2, [pc, #608]	; (800f820 <tcp_receive+0x5cc>)
 800f5c0:	6878      	ldr	r0, [r7, #4]
 800f5c2:	f7ff fdcb 	bl	800f15c <tcp_free_acked_segments>
 800f5c6:	4602      	mov	r2, r0
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5d4:	4a93      	ldr	r2, [pc, #588]	; (800f824 <tcp_receive+0x5d0>)
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f7ff fdc0 	bl	800f15c <tcp_free_acked_segments>
 800f5dc:	4602      	mov	r2, r0
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d104      	bne.n	800f5f4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f5f0:	861a      	strh	r2, [r3, #48]	; 0x30
 800f5f2:	e002      	b.n	800f5fa <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f604:	2b00      	cmp	r3, #0
 800f606:	d103      	bne.n	800f610 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	2200      	movs	r2, #0
 800f60c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800f616:	4b84      	ldr	r3, [pc, #528]	; (800f828 <tcp_receive+0x5d4>)
 800f618:	881b      	ldrh	r3, [r3, #0]
 800f61a:	4413      	add	r3, r2
 800f61c:	b29a      	uxth	r2, r3
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	8b5b      	ldrh	r3, [r3, #26]
 800f628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d035      	beq.n	800f69c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f634:	2b00      	cmp	r3, #0
 800f636:	d118      	bne.n	800f66a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d00c      	beq.n	800f65a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f648:	68db      	ldr	r3, [r3, #12]
 800f64a:	685b      	ldr	r3, [r3, #4]
 800f64c:	4618      	mov	r0, r3
 800f64e:	f7fb f964 	bl	800a91a <lwip_htonl>
 800f652:	4603      	mov	r3, r0
 800f654:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800f656:	2b00      	cmp	r3, #0
 800f658:	dc20      	bgt.n	800f69c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	8b5b      	ldrh	r3, [r3, #26]
 800f65e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f662:	b29a      	uxth	r2, r3
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f668:	e018      	b.n	800f69c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f672:	68db      	ldr	r3, [r3, #12]
 800f674:	685b      	ldr	r3, [r3, #4]
 800f676:	4618      	mov	r0, r3
 800f678:	f7fb f94f 	bl	800a91a <lwip_htonl>
 800f67c:	4603      	mov	r3, r0
 800f67e:	1ae3      	subs	r3, r4, r3
 800f680:	2b00      	cmp	r3, #0
 800f682:	dc0b      	bgt.n	800f69c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	8b5b      	ldrh	r3, [r3, #26]
 800f688:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f68c:	b29a      	uxth	r2, r3
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f692:	e003      	b.n	800f69c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f001 ff75 	bl	8011584 <tcp_send_empty_ack>
 800f69a:	e000      	b.n	800f69e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f69c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d05b      	beq.n	800f75e <tcp_receive+0x50a>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f6aa:	4b60      	ldr	r3, [pc, #384]	; (800f82c <tcp_receive+0x5d8>)
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	1ad3      	subs	r3, r2, r3
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	da54      	bge.n	800f75e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800f6b4:	4b5e      	ldr	r3, [pc, #376]	; (800f830 <tcp_receive+0x5dc>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	b29a      	uxth	r2, r3
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	1ad3      	subs	r3, r2, r3
 800f6c2:	b29b      	uxth	r3, r3
 800f6c4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800f6c8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f6d2:	10db      	asrs	r3, r3, #3
 800f6d4:	b21b      	sxth	r3, r3
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	1ad3      	subs	r3, r2, r3
 800f6da:	b29b      	uxth	r3, r3
 800f6dc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f6e6:	b29a      	uxth	r2, r3
 800f6e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f6ec:	4413      	add	r3, r2
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	b21a      	sxth	r2, r3
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800f6f6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	da05      	bge.n	800f70a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800f6fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f702:	425b      	negs	r3, r3
 800f704:	b29b      	uxth	r3, r3
 800f706:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800f70a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f714:	109b      	asrs	r3, r3, #2
 800f716:	b21b      	sxth	r3, r3
 800f718:	b29b      	uxth	r3, r3
 800f71a:	1ad3      	subs	r3, r2, r3
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f728:	b29a      	uxth	r2, r3
 800f72a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f72e:	4413      	add	r3, r2
 800f730:	b29b      	uxth	r3, r3
 800f732:	b21a      	sxth	r2, r3
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f73e:	10db      	asrs	r3, r3, #3
 800f740:	b21b      	sxth	r3, r3
 800f742:	b29a      	uxth	r2, r3
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f74a:	b29b      	uxth	r3, r3
 800f74c:	4413      	add	r3, r2
 800f74e:	b29b      	uxth	r3, r3
 800f750:	b21a      	sxth	r2, r3
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2200      	movs	r2, #0
 800f75c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800f75e:	4b35      	ldr	r3, [pc, #212]	; (800f834 <tcp_receive+0x5e0>)
 800f760:	881b      	ldrh	r3, [r3, #0]
 800f762:	2b00      	cmp	r3, #0
 800f764:	f000 84e1 	beq.w	801012a <tcp_receive+0xed6>
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	7d1b      	ldrb	r3, [r3, #20]
 800f76c:	2b06      	cmp	r3, #6
 800f76e:	f200 84dc 	bhi.w	801012a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f776:	4b30      	ldr	r3, [pc, #192]	; (800f838 <tcp_receive+0x5e4>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	1ad3      	subs	r3, r2, r3
 800f77c:	3b01      	subs	r3, #1
 800f77e:	2b00      	cmp	r3, #0
 800f780:	f2c0 808e 	blt.w	800f8a0 <tcp_receive+0x64c>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f788:	4b2a      	ldr	r3, [pc, #168]	; (800f834 <tcp_receive+0x5e0>)
 800f78a:	881b      	ldrh	r3, [r3, #0]
 800f78c:	4619      	mov	r1, r3
 800f78e:	4b2a      	ldr	r3, [pc, #168]	; (800f838 <tcp_receive+0x5e4>)
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	440b      	add	r3, r1
 800f794:	1ad3      	subs	r3, r2, r3
 800f796:	3301      	adds	r3, #1
 800f798:	2b00      	cmp	r3, #0
 800f79a:	f300 8081 	bgt.w	800f8a0 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800f79e:	4b27      	ldr	r3, [pc, #156]	; (800f83c <tcp_receive+0x5e8>)
 800f7a0:	685b      	ldr	r3, [r3, #4]
 800f7a2:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f7a8:	4b23      	ldr	r3, [pc, #140]	; (800f838 <tcp_receive+0x5e4>)
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	1ad3      	subs	r3, r2, r3
 800f7ae:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800f7b0:	4b22      	ldr	r3, [pc, #136]	; (800f83c <tcp_receive+0x5e8>)
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d106      	bne.n	800f7c6 <tcp_receive+0x572>
 800f7b8:	4b21      	ldr	r3, [pc, #132]	; (800f840 <tcp_receive+0x5ec>)
 800f7ba:	f240 5294 	movw	r2, #1428	; 0x594
 800f7be:	4921      	ldr	r1, [pc, #132]	; (800f844 <tcp_receive+0x5f0>)
 800f7c0:	4821      	ldr	r0, [pc, #132]	; (800f848 <tcp_receive+0x5f4>)
 800f7c2:	f007 fd93 	bl	80172ec <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800f7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d906      	bls.n	800f7de <tcp_receive+0x58a>
 800f7d0:	4b1b      	ldr	r3, [pc, #108]	; (800f840 <tcp_receive+0x5ec>)
 800f7d2:	f240 5295 	movw	r2, #1429	; 0x595
 800f7d6:	491d      	ldr	r1, [pc, #116]	; (800f84c <tcp_receive+0x5f8>)
 800f7d8:	481b      	ldr	r0, [pc, #108]	; (800f848 <tcp_receive+0x5f4>)
 800f7da:	f007 fd87 	bl	80172ec <iprintf>
      off = (u16_t)off32;
 800f7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7e0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800f7e4:	4b15      	ldr	r3, [pc, #84]	; (800f83c <tcp_receive+0x5e8>)
 800f7e6:	685b      	ldr	r3, [r3, #4]
 800f7e8:	891b      	ldrh	r3, [r3, #8]
 800f7ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	d906      	bls.n	800f800 <tcp_receive+0x5ac>
 800f7f2:	4b13      	ldr	r3, [pc, #76]	; (800f840 <tcp_receive+0x5ec>)
 800f7f4:	f240 5297 	movw	r2, #1431	; 0x597
 800f7f8:	4915      	ldr	r1, [pc, #84]	; (800f850 <tcp_receive+0x5fc>)
 800f7fa:	4813      	ldr	r0, [pc, #76]	; (800f848 <tcp_receive+0x5f4>)
 800f7fc:	f007 fd76 	bl	80172ec <iprintf>
      inseg.len -= off;
 800f800:	4b0e      	ldr	r3, [pc, #56]	; (800f83c <tcp_receive+0x5e8>)
 800f802:	891a      	ldrh	r2, [r3, #8]
 800f804:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f808:	1ad3      	subs	r3, r2, r3
 800f80a:	b29a      	uxth	r2, r3
 800f80c:	4b0b      	ldr	r3, [pc, #44]	; (800f83c <tcp_receive+0x5e8>)
 800f80e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800f810:	4b0a      	ldr	r3, [pc, #40]	; (800f83c <tcp_receive+0x5e8>)
 800f812:	685b      	ldr	r3, [r3, #4]
 800f814:	891a      	ldrh	r2, [r3, #8]
 800f816:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f81a:	1ad3      	subs	r3, r2, r3
 800f81c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800f81e:	e029      	b.n	800f874 <tcp_receive+0x620>
 800f820:	0801ae04 	.word	0x0801ae04
 800f824:	0801ae0c 	.word	0x0801ae0c
 800f828:	20004b9c 	.word	0x20004b9c
 800f82c:	20004b98 	.word	0x20004b98
 800f830:	20012cb4 	.word	0x20012cb4
 800f834:	20004b9e 	.word	0x20004b9e
 800f838:	20004b94 	.word	0x20004b94
 800f83c:	20004b74 	.word	0x20004b74
 800f840:	0801aa9c 	.word	0x0801aa9c
 800f844:	0801ae14 	.word	0x0801ae14
 800f848:	0801aae8 	.word	0x0801aae8
 800f84c:	0801ae24 	.word	0x0801ae24
 800f850:	0801ae34 	.word	0x0801ae34
        off -= p->len;
 800f854:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f856:	895b      	ldrh	r3, [r3, #10]
 800f858:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f85c:	1ad3      	subs	r3, r2, r3
 800f85e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800f862:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f864:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f866:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800f868:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f86a:	2200      	movs	r2, #0
 800f86c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800f86e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800f874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f876:	895b      	ldrh	r3, [r3, #10]
 800f878:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f87c:	429a      	cmp	r2, r3
 800f87e:	d8e9      	bhi.n	800f854 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800f880:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f884:	4619      	mov	r1, r3
 800f886:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f888:	f7fc fb64 	bl	800bf54 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f890:	4a91      	ldr	r2, [pc, #580]	; (800fad8 <tcp_receive+0x884>)
 800f892:	6013      	str	r3, [r2, #0]
 800f894:	4b91      	ldr	r3, [pc, #580]	; (800fadc <tcp_receive+0x888>)
 800f896:	68db      	ldr	r3, [r3, #12]
 800f898:	4a8f      	ldr	r2, [pc, #572]	; (800fad8 <tcp_receive+0x884>)
 800f89a:	6812      	ldr	r2, [r2, #0]
 800f89c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f89e:	e00d      	b.n	800f8bc <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800f8a0:	4b8d      	ldr	r3, [pc, #564]	; (800fad8 <tcp_receive+0x884>)
 800f8a2:	681a      	ldr	r2, [r3, #0]
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8a8:	1ad3      	subs	r3, r2, r3
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	da06      	bge.n	800f8bc <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	8b5b      	ldrh	r3, [r3, #26]
 800f8b2:	f043 0302 	orr.w	r3, r3, #2
 800f8b6:	b29a      	uxth	r2, r3
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f8bc:	4b86      	ldr	r3, [pc, #536]	; (800fad8 <tcp_receive+0x884>)
 800f8be:	681a      	ldr	r2, [r3, #0]
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8c4:	1ad3      	subs	r3, r2, r3
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	f2c0 842a 	blt.w	8010120 <tcp_receive+0xecc>
 800f8cc:	4b82      	ldr	r3, [pc, #520]	; (800fad8 <tcp_receive+0x884>)
 800f8ce:	681a      	ldr	r2, [r3, #0]
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8d4:	6879      	ldr	r1, [r7, #4]
 800f8d6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f8d8:	440b      	add	r3, r1
 800f8da:	1ad3      	subs	r3, r2, r3
 800f8dc:	3301      	adds	r3, #1
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f300 841e 	bgt.w	8010120 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f8e8:	4b7b      	ldr	r3, [pc, #492]	; (800fad8 <tcp_receive+0x884>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	429a      	cmp	r2, r3
 800f8ee:	f040 829a 	bne.w	800fe26 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800f8f2:	4b7a      	ldr	r3, [pc, #488]	; (800fadc <tcp_receive+0x888>)
 800f8f4:	891c      	ldrh	r4, [r3, #8]
 800f8f6:	4b79      	ldr	r3, [pc, #484]	; (800fadc <tcp_receive+0x888>)
 800f8f8:	68db      	ldr	r3, [r3, #12]
 800f8fa:	899b      	ldrh	r3, [r3, #12]
 800f8fc:	b29b      	uxth	r3, r3
 800f8fe:	4618      	mov	r0, r3
 800f900:	f7fa fff6 	bl	800a8f0 <lwip_htons>
 800f904:	4603      	mov	r3, r0
 800f906:	b2db      	uxtb	r3, r3
 800f908:	f003 0303 	and.w	r3, r3, #3
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d001      	beq.n	800f914 <tcp_receive+0x6c0>
 800f910:	2301      	movs	r3, #1
 800f912:	e000      	b.n	800f916 <tcp_receive+0x6c2>
 800f914:	2300      	movs	r3, #0
 800f916:	4423      	add	r3, r4
 800f918:	b29a      	uxth	r2, r3
 800f91a:	4b71      	ldr	r3, [pc, #452]	; (800fae0 <tcp_receive+0x88c>)
 800f91c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f922:	4b6f      	ldr	r3, [pc, #444]	; (800fae0 <tcp_receive+0x88c>)
 800f924:	881b      	ldrh	r3, [r3, #0]
 800f926:	429a      	cmp	r2, r3
 800f928:	d275      	bcs.n	800fa16 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f92a:	4b6c      	ldr	r3, [pc, #432]	; (800fadc <tcp_receive+0x888>)
 800f92c:	68db      	ldr	r3, [r3, #12]
 800f92e:	899b      	ldrh	r3, [r3, #12]
 800f930:	b29b      	uxth	r3, r3
 800f932:	4618      	mov	r0, r3
 800f934:	f7fa ffdc 	bl	800a8f0 <lwip_htons>
 800f938:	4603      	mov	r3, r0
 800f93a:	b2db      	uxtb	r3, r3
 800f93c:	f003 0301 	and.w	r3, r3, #1
 800f940:	2b00      	cmp	r3, #0
 800f942:	d01f      	beq.n	800f984 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f944:	4b65      	ldr	r3, [pc, #404]	; (800fadc <tcp_receive+0x888>)
 800f946:	68db      	ldr	r3, [r3, #12]
 800f948:	899b      	ldrh	r3, [r3, #12]
 800f94a:	b29b      	uxth	r3, r3
 800f94c:	b21b      	sxth	r3, r3
 800f94e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f952:	b21c      	sxth	r4, r3
 800f954:	4b61      	ldr	r3, [pc, #388]	; (800fadc <tcp_receive+0x888>)
 800f956:	68db      	ldr	r3, [r3, #12]
 800f958:	899b      	ldrh	r3, [r3, #12]
 800f95a:	b29b      	uxth	r3, r3
 800f95c:	4618      	mov	r0, r3
 800f95e:	f7fa ffc7 	bl	800a8f0 <lwip_htons>
 800f962:	4603      	mov	r3, r0
 800f964:	b2db      	uxtb	r3, r3
 800f966:	b29b      	uxth	r3, r3
 800f968:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800f96c:	b29b      	uxth	r3, r3
 800f96e:	4618      	mov	r0, r3
 800f970:	f7fa ffbe 	bl	800a8f0 <lwip_htons>
 800f974:	4603      	mov	r3, r0
 800f976:	b21b      	sxth	r3, r3
 800f978:	4323      	orrs	r3, r4
 800f97a:	b21a      	sxth	r2, r3
 800f97c:	4b57      	ldr	r3, [pc, #348]	; (800fadc <tcp_receive+0x888>)
 800f97e:	68db      	ldr	r3, [r3, #12]
 800f980:	b292      	uxth	r2, r2
 800f982:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f988:	4b54      	ldr	r3, [pc, #336]	; (800fadc <tcp_receive+0x888>)
 800f98a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f98c:	4b53      	ldr	r3, [pc, #332]	; (800fadc <tcp_receive+0x888>)
 800f98e:	68db      	ldr	r3, [r3, #12]
 800f990:	899b      	ldrh	r3, [r3, #12]
 800f992:	b29b      	uxth	r3, r3
 800f994:	4618      	mov	r0, r3
 800f996:	f7fa ffab 	bl	800a8f0 <lwip_htons>
 800f99a:	4603      	mov	r3, r0
 800f99c:	b2db      	uxtb	r3, r3
 800f99e:	f003 0302 	and.w	r3, r3, #2
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d005      	beq.n	800f9b2 <tcp_receive+0x75e>
            inseg.len -= 1;
 800f9a6:	4b4d      	ldr	r3, [pc, #308]	; (800fadc <tcp_receive+0x888>)
 800f9a8:	891b      	ldrh	r3, [r3, #8]
 800f9aa:	3b01      	subs	r3, #1
 800f9ac:	b29a      	uxth	r2, r3
 800f9ae:	4b4b      	ldr	r3, [pc, #300]	; (800fadc <tcp_receive+0x888>)
 800f9b0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800f9b2:	4b4a      	ldr	r3, [pc, #296]	; (800fadc <tcp_receive+0x888>)
 800f9b4:	685b      	ldr	r3, [r3, #4]
 800f9b6:	4a49      	ldr	r2, [pc, #292]	; (800fadc <tcp_receive+0x888>)
 800f9b8:	8912      	ldrh	r2, [r2, #8]
 800f9ba:	4611      	mov	r1, r2
 800f9bc:	4618      	mov	r0, r3
 800f9be:	f7fc f9c9 	bl	800bd54 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800f9c2:	4b46      	ldr	r3, [pc, #280]	; (800fadc <tcp_receive+0x888>)
 800f9c4:	891c      	ldrh	r4, [r3, #8]
 800f9c6:	4b45      	ldr	r3, [pc, #276]	; (800fadc <tcp_receive+0x888>)
 800f9c8:	68db      	ldr	r3, [r3, #12]
 800f9ca:	899b      	ldrh	r3, [r3, #12]
 800f9cc:	b29b      	uxth	r3, r3
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fa ff8e 	bl	800a8f0 <lwip_htons>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	b2db      	uxtb	r3, r3
 800f9d8:	f003 0303 	and.w	r3, r3, #3
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d001      	beq.n	800f9e4 <tcp_receive+0x790>
 800f9e0:	2301      	movs	r3, #1
 800f9e2:	e000      	b.n	800f9e6 <tcp_receive+0x792>
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	4423      	add	r3, r4
 800f9e8:	b29a      	uxth	r2, r3
 800f9ea:	4b3d      	ldr	r3, [pc, #244]	; (800fae0 <tcp_receive+0x88c>)
 800f9ec:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f9ee:	4b3c      	ldr	r3, [pc, #240]	; (800fae0 <tcp_receive+0x88c>)
 800f9f0:	881b      	ldrh	r3, [r3, #0]
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	4b38      	ldr	r3, [pc, #224]	; (800fad8 <tcp_receive+0x884>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	441a      	add	r2, r3
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9fe:	6879      	ldr	r1, [r7, #4]
 800fa00:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fa02:	440b      	add	r3, r1
 800fa04:	429a      	cmp	r2, r3
 800fa06:	d006      	beq.n	800fa16 <tcp_receive+0x7c2>
 800fa08:	4b36      	ldr	r3, [pc, #216]	; (800fae4 <tcp_receive+0x890>)
 800fa0a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800fa0e:	4936      	ldr	r1, [pc, #216]	; (800fae8 <tcp_receive+0x894>)
 800fa10:	4836      	ldr	r0, [pc, #216]	; (800faec <tcp_receive+0x898>)
 800fa12:	f007 fc6b 	bl	80172ec <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	f000 80e7 	beq.w	800fbee <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fa20:	4b2e      	ldr	r3, [pc, #184]	; (800fadc <tcp_receive+0x888>)
 800fa22:	68db      	ldr	r3, [r3, #12]
 800fa24:	899b      	ldrh	r3, [r3, #12]
 800fa26:	b29b      	uxth	r3, r3
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f7fa ff61 	bl	800a8f0 <lwip_htons>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	b2db      	uxtb	r3, r3
 800fa32:	f003 0301 	and.w	r3, r3, #1
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d010      	beq.n	800fa5c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800fa3a:	e00a      	b.n	800fa52 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa40:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa46:	681a      	ldr	r2, [r3, #0]
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800fa4c:	68f8      	ldr	r0, [r7, #12]
 800fa4e:	f7fd fd96 	bl	800d57e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d1f0      	bne.n	800fa3c <tcp_receive+0x7e8>
 800fa5a:	e0c8      	b.n	800fbee <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa60:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800fa62:	e052      	b.n	800fb0a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800fa64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa66:	68db      	ldr	r3, [r3, #12]
 800fa68:	899b      	ldrh	r3, [r3, #12]
 800fa6a:	b29b      	uxth	r3, r3
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	f7fa ff3f 	bl	800a8f0 <lwip_htons>
 800fa72:	4603      	mov	r3, r0
 800fa74:	b2db      	uxtb	r3, r3
 800fa76:	f003 0301 	and.w	r3, r3, #1
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d03d      	beq.n	800fafa <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800fa7e:	4b17      	ldr	r3, [pc, #92]	; (800fadc <tcp_receive+0x888>)
 800fa80:	68db      	ldr	r3, [r3, #12]
 800fa82:	899b      	ldrh	r3, [r3, #12]
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7fa ff32 	bl	800a8f0 <lwip_htons>
 800fa8c:	4603      	mov	r3, r0
 800fa8e:	b2db      	uxtb	r3, r3
 800fa90:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d130      	bne.n	800fafa <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800fa98:	4b10      	ldr	r3, [pc, #64]	; (800fadc <tcp_receive+0x888>)
 800fa9a:	68db      	ldr	r3, [r3, #12]
 800fa9c:	899b      	ldrh	r3, [r3, #12]
 800fa9e:	b29c      	uxth	r4, r3
 800faa0:	2001      	movs	r0, #1
 800faa2:	f7fa ff25 	bl	800a8f0 <lwip_htons>
 800faa6:	4603      	mov	r3, r0
 800faa8:	461a      	mov	r2, r3
 800faaa:	4b0c      	ldr	r3, [pc, #48]	; (800fadc <tcp_receive+0x888>)
 800faac:	68db      	ldr	r3, [r3, #12]
 800faae:	4322      	orrs	r2, r4
 800fab0:	b292      	uxth	r2, r2
 800fab2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800fab4:	4b09      	ldr	r3, [pc, #36]	; (800fadc <tcp_receive+0x888>)
 800fab6:	891c      	ldrh	r4, [r3, #8]
 800fab8:	4b08      	ldr	r3, [pc, #32]	; (800fadc <tcp_receive+0x888>)
 800faba:	68db      	ldr	r3, [r3, #12]
 800fabc:	899b      	ldrh	r3, [r3, #12]
 800fabe:	b29b      	uxth	r3, r3
 800fac0:	4618      	mov	r0, r3
 800fac2:	f7fa ff15 	bl	800a8f0 <lwip_htons>
 800fac6:	4603      	mov	r3, r0
 800fac8:	b2db      	uxtb	r3, r3
 800faca:	f003 0303 	and.w	r3, r3, #3
 800face:	2b00      	cmp	r3, #0
 800fad0:	d00e      	beq.n	800faf0 <tcp_receive+0x89c>
 800fad2:	2301      	movs	r3, #1
 800fad4:	e00d      	b.n	800faf2 <tcp_receive+0x89e>
 800fad6:	bf00      	nop
 800fad8:	20004b94 	.word	0x20004b94
 800fadc:	20004b74 	.word	0x20004b74
 800fae0:	20004b9e 	.word	0x20004b9e
 800fae4:	0801aa9c 	.word	0x0801aa9c
 800fae8:	0801ae44 	.word	0x0801ae44
 800faec:	0801aae8 	.word	0x0801aae8
 800faf0:	2300      	movs	r3, #0
 800faf2:	4423      	add	r3, r4
 800faf4:	b29a      	uxth	r2, r3
 800faf6:	4b98      	ldr	r3, [pc, #608]	; (800fd58 <tcp_receive+0xb04>)
 800faf8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800fafa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fafc:	613b      	str	r3, [r7, #16]
              next = next->next;
 800fafe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800fb04:	6938      	ldr	r0, [r7, #16]
 800fb06:	f7fd fd3a 	bl	800d57e <tcp_seg_free>
            while (next &&
 800fb0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d00e      	beq.n	800fb2e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800fb10:	4b91      	ldr	r3, [pc, #580]	; (800fd58 <tcp_receive+0xb04>)
 800fb12:	881b      	ldrh	r3, [r3, #0]
 800fb14:	461a      	mov	r2, r3
 800fb16:	4b91      	ldr	r3, [pc, #580]	; (800fd5c <tcp_receive+0xb08>)
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	441a      	add	r2, r3
 800fb1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb1e:	68db      	ldr	r3, [r3, #12]
 800fb20:	685b      	ldr	r3, [r3, #4]
 800fb22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fb24:	8909      	ldrh	r1, [r1, #8]
 800fb26:	440b      	add	r3, r1
 800fb28:	1ad3      	subs	r3, r2, r3
            while (next &&
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	da9a      	bge.n	800fa64 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800fb2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d059      	beq.n	800fbe8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800fb34:	4b88      	ldr	r3, [pc, #544]	; (800fd58 <tcp_receive+0xb04>)
 800fb36:	881b      	ldrh	r3, [r3, #0]
 800fb38:	461a      	mov	r2, r3
 800fb3a:	4b88      	ldr	r3, [pc, #544]	; (800fd5c <tcp_receive+0xb08>)
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	441a      	add	r2, r3
 800fb40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb42:	68db      	ldr	r3, [r3, #12]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	1ad3      	subs	r3, r2, r3
            if (next &&
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	dd4d      	ble.n	800fbe8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800fb4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb4e:	68db      	ldr	r3, [r3, #12]
 800fb50:	685b      	ldr	r3, [r3, #4]
 800fb52:	b29a      	uxth	r2, r3
 800fb54:	4b81      	ldr	r3, [pc, #516]	; (800fd5c <tcp_receive+0xb08>)
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	1ad3      	subs	r3, r2, r3
 800fb5c:	b29a      	uxth	r2, r3
 800fb5e:	4b80      	ldr	r3, [pc, #512]	; (800fd60 <tcp_receive+0xb0c>)
 800fb60:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800fb62:	4b7f      	ldr	r3, [pc, #508]	; (800fd60 <tcp_receive+0xb0c>)
 800fb64:	68db      	ldr	r3, [r3, #12]
 800fb66:	899b      	ldrh	r3, [r3, #12]
 800fb68:	b29b      	uxth	r3, r3
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7fa fec0 	bl	800a8f0 <lwip_htons>
 800fb70:	4603      	mov	r3, r0
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	f003 0302 	and.w	r3, r3, #2
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d005      	beq.n	800fb88 <tcp_receive+0x934>
                inseg.len -= 1;
 800fb7c:	4b78      	ldr	r3, [pc, #480]	; (800fd60 <tcp_receive+0xb0c>)
 800fb7e:	891b      	ldrh	r3, [r3, #8]
 800fb80:	3b01      	subs	r3, #1
 800fb82:	b29a      	uxth	r2, r3
 800fb84:	4b76      	ldr	r3, [pc, #472]	; (800fd60 <tcp_receive+0xb0c>)
 800fb86:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800fb88:	4b75      	ldr	r3, [pc, #468]	; (800fd60 <tcp_receive+0xb0c>)
 800fb8a:	685b      	ldr	r3, [r3, #4]
 800fb8c:	4a74      	ldr	r2, [pc, #464]	; (800fd60 <tcp_receive+0xb0c>)
 800fb8e:	8912      	ldrh	r2, [r2, #8]
 800fb90:	4611      	mov	r1, r2
 800fb92:	4618      	mov	r0, r3
 800fb94:	f7fc f8de 	bl	800bd54 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800fb98:	4b71      	ldr	r3, [pc, #452]	; (800fd60 <tcp_receive+0xb0c>)
 800fb9a:	891c      	ldrh	r4, [r3, #8]
 800fb9c:	4b70      	ldr	r3, [pc, #448]	; (800fd60 <tcp_receive+0xb0c>)
 800fb9e:	68db      	ldr	r3, [r3, #12]
 800fba0:	899b      	ldrh	r3, [r3, #12]
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	4618      	mov	r0, r3
 800fba6:	f7fa fea3 	bl	800a8f0 <lwip_htons>
 800fbaa:	4603      	mov	r3, r0
 800fbac:	b2db      	uxtb	r3, r3
 800fbae:	f003 0303 	and.w	r3, r3, #3
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d001      	beq.n	800fbba <tcp_receive+0x966>
 800fbb6:	2301      	movs	r3, #1
 800fbb8:	e000      	b.n	800fbbc <tcp_receive+0x968>
 800fbba:	2300      	movs	r3, #0
 800fbbc:	4423      	add	r3, r4
 800fbbe:	b29a      	uxth	r2, r3
 800fbc0:	4b65      	ldr	r3, [pc, #404]	; (800fd58 <tcp_receive+0xb04>)
 800fbc2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800fbc4:	4b64      	ldr	r3, [pc, #400]	; (800fd58 <tcp_receive+0xb04>)
 800fbc6:	881b      	ldrh	r3, [r3, #0]
 800fbc8:	461a      	mov	r2, r3
 800fbca:	4b64      	ldr	r3, [pc, #400]	; (800fd5c <tcp_receive+0xb08>)
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	441a      	add	r2, r3
 800fbd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbd2:	68db      	ldr	r3, [r3, #12]
 800fbd4:	685b      	ldr	r3, [r3, #4]
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d006      	beq.n	800fbe8 <tcp_receive+0x994>
 800fbda:	4b62      	ldr	r3, [pc, #392]	; (800fd64 <tcp_receive+0xb10>)
 800fbdc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800fbe0:	4961      	ldr	r1, [pc, #388]	; (800fd68 <tcp_receive+0xb14>)
 800fbe2:	4862      	ldr	r0, [pc, #392]	; (800fd6c <tcp_receive+0xb18>)
 800fbe4:	f007 fb82 	bl	80172ec <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fbec:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800fbee:	4b5a      	ldr	r3, [pc, #360]	; (800fd58 <tcp_receive+0xb04>)
 800fbf0:	881b      	ldrh	r3, [r3, #0]
 800fbf2:	461a      	mov	r2, r3
 800fbf4:	4b59      	ldr	r3, [pc, #356]	; (800fd5c <tcp_receive+0xb08>)
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	441a      	add	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fc02:	4b55      	ldr	r3, [pc, #340]	; (800fd58 <tcp_receive+0xb04>)
 800fc04:	881b      	ldrh	r3, [r3, #0]
 800fc06:	429a      	cmp	r2, r3
 800fc08:	d206      	bcs.n	800fc18 <tcp_receive+0x9c4>
 800fc0a:	4b56      	ldr	r3, [pc, #344]	; (800fd64 <tcp_receive+0xb10>)
 800fc0c:	f240 6207 	movw	r2, #1543	; 0x607
 800fc10:	4957      	ldr	r1, [pc, #348]	; (800fd70 <tcp_receive+0xb1c>)
 800fc12:	4856      	ldr	r0, [pc, #344]	; (800fd6c <tcp_receive+0xb18>)
 800fc14:	f007 fb6a 	bl	80172ec <iprintf>
        pcb->rcv_wnd -= tcplen;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fc1c:	4b4e      	ldr	r3, [pc, #312]	; (800fd58 <tcp_receive+0xb04>)
 800fc1e:	881b      	ldrh	r3, [r3, #0]
 800fc20:	1ad3      	subs	r3, r2, r3
 800fc22:	b29a      	uxth	r2, r3
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f7fc ffc9 	bl	800cbc0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800fc2e:	4b4c      	ldr	r3, [pc, #304]	; (800fd60 <tcp_receive+0xb0c>)
 800fc30:	685b      	ldr	r3, [r3, #4]
 800fc32:	891b      	ldrh	r3, [r3, #8]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d006      	beq.n	800fc46 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800fc38:	4b49      	ldr	r3, [pc, #292]	; (800fd60 <tcp_receive+0xb0c>)
 800fc3a:	685b      	ldr	r3, [r3, #4]
 800fc3c:	4a4d      	ldr	r2, [pc, #308]	; (800fd74 <tcp_receive+0xb20>)
 800fc3e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800fc40:	4b47      	ldr	r3, [pc, #284]	; (800fd60 <tcp_receive+0xb0c>)
 800fc42:	2200      	movs	r2, #0
 800fc44:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fc46:	4b46      	ldr	r3, [pc, #280]	; (800fd60 <tcp_receive+0xb0c>)
 800fc48:	68db      	ldr	r3, [r3, #12]
 800fc4a:	899b      	ldrh	r3, [r3, #12]
 800fc4c:	b29b      	uxth	r3, r3
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f7fa fe4e 	bl	800a8f0 <lwip_htons>
 800fc54:	4603      	mov	r3, r0
 800fc56:	b2db      	uxtb	r3, r3
 800fc58:	f003 0301 	and.w	r3, r3, #1
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	f000 80b8 	beq.w	800fdd2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800fc62:	4b45      	ldr	r3, [pc, #276]	; (800fd78 <tcp_receive+0xb24>)
 800fc64:	781b      	ldrb	r3, [r3, #0]
 800fc66:	f043 0320 	orr.w	r3, r3, #32
 800fc6a:	b2da      	uxtb	r2, r3
 800fc6c:	4b42      	ldr	r3, [pc, #264]	; (800fd78 <tcp_receive+0xb24>)
 800fc6e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800fc70:	e0af      	b.n	800fdd2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fc76:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fc7c:	68db      	ldr	r3, [r3, #12]
 800fc7e:	685b      	ldr	r3, [r3, #4]
 800fc80:	4a36      	ldr	r2, [pc, #216]	; (800fd5c <tcp_receive+0xb08>)
 800fc82:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	891b      	ldrh	r3, [r3, #8]
 800fc88:	461c      	mov	r4, r3
 800fc8a:	68bb      	ldr	r3, [r7, #8]
 800fc8c:	68db      	ldr	r3, [r3, #12]
 800fc8e:	899b      	ldrh	r3, [r3, #12]
 800fc90:	b29b      	uxth	r3, r3
 800fc92:	4618      	mov	r0, r3
 800fc94:	f7fa fe2c 	bl	800a8f0 <lwip_htons>
 800fc98:	4603      	mov	r3, r0
 800fc9a:	b2db      	uxtb	r3, r3
 800fc9c:	f003 0303 	and.w	r3, r3, #3
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d001      	beq.n	800fca8 <tcp_receive+0xa54>
 800fca4:	2301      	movs	r3, #1
 800fca6:	e000      	b.n	800fcaa <tcp_receive+0xa56>
 800fca8:	2300      	movs	r3, #0
 800fcaa:	191a      	adds	r2, r3, r4
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcb0:	441a      	add	r2, r3
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fcba:	461c      	mov	r4, r3
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	891b      	ldrh	r3, [r3, #8]
 800fcc0:	461d      	mov	r5, r3
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	68db      	ldr	r3, [r3, #12]
 800fcc6:	899b      	ldrh	r3, [r3, #12]
 800fcc8:	b29b      	uxth	r3, r3
 800fcca:	4618      	mov	r0, r3
 800fccc:	f7fa fe10 	bl	800a8f0 <lwip_htons>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	b2db      	uxtb	r3, r3
 800fcd4:	f003 0303 	and.w	r3, r3, #3
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d001      	beq.n	800fce0 <tcp_receive+0xa8c>
 800fcdc:	2301      	movs	r3, #1
 800fcde:	e000      	b.n	800fce2 <tcp_receive+0xa8e>
 800fce0:	2300      	movs	r3, #0
 800fce2:	442b      	add	r3, r5
 800fce4:	429c      	cmp	r4, r3
 800fce6:	d206      	bcs.n	800fcf6 <tcp_receive+0xaa2>
 800fce8:	4b1e      	ldr	r3, [pc, #120]	; (800fd64 <tcp_receive+0xb10>)
 800fcea:	f240 622b 	movw	r2, #1579	; 0x62b
 800fcee:	4923      	ldr	r1, [pc, #140]	; (800fd7c <tcp_receive+0xb28>)
 800fcf0:	481e      	ldr	r0, [pc, #120]	; (800fd6c <tcp_receive+0xb18>)
 800fcf2:	f007 fafb 	bl	80172ec <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800fcf6:	68bb      	ldr	r3, [r7, #8]
 800fcf8:	891b      	ldrh	r3, [r3, #8]
 800fcfa:	461c      	mov	r4, r3
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	68db      	ldr	r3, [r3, #12]
 800fd00:	899b      	ldrh	r3, [r3, #12]
 800fd02:	b29b      	uxth	r3, r3
 800fd04:	4618      	mov	r0, r3
 800fd06:	f7fa fdf3 	bl	800a8f0 <lwip_htons>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	b2db      	uxtb	r3, r3
 800fd0e:	f003 0303 	and.w	r3, r3, #3
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d001      	beq.n	800fd1a <tcp_receive+0xac6>
 800fd16:	2301      	movs	r3, #1
 800fd18:	e000      	b.n	800fd1c <tcp_receive+0xac8>
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	1919      	adds	r1, r3, r4
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fd22:	b28b      	uxth	r3, r1
 800fd24:	1ad3      	subs	r3, r2, r3
 800fd26:	b29a      	uxth	r2, r3
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800fd2c:	6878      	ldr	r0, [r7, #4]
 800fd2e:	f7fc ff47 	bl	800cbc0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800fd32:	68bb      	ldr	r3, [r7, #8]
 800fd34:	685b      	ldr	r3, [r3, #4]
 800fd36:	891b      	ldrh	r3, [r3, #8]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d028      	beq.n	800fd8e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800fd3c:	4b0d      	ldr	r3, [pc, #52]	; (800fd74 <tcp_receive+0xb20>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d01d      	beq.n	800fd80 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800fd44:	4b0b      	ldr	r3, [pc, #44]	; (800fd74 <tcp_receive+0xb20>)
 800fd46:	681a      	ldr	r2, [r3, #0]
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	4610      	mov	r0, r2
 800fd50:	f7fc fa54 	bl	800c1fc <pbuf_cat>
 800fd54:	e018      	b.n	800fd88 <tcp_receive+0xb34>
 800fd56:	bf00      	nop
 800fd58:	20004b9e 	.word	0x20004b9e
 800fd5c:	20004b94 	.word	0x20004b94
 800fd60:	20004b74 	.word	0x20004b74
 800fd64:	0801aa9c 	.word	0x0801aa9c
 800fd68:	0801ae7c 	.word	0x0801ae7c
 800fd6c:	0801aae8 	.word	0x0801aae8
 800fd70:	0801aeb8 	.word	0x0801aeb8
 800fd74:	20004ba4 	.word	0x20004ba4
 800fd78:	20004ba1 	.word	0x20004ba1
 800fd7c:	0801aed8 	.word	0x0801aed8
            } else {
              recv_data = cseg->p;
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	685b      	ldr	r3, [r3, #4]
 800fd84:	4a70      	ldr	r2, [pc, #448]	; (800ff48 <tcp_receive+0xcf4>)
 800fd86:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800fd88:	68bb      	ldr	r3, [r7, #8]
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	68db      	ldr	r3, [r3, #12]
 800fd92:	899b      	ldrh	r3, [r3, #12]
 800fd94:	b29b      	uxth	r3, r3
 800fd96:	4618      	mov	r0, r3
 800fd98:	f7fa fdaa 	bl	800a8f0 <lwip_htons>
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	b2db      	uxtb	r3, r3
 800fda0:	f003 0301 	and.w	r3, r3, #1
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d00d      	beq.n	800fdc4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800fda8:	4b68      	ldr	r3, [pc, #416]	; (800ff4c <tcp_receive+0xcf8>)
 800fdaa:	781b      	ldrb	r3, [r3, #0]
 800fdac:	f043 0320 	orr.w	r3, r3, #32
 800fdb0:	b2da      	uxtb	r2, r3
 800fdb2:	4b66      	ldr	r3, [pc, #408]	; (800ff4c <tcp_receive+0xcf8>)
 800fdb4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	7d1b      	ldrb	r3, [r3, #20]
 800fdba:	2b04      	cmp	r3, #4
 800fdbc:	d102      	bne.n	800fdc4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	2207      	movs	r2, #7
 800fdc2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	681a      	ldr	r2, [r3, #0]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800fdcc:	68b8      	ldr	r0, [r7, #8]
 800fdce:	f7fd fbd6 	bl	800d57e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d008      	beq.n	800fdec <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fdde:	68db      	ldr	r3, [r3, #12]
 800fde0:	685a      	ldr	r2, [r3, #4]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800fde6:	429a      	cmp	r2, r3
 800fde8:	f43f af43 	beq.w	800fc72 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	8b5b      	ldrh	r3, [r3, #26]
 800fdf0:	f003 0301 	and.w	r3, r3, #1
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d00e      	beq.n	800fe16 <tcp_receive+0xbc2>
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	8b5b      	ldrh	r3, [r3, #26]
 800fdfc:	f023 0301 	bic.w	r3, r3, #1
 800fe00:	b29a      	uxth	r2, r3
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	835a      	strh	r2, [r3, #26]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	8b5b      	ldrh	r3, [r3, #26]
 800fe0a:	f043 0302 	orr.w	r3, r3, #2
 800fe0e:	b29a      	uxth	r2, r3
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe14:	e188      	b.n	8010128 <tcp_receive+0xed4>
        tcp_ack(pcb);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	8b5b      	ldrh	r3, [r3, #26]
 800fe1a:	f043 0301 	orr.w	r3, r3, #1
 800fe1e:	b29a      	uxth	r2, r3
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe24:	e180      	b.n	8010128 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d106      	bne.n	800fe3c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800fe2e:	4848      	ldr	r0, [pc, #288]	; (800ff50 <tcp_receive+0xcfc>)
 800fe30:	f7fd fbbe 	bl	800d5b0 <tcp_seg_copy>
 800fe34:	4602      	mov	r2, r0
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	675a      	str	r2, [r3, #116]	; 0x74
 800fe3a:	e16d      	b.n	8010118 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fe44:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe46:	e157      	b.n	80100f8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800fe48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe4a:	68db      	ldr	r3, [r3, #12]
 800fe4c:	685a      	ldr	r2, [r3, #4]
 800fe4e:	4b41      	ldr	r3, [pc, #260]	; (800ff54 <tcp_receive+0xd00>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	429a      	cmp	r2, r3
 800fe54:	d11d      	bne.n	800fe92 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800fe56:	4b3e      	ldr	r3, [pc, #248]	; (800ff50 <tcp_receive+0xcfc>)
 800fe58:	891a      	ldrh	r2, [r3, #8]
 800fe5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe5c:	891b      	ldrh	r3, [r3, #8]
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	f240 814f 	bls.w	8010102 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fe64:	483a      	ldr	r0, [pc, #232]	; (800ff50 <tcp_receive+0xcfc>)
 800fe66:	f7fd fba3 	bl	800d5b0 <tcp_seg_copy>
 800fe6a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800fe6c:	697b      	ldr	r3, [r7, #20]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	f000 8149 	beq.w	8010106 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800fe74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d003      	beq.n	800fe82 <tcp_receive+0xc2e>
                    prev->next = cseg;
 800fe7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe7c:	697a      	ldr	r2, [r7, #20]
 800fe7e:	601a      	str	r2, [r3, #0]
 800fe80:	e002      	b.n	800fe88 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	697a      	ldr	r2, [r7, #20]
 800fe86:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800fe88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fe8a:	6978      	ldr	r0, [r7, #20]
 800fe8c:	f7ff f8de 	bl	800f04c <tcp_oos_insert_segment>
                }
                break;
 800fe90:	e139      	b.n	8010106 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800fe92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d117      	bne.n	800fec8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800fe98:	4b2e      	ldr	r3, [pc, #184]	; (800ff54 <tcp_receive+0xd00>)
 800fe9a:	681a      	ldr	r2, [r3, #0]
 800fe9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe9e:	68db      	ldr	r3, [r3, #12]
 800fea0:	685b      	ldr	r3, [r3, #4]
 800fea2:	1ad3      	subs	r3, r2, r3
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	da57      	bge.n	800ff58 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fea8:	4829      	ldr	r0, [pc, #164]	; (800ff50 <tcp_receive+0xcfc>)
 800feaa:	f7fd fb81 	bl	800d5b0 <tcp_seg_copy>
 800feae:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800feb0:	69bb      	ldr	r3, [r7, #24]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f000 8129 	beq.w	801010a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	69ba      	ldr	r2, [r7, #24]
 800febc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800febe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fec0:	69b8      	ldr	r0, [r7, #24]
 800fec2:	f7ff f8c3 	bl	800f04c <tcp_oos_insert_segment>
                  }
                  break;
 800fec6:	e120      	b.n	801010a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800fec8:	4b22      	ldr	r3, [pc, #136]	; (800ff54 <tcp_receive+0xd00>)
 800feca:	681a      	ldr	r2, [r3, #0]
 800fecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fece:	68db      	ldr	r3, [r3, #12]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	1ad3      	subs	r3, r2, r3
 800fed4:	3b01      	subs	r3, #1
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	db3e      	blt.n	800ff58 <tcp_receive+0xd04>
 800feda:	4b1e      	ldr	r3, [pc, #120]	; (800ff54 <tcp_receive+0xd00>)
 800fedc:	681a      	ldr	r2, [r3, #0]
 800fede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fee0:	68db      	ldr	r3, [r3, #12]
 800fee2:	685b      	ldr	r3, [r3, #4]
 800fee4:	1ad3      	subs	r3, r2, r3
 800fee6:	3301      	adds	r3, #1
 800fee8:	2b00      	cmp	r3, #0
 800feea:	dc35      	bgt.n	800ff58 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800feec:	4818      	ldr	r0, [pc, #96]	; (800ff50 <tcp_receive+0xcfc>)
 800feee:	f7fd fb5f 	bl	800d5b0 <tcp_seg_copy>
 800fef2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800fef4:	69fb      	ldr	r3, [r7, #28]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	f000 8109 	beq.w	801010e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800fefc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fefe:	68db      	ldr	r3, [r3, #12]
 800ff00:	685b      	ldr	r3, [r3, #4]
 800ff02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff04:	8912      	ldrh	r2, [r2, #8]
 800ff06:	441a      	add	r2, r3
 800ff08:	4b12      	ldr	r3, [pc, #72]	; (800ff54 <tcp_receive+0xd00>)
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	1ad3      	subs	r3, r2, r3
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	dd12      	ble.n	800ff38 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800ff12:	4b10      	ldr	r3, [pc, #64]	; (800ff54 <tcp_receive+0xd00>)
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	b29a      	uxth	r2, r3
 800ff18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff1a:	68db      	ldr	r3, [r3, #12]
 800ff1c:	685b      	ldr	r3, [r3, #4]
 800ff1e:	b29b      	uxth	r3, r3
 800ff20:	1ad3      	subs	r3, r2, r3
 800ff22:	b29a      	uxth	r2, r3
 800ff24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff26:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800ff28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff2a:	685a      	ldr	r2, [r3, #4]
 800ff2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff2e:	891b      	ldrh	r3, [r3, #8]
 800ff30:	4619      	mov	r1, r3
 800ff32:	4610      	mov	r0, r2
 800ff34:	f7fb ff0e 	bl	800bd54 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800ff38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff3a:	69fa      	ldr	r2, [r7, #28]
 800ff3c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800ff3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ff40:	69f8      	ldr	r0, [r7, #28]
 800ff42:	f7ff f883 	bl	800f04c <tcp_oos_insert_segment>
                  }
                  break;
 800ff46:	e0e2      	b.n	801010e <tcp_receive+0xeba>
 800ff48:	20004ba4 	.word	0x20004ba4
 800ff4c:	20004ba1 	.word	0x20004ba1
 800ff50:	20004b74 	.word	0x20004b74
 800ff54:	20004b94 	.word	0x20004b94
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800ff58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff5a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800ff5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	f040 80c6 	bne.w	80100f2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800ff66:	4b80      	ldr	r3, [pc, #512]	; (8010168 <tcp_receive+0xf14>)
 800ff68:	681a      	ldr	r2, [r3, #0]
 800ff6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff6c:	68db      	ldr	r3, [r3, #12]
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	f340 80bd 	ble.w	80100f2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ff78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff7a:	68db      	ldr	r3, [r3, #12]
 800ff7c:	899b      	ldrh	r3, [r3, #12]
 800ff7e:	b29b      	uxth	r3, r3
 800ff80:	4618      	mov	r0, r3
 800ff82:	f7fa fcb5 	bl	800a8f0 <lwip_htons>
 800ff86:	4603      	mov	r3, r0
 800ff88:	b2db      	uxtb	r3, r3
 800ff8a:	f003 0301 	and.w	r3, r3, #1
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	f040 80bf 	bne.w	8010112 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800ff94:	4875      	ldr	r0, [pc, #468]	; (801016c <tcp_receive+0xf18>)
 800ff96:	f7fd fb0b 	bl	800d5b0 <tcp_seg_copy>
 800ff9a:	4602      	mov	r2, r0
 800ff9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff9e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800ffa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	f000 80b6 	beq.w	8010116 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800ffaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffac:	68db      	ldr	r3, [r3, #12]
 800ffae:	685b      	ldr	r3, [r3, #4]
 800ffb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ffb2:	8912      	ldrh	r2, [r2, #8]
 800ffb4:	441a      	add	r2, r3
 800ffb6:	4b6c      	ldr	r3, [pc, #432]	; (8010168 <tcp_receive+0xf14>)
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	1ad3      	subs	r3, r2, r3
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	dd12      	ble.n	800ffe6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800ffc0:	4b69      	ldr	r3, [pc, #420]	; (8010168 <tcp_receive+0xf14>)
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	b29a      	uxth	r2, r3
 800ffc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffc8:	68db      	ldr	r3, [r3, #12]
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	b29b      	uxth	r3, r3
 800ffce:	1ad3      	subs	r3, r2, r3
 800ffd0:	b29a      	uxth	r2, r3
 800ffd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800ffd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffd8:	685a      	ldr	r2, [r3, #4]
 800ffda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffdc:	891b      	ldrh	r3, [r3, #8]
 800ffde:	4619      	mov	r1, r3
 800ffe0:	4610      	mov	r0, r2
 800ffe2:	f7fb feb7 	bl	800bd54 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800ffe6:	4b62      	ldr	r3, [pc, #392]	; (8010170 <tcp_receive+0xf1c>)
 800ffe8:	881b      	ldrh	r3, [r3, #0]
 800ffea:	461a      	mov	r2, r3
 800ffec:	4b5e      	ldr	r3, [pc, #376]	; (8010168 <tcp_receive+0xf14>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	441a      	add	r2, r3
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fff6:	6879      	ldr	r1, [r7, #4]
 800fff8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fffa:	440b      	add	r3, r1
 800fffc:	1ad3      	subs	r3, r2, r3
 800fffe:	2b00      	cmp	r3, #0
 8010000:	f340 8089 	ble.w	8010116 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	68db      	ldr	r3, [r3, #12]
 801000a:	899b      	ldrh	r3, [r3, #12]
 801000c:	b29b      	uxth	r3, r3
 801000e:	4618      	mov	r0, r3
 8010010:	f7fa fc6e 	bl	800a8f0 <lwip_htons>
 8010014:	4603      	mov	r3, r0
 8010016:	b2db      	uxtb	r3, r3
 8010018:	f003 0301 	and.w	r3, r3, #1
 801001c:	2b00      	cmp	r3, #0
 801001e:	d022      	beq.n	8010066 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	68db      	ldr	r3, [r3, #12]
 8010026:	899b      	ldrh	r3, [r3, #12]
 8010028:	b29b      	uxth	r3, r3
 801002a:	b21b      	sxth	r3, r3
 801002c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010030:	b21c      	sxth	r4, r3
 8010032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	68db      	ldr	r3, [r3, #12]
 8010038:	899b      	ldrh	r3, [r3, #12]
 801003a:	b29b      	uxth	r3, r3
 801003c:	4618      	mov	r0, r3
 801003e:	f7fa fc57 	bl	800a8f0 <lwip_htons>
 8010042:	4603      	mov	r3, r0
 8010044:	b2db      	uxtb	r3, r3
 8010046:	b29b      	uxth	r3, r3
 8010048:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801004c:	b29b      	uxth	r3, r3
 801004e:	4618      	mov	r0, r3
 8010050:	f7fa fc4e 	bl	800a8f0 <lwip_htons>
 8010054:	4603      	mov	r3, r0
 8010056:	b21b      	sxth	r3, r3
 8010058:	4323      	orrs	r3, r4
 801005a:	b21a      	sxth	r2, r3
 801005c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	68db      	ldr	r3, [r3, #12]
 8010062:	b292      	uxth	r2, r2
 8010064:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801006a:	b29a      	uxth	r2, r3
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010070:	4413      	add	r3, r2
 8010072:	b299      	uxth	r1, r3
 8010074:	4b3c      	ldr	r3, [pc, #240]	; (8010168 <tcp_receive+0xf14>)
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	b29a      	uxth	r2, r3
 801007a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	1a8a      	subs	r2, r1, r2
 8010080:	b292      	uxth	r2, r2
 8010082:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	685a      	ldr	r2, [r3, #4]
 801008a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	891b      	ldrh	r3, [r3, #8]
 8010090:	4619      	mov	r1, r3
 8010092:	4610      	mov	r0, r2
 8010094:	f7fb fe5e 	bl	800bd54 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	891c      	ldrh	r4, [r3, #8]
 801009e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	68db      	ldr	r3, [r3, #12]
 80100a4:	899b      	ldrh	r3, [r3, #12]
 80100a6:	b29b      	uxth	r3, r3
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7fa fc21 	bl	800a8f0 <lwip_htons>
 80100ae:	4603      	mov	r3, r0
 80100b0:	b2db      	uxtb	r3, r3
 80100b2:	f003 0303 	and.w	r3, r3, #3
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d001      	beq.n	80100be <tcp_receive+0xe6a>
 80100ba:	2301      	movs	r3, #1
 80100bc:	e000      	b.n	80100c0 <tcp_receive+0xe6c>
 80100be:	2300      	movs	r3, #0
 80100c0:	4423      	add	r3, r4
 80100c2:	b29a      	uxth	r2, r3
 80100c4:	4b2a      	ldr	r3, [pc, #168]	; (8010170 <tcp_receive+0xf1c>)
 80100c6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80100c8:	4b29      	ldr	r3, [pc, #164]	; (8010170 <tcp_receive+0xf1c>)
 80100ca:	881b      	ldrh	r3, [r3, #0]
 80100cc:	461a      	mov	r2, r3
 80100ce:	4b26      	ldr	r3, [pc, #152]	; (8010168 <tcp_receive+0xf14>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	441a      	add	r2, r3
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100d8:	6879      	ldr	r1, [r7, #4]
 80100da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80100dc:	440b      	add	r3, r1
 80100de:	429a      	cmp	r2, r3
 80100e0:	d019      	beq.n	8010116 <tcp_receive+0xec2>
 80100e2:	4b24      	ldr	r3, [pc, #144]	; (8010174 <tcp_receive+0xf20>)
 80100e4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80100e8:	4923      	ldr	r1, [pc, #140]	; (8010178 <tcp_receive+0xf24>)
 80100ea:	4824      	ldr	r0, [pc, #144]	; (801017c <tcp_receive+0xf28>)
 80100ec:	f007 f8fe 	bl	80172ec <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80100f0:	e011      	b.n	8010116 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80100f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80100f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	f47f aea4 	bne.w	800fe48 <tcp_receive+0xbf4>
 8010100:	e00a      	b.n	8010118 <tcp_receive+0xec4>
                break;
 8010102:	bf00      	nop
 8010104:	e008      	b.n	8010118 <tcp_receive+0xec4>
                break;
 8010106:	bf00      	nop
 8010108:	e006      	b.n	8010118 <tcp_receive+0xec4>
                  break;
 801010a:	bf00      	nop
 801010c:	e004      	b.n	8010118 <tcp_receive+0xec4>
                  break;
 801010e:	bf00      	nop
 8010110:	e002      	b.n	8010118 <tcp_receive+0xec4>
                  break;
 8010112:	bf00      	nop
 8010114:	e000      	b.n	8010118 <tcp_receive+0xec4>
                break;
 8010116:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8010118:	6878      	ldr	r0, [r7, #4]
 801011a:	f001 fa33 	bl	8011584 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801011e:	e003      	b.n	8010128 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f001 fa2f 	bl	8011584 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010126:	e01a      	b.n	801015e <tcp_receive+0xf0a>
 8010128:	e019      	b.n	801015e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801012a:	4b0f      	ldr	r3, [pc, #60]	; (8010168 <tcp_receive+0xf14>)
 801012c:	681a      	ldr	r2, [r3, #0]
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010132:	1ad3      	subs	r3, r2, r3
 8010134:	2b00      	cmp	r3, #0
 8010136:	db0a      	blt.n	801014e <tcp_receive+0xefa>
 8010138:	4b0b      	ldr	r3, [pc, #44]	; (8010168 <tcp_receive+0xf14>)
 801013a:	681a      	ldr	r2, [r3, #0]
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010140:	6879      	ldr	r1, [r7, #4]
 8010142:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010144:	440b      	add	r3, r1
 8010146:	1ad3      	subs	r3, r2, r3
 8010148:	3301      	adds	r3, #1
 801014a:	2b00      	cmp	r3, #0
 801014c:	dd07      	ble.n	801015e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	8b5b      	ldrh	r3, [r3, #26]
 8010152:	f043 0302 	orr.w	r3, r3, #2
 8010156:	b29a      	uxth	r2, r3
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801015c:	e7ff      	b.n	801015e <tcp_receive+0xf0a>
 801015e:	bf00      	nop
 8010160:	3750      	adds	r7, #80	; 0x50
 8010162:	46bd      	mov	sp, r7
 8010164:	bdb0      	pop	{r4, r5, r7, pc}
 8010166:	bf00      	nop
 8010168:	20004b94 	.word	0x20004b94
 801016c:	20004b74 	.word	0x20004b74
 8010170:	20004b9e 	.word	0x20004b9e
 8010174:	0801aa9c 	.word	0x0801aa9c
 8010178:	0801ae44 	.word	0x0801ae44
 801017c:	0801aae8 	.word	0x0801aae8

08010180 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8010180:	b480      	push	{r7}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8010186:	4b15      	ldr	r3, [pc, #84]	; (80101dc <tcp_get_next_optbyte+0x5c>)
 8010188:	881b      	ldrh	r3, [r3, #0]
 801018a:	1c5a      	adds	r2, r3, #1
 801018c:	b291      	uxth	r1, r2
 801018e:	4a13      	ldr	r2, [pc, #76]	; (80101dc <tcp_get_next_optbyte+0x5c>)
 8010190:	8011      	strh	r1, [r2, #0]
 8010192:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010194:	4b12      	ldr	r3, [pc, #72]	; (80101e0 <tcp_get_next_optbyte+0x60>)
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d004      	beq.n	80101a6 <tcp_get_next_optbyte+0x26>
 801019c:	4b11      	ldr	r3, [pc, #68]	; (80101e4 <tcp_get_next_optbyte+0x64>)
 801019e:	881b      	ldrh	r3, [r3, #0]
 80101a0:	88fa      	ldrh	r2, [r7, #6]
 80101a2:	429a      	cmp	r2, r3
 80101a4:	d208      	bcs.n	80101b8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80101a6:	4b10      	ldr	r3, [pc, #64]	; (80101e8 <tcp_get_next_optbyte+0x68>)
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	3314      	adds	r3, #20
 80101ac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80101ae:	88fb      	ldrh	r3, [r7, #6]
 80101b0:	683a      	ldr	r2, [r7, #0]
 80101b2:	4413      	add	r3, r2
 80101b4:	781b      	ldrb	r3, [r3, #0]
 80101b6:	e00b      	b.n	80101d0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80101b8:	88fb      	ldrh	r3, [r7, #6]
 80101ba:	b2da      	uxtb	r2, r3
 80101bc:	4b09      	ldr	r3, [pc, #36]	; (80101e4 <tcp_get_next_optbyte+0x64>)
 80101be:	881b      	ldrh	r3, [r3, #0]
 80101c0:	b2db      	uxtb	r3, r3
 80101c2:	1ad3      	subs	r3, r2, r3
 80101c4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80101c6:	4b06      	ldr	r3, [pc, #24]	; (80101e0 <tcp_get_next_optbyte+0x60>)
 80101c8:	681a      	ldr	r2, [r3, #0]
 80101ca:	797b      	ldrb	r3, [r7, #5]
 80101cc:	4413      	add	r3, r2
 80101ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	370c      	adds	r7, #12
 80101d4:	46bd      	mov	sp, r7
 80101d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101da:	4770      	bx	lr
 80101dc:	20004b90 	.word	0x20004b90
 80101e0:	20004b8c 	.word	0x20004b8c
 80101e4:	20004b8a 	.word	0x20004b8a
 80101e8:	20004b84 	.word	0x20004b84

080101ec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b084      	sub	sp, #16
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d106      	bne.n	8010208 <tcp_parseopt+0x1c>
 80101fa:	4b32      	ldr	r3, [pc, #200]	; (80102c4 <tcp_parseopt+0xd8>)
 80101fc:	f240 727d 	movw	r2, #1917	; 0x77d
 8010200:	4931      	ldr	r1, [pc, #196]	; (80102c8 <tcp_parseopt+0xdc>)
 8010202:	4832      	ldr	r0, [pc, #200]	; (80102cc <tcp_parseopt+0xe0>)
 8010204:	f007 f872 	bl	80172ec <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010208:	4b31      	ldr	r3, [pc, #196]	; (80102d0 <tcp_parseopt+0xe4>)
 801020a:	881b      	ldrh	r3, [r3, #0]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d055      	beq.n	80102bc <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010210:	4b30      	ldr	r3, [pc, #192]	; (80102d4 <tcp_parseopt+0xe8>)
 8010212:	2200      	movs	r2, #0
 8010214:	801a      	strh	r2, [r3, #0]
 8010216:	e045      	b.n	80102a4 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8010218:	f7ff ffb2 	bl	8010180 <tcp_get_next_optbyte>
 801021c:	4603      	mov	r3, r0
 801021e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010220:	7bfb      	ldrb	r3, [r7, #15]
 8010222:	2b02      	cmp	r3, #2
 8010224:	d006      	beq.n	8010234 <tcp_parseopt+0x48>
 8010226:	2b02      	cmp	r3, #2
 8010228:	dc2b      	bgt.n	8010282 <tcp_parseopt+0x96>
 801022a:	2b00      	cmp	r3, #0
 801022c:	d041      	beq.n	80102b2 <tcp_parseopt+0xc6>
 801022e:	2b01      	cmp	r3, #1
 8010230:	d127      	bne.n	8010282 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8010232:	e037      	b.n	80102a4 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010234:	f7ff ffa4 	bl	8010180 <tcp_get_next_optbyte>
 8010238:	4603      	mov	r3, r0
 801023a:	2b04      	cmp	r3, #4
 801023c:	d13b      	bne.n	80102b6 <tcp_parseopt+0xca>
 801023e:	4b25      	ldr	r3, [pc, #148]	; (80102d4 <tcp_parseopt+0xe8>)
 8010240:	881b      	ldrh	r3, [r3, #0]
 8010242:	3301      	adds	r3, #1
 8010244:	4a22      	ldr	r2, [pc, #136]	; (80102d0 <tcp_parseopt+0xe4>)
 8010246:	8812      	ldrh	r2, [r2, #0]
 8010248:	4293      	cmp	r3, r2
 801024a:	da34      	bge.n	80102b6 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801024c:	f7ff ff98 	bl	8010180 <tcp_get_next_optbyte>
 8010250:	4603      	mov	r3, r0
 8010252:	b29b      	uxth	r3, r3
 8010254:	021b      	lsls	r3, r3, #8
 8010256:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010258:	f7ff ff92 	bl	8010180 <tcp_get_next_optbyte>
 801025c:	4603      	mov	r3, r0
 801025e:	b29a      	uxth	r2, r3
 8010260:	89bb      	ldrh	r3, [r7, #12]
 8010262:	4313      	orrs	r3, r2
 8010264:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010266:	89bb      	ldrh	r3, [r7, #12]
 8010268:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801026c:	d804      	bhi.n	8010278 <tcp_parseopt+0x8c>
 801026e:	89bb      	ldrh	r3, [r7, #12]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d001      	beq.n	8010278 <tcp_parseopt+0x8c>
 8010274:	89ba      	ldrh	r2, [r7, #12]
 8010276:	e001      	b.n	801027c <tcp_parseopt+0x90>
 8010278:	f44f 7206 	mov.w	r2, #536	; 0x218
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8010280:	e010      	b.n	80102a4 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8010282:	f7ff ff7d 	bl	8010180 <tcp_get_next_optbyte>
 8010286:	4603      	mov	r3, r0
 8010288:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801028a:	7afb      	ldrb	r3, [r7, #11]
 801028c:	2b01      	cmp	r3, #1
 801028e:	d914      	bls.n	80102ba <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8010290:	7afb      	ldrb	r3, [r7, #11]
 8010292:	b29a      	uxth	r2, r3
 8010294:	4b0f      	ldr	r3, [pc, #60]	; (80102d4 <tcp_parseopt+0xe8>)
 8010296:	881b      	ldrh	r3, [r3, #0]
 8010298:	4413      	add	r3, r2
 801029a:	b29b      	uxth	r3, r3
 801029c:	3b02      	subs	r3, #2
 801029e:	b29a      	uxth	r2, r3
 80102a0:	4b0c      	ldr	r3, [pc, #48]	; (80102d4 <tcp_parseopt+0xe8>)
 80102a2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80102a4:	4b0b      	ldr	r3, [pc, #44]	; (80102d4 <tcp_parseopt+0xe8>)
 80102a6:	881a      	ldrh	r2, [r3, #0]
 80102a8:	4b09      	ldr	r3, [pc, #36]	; (80102d0 <tcp_parseopt+0xe4>)
 80102aa:	881b      	ldrh	r3, [r3, #0]
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d3b3      	bcc.n	8010218 <tcp_parseopt+0x2c>
 80102b0:	e004      	b.n	80102bc <tcp_parseopt+0xd0>
          return;
 80102b2:	bf00      	nop
 80102b4:	e002      	b.n	80102bc <tcp_parseopt+0xd0>
            return;
 80102b6:	bf00      	nop
 80102b8:	e000      	b.n	80102bc <tcp_parseopt+0xd0>
            return;
 80102ba:	bf00      	nop
      }
    }
  }
}
 80102bc:	3710      	adds	r7, #16
 80102be:	46bd      	mov	sp, r7
 80102c0:	bd80      	pop	{r7, pc}
 80102c2:	bf00      	nop
 80102c4:	0801aa9c 	.word	0x0801aa9c
 80102c8:	0801af00 	.word	0x0801af00
 80102cc:	0801aae8 	.word	0x0801aae8
 80102d0:	20004b88 	.word	0x20004b88
 80102d4:	20004b90 	.word	0x20004b90

080102d8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80102d8:	b480      	push	{r7}
 80102da:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80102dc:	4b05      	ldr	r3, [pc, #20]	; (80102f4 <tcp_trigger_input_pcb_close+0x1c>)
 80102de:	781b      	ldrb	r3, [r3, #0]
 80102e0:	f043 0310 	orr.w	r3, r3, #16
 80102e4:	b2da      	uxtb	r2, r3
 80102e6:	4b03      	ldr	r3, [pc, #12]	; (80102f4 <tcp_trigger_input_pcb_close+0x1c>)
 80102e8:	701a      	strb	r2, [r3, #0]
}
 80102ea:	bf00      	nop
 80102ec:	46bd      	mov	sp, r7
 80102ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f2:	4770      	bx	lr
 80102f4:	20004ba1 	.word	0x20004ba1

080102f8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80102f8:	b580      	push	{r7, lr}
 80102fa:	b084      	sub	sp, #16
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	60f8      	str	r0, [r7, #12]
 8010300:	60b9      	str	r1, [r7, #8]
 8010302:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d00a      	beq.n	8010320 <tcp_route+0x28>
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	7a1b      	ldrb	r3, [r3, #8]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d006      	beq.n	8010320 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	7a1b      	ldrb	r3, [r3, #8]
 8010316:	4618      	mov	r0, r3
 8010318:	f7fb fb14 	bl	800b944 <netif_get_by_index>
 801031c:	4603      	mov	r3, r0
 801031e:	e003      	b.n	8010328 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010320:	6878      	ldr	r0, [r7, #4]
 8010322:	f005 f847 	bl	80153b4 <ip4_route>
 8010326:	4603      	mov	r3, r0
  }
}
 8010328:	4618      	mov	r0, r3
 801032a:	3710      	adds	r7, #16
 801032c:	46bd      	mov	sp, r7
 801032e:	bd80      	pop	{r7, pc}

08010330 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010330:	b590      	push	{r4, r7, lr}
 8010332:	b087      	sub	sp, #28
 8010334:	af00      	add	r7, sp, #0
 8010336:	60f8      	str	r0, [r7, #12]
 8010338:	60b9      	str	r1, [r7, #8]
 801033a:	603b      	str	r3, [r7, #0]
 801033c:	4613      	mov	r3, r2
 801033e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d105      	bne.n	8010352 <tcp_create_segment+0x22>
 8010346:	4b44      	ldr	r3, [pc, #272]	; (8010458 <tcp_create_segment+0x128>)
 8010348:	22a3      	movs	r2, #163	; 0xa3
 801034a:	4944      	ldr	r1, [pc, #272]	; (801045c <tcp_create_segment+0x12c>)
 801034c:	4844      	ldr	r0, [pc, #272]	; (8010460 <tcp_create_segment+0x130>)
 801034e:	f006 ffcd 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010352:	68bb      	ldr	r3, [r7, #8]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d105      	bne.n	8010364 <tcp_create_segment+0x34>
 8010358:	4b3f      	ldr	r3, [pc, #252]	; (8010458 <tcp_create_segment+0x128>)
 801035a:	22a4      	movs	r2, #164	; 0xa4
 801035c:	4941      	ldr	r1, [pc, #260]	; (8010464 <tcp_create_segment+0x134>)
 801035e:	4840      	ldr	r0, [pc, #256]	; (8010460 <tcp_create_segment+0x130>)
 8010360:	f006 ffc4 	bl	80172ec <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010364:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	b2db      	uxtb	r3, r3
 801036c:	f003 0304 	and.w	r3, r3, #4
 8010370:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010372:	2003      	movs	r0, #3
 8010374:	f7fa ff72 	bl	800b25c <memp_malloc>
 8010378:	6138      	str	r0, [r7, #16]
 801037a:	693b      	ldr	r3, [r7, #16]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d104      	bne.n	801038a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010380:	68b8      	ldr	r0, [r7, #8]
 8010382:	f7fb fe6d 	bl	800c060 <pbuf_free>
    return NULL;
 8010386:	2300      	movs	r3, #0
 8010388:	e061      	b.n	801044e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801038a:	693b      	ldr	r3, [r7, #16]
 801038c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8010390:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010392:	693b      	ldr	r3, [r7, #16]
 8010394:	2200      	movs	r2, #0
 8010396:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010398:	693b      	ldr	r3, [r7, #16]
 801039a:	68ba      	ldr	r2, [r7, #8]
 801039c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	891a      	ldrh	r2, [r3, #8]
 80103a2:	7dfb      	ldrb	r3, [r7, #23]
 80103a4:	b29b      	uxth	r3, r3
 80103a6:	429a      	cmp	r2, r3
 80103a8:	d205      	bcs.n	80103b6 <tcp_create_segment+0x86>
 80103aa:	4b2b      	ldr	r3, [pc, #172]	; (8010458 <tcp_create_segment+0x128>)
 80103ac:	22b0      	movs	r2, #176	; 0xb0
 80103ae:	492e      	ldr	r1, [pc, #184]	; (8010468 <tcp_create_segment+0x138>)
 80103b0:	482b      	ldr	r0, [pc, #172]	; (8010460 <tcp_create_segment+0x130>)
 80103b2:	f006 ff9b 	bl	80172ec <iprintf>
  seg->len = p->tot_len - optlen;
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	891a      	ldrh	r2, [r3, #8]
 80103ba:	7dfb      	ldrb	r3, [r7, #23]
 80103bc:	b29b      	uxth	r3, r3
 80103be:	1ad3      	subs	r3, r2, r3
 80103c0:	b29a      	uxth	r2, r3
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80103c6:	2114      	movs	r1, #20
 80103c8:	68b8      	ldr	r0, [r7, #8]
 80103ca:	f7fb fdb3 	bl	800bf34 <pbuf_add_header>
 80103ce:	4603      	mov	r3, r0
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d004      	beq.n	80103de <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80103d4:	6938      	ldr	r0, [r7, #16]
 80103d6:	f7fd f8d2 	bl	800d57e <tcp_seg_free>
    return NULL;
 80103da:	2300      	movs	r3, #0
 80103dc:	e037      	b.n	801044e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80103de:	693b      	ldr	r3, [r7, #16]
 80103e0:	685b      	ldr	r3, [r3, #4]
 80103e2:	685a      	ldr	r2, [r3, #4]
 80103e4:	693b      	ldr	r3, [r7, #16]
 80103e6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	8ada      	ldrh	r2, [r3, #22]
 80103ec:	693b      	ldr	r3, [r7, #16]
 80103ee:	68dc      	ldr	r4, [r3, #12]
 80103f0:	4610      	mov	r0, r2
 80103f2:	f7fa fa7d 	bl	800a8f0 <lwip_htons>
 80103f6:	4603      	mov	r3, r0
 80103f8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	8b1a      	ldrh	r2, [r3, #24]
 80103fe:	693b      	ldr	r3, [r7, #16]
 8010400:	68dc      	ldr	r4, [r3, #12]
 8010402:	4610      	mov	r0, r2
 8010404:	f7fa fa74 	bl	800a8f0 <lwip_htons>
 8010408:	4603      	mov	r3, r0
 801040a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	68dc      	ldr	r4, [r3, #12]
 8010410:	6838      	ldr	r0, [r7, #0]
 8010412:	f7fa fa82 	bl	800a91a <lwip_htonl>
 8010416:	4603      	mov	r3, r0
 8010418:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801041a:	7dfb      	ldrb	r3, [r7, #23]
 801041c:	089b      	lsrs	r3, r3, #2
 801041e:	b2db      	uxtb	r3, r3
 8010420:	b29b      	uxth	r3, r3
 8010422:	3305      	adds	r3, #5
 8010424:	b29b      	uxth	r3, r3
 8010426:	031b      	lsls	r3, r3, #12
 8010428:	b29a      	uxth	r2, r3
 801042a:	79fb      	ldrb	r3, [r7, #7]
 801042c:	b29b      	uxth	r3, r3
 801042e:	4313      	orrs	r3, r2
 8010430:	b29a      	uxth	r2, r3
 8010432:	693b      	ldr	r3, [r7, #16]
 8010434:	68dc      	ldr	r4, [r3, #12]
 8010436:	4610      	mov	r0, r2
 8010438:	f7fa fa5a 	bl	800a8f0 <lwip_htons>
 801043c:	4603      	mov	r3, r0
 801043e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	68db      	ldr	r3, [r3, #12]
 8010444:	2200      	movs	r2, #0
 8010446:	749a      	strb	r2, [r3, #18]
 8010448:	2200      	movs	r2, #0
 801044a:	74da      	strb	r2, [r3, #19]
  return seg;
 801044c:	693b      	ldr	r3, [r7, #16]
}
 801044e:	4618      	mov	r0, r3
 8010450:	371c      	adds	r7, #28
 8010452:	46bd      	mov	sp, r7
 8010454:	bd90      	pop	{r4, r7, pc}
 8010456:	bf00      	nop
 8010458:	0801af1c 	.word	0x0801af1c
 801045c:	0801af50 	.word	0x0801af50
 8010460:	0801af70 	.word	0x0801af70
 8010464:	0801af98 	.word	0x0801af98
 8010468:	0801afbc 	.word	0x0801afbc

0801046c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801046c:	b590      	push	{r4, r7, lr}
 801046e:	b08b      	sub	sp, #44	; 0x2c
 8010470:	af02      	add	r7, sp, #8
 8010472:	6078      	str	r0, [r7, #4]
 8010474:	460b      	mov	r3, r1
 8010476:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010478:	2300      	movs	r3, #0
 801047a:	61fb      	str	r3, [r7, #28]
 801047c:	2300      	movs	r3, #0
 801047e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010480:	2300      	movs	r3, #0
 8010482:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d106      	bne.n	8010498 <tcp_split_unsent_seg+0x2c>
 801048a:	4b95      	ldr	r3, [pc, #596]	; (80106e0 <tcp_split_unsent_seg+0x274>)
 801048c:	f240 324b 	movw	r2, #843	; 0x34b
 8010490:	4994      	ldr	r1, [pc, #592]	; (80106e4 <tcp_split_unsent_seg+0x278>)
 8010492:	4895      	ldr	r0, [pc, #596]	; (80106e8 <tcp_split_unsent_seg+0x27c>)
 8010494:	f006 ff2a 	bl	80172ec <iprintf>

  useg = pcb->unsent;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801049c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801049e:	697b      	ldr	r3, [r7, #20]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d102      	bne.n	80104aa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80104a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80104a8:	e116      	b.n	80106d8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80104aa:	887b      	ldrh	r3, [r7, #2]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d109      	bne.n	80104c4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80104b0:	4b8b      	ldr	r3, [pc, #556]	; (80106e0 <tcp_split_unsent_seg+0x274>)
 80104b2:	f240 3253 	movw	r2, #851	; 0x353
 80104b6:	498d      	ldr	r1, [pc, #564]	; (80106ec <tcp_split_unsent_seg+0x280>)
 80104b8:	488b      	ldr	r0, [pc, #556]	; (80106e8 <tcp_split_unsent_seg+0x27c>)
 80104ba:	f006 ff17 	bl	80172ec <iprintf>
    return ERR_VAL;
 80104be:	f06f 0305 	mvn.w	r3, #5
 80104c2:	e109      	b.n	80106d8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	891b      	ldrh	r3, [r3, #8]
 80104c8:	887a      	ldrh	r2, [r7, #2]
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d301      	bcc.n	80104d2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80104ce:	2300      	movs	r3, #0
 80104d0:	e102      	b.n	80106d8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80104d6:	887a      	ldrh	r2, [r7, #2]
 80104d8:	429a      	cmp	r2, r3
 80104da:	d906      	bls.n	80104ea <tcp_split_unsent_seg+0x7e>
 80104dc:	4b80      	ldr	r3, [pc, #512]	; (80106e0 <tcp_split_unsent_seg+0x274>)
 80104de:	f240 325b 	movw	r2, #859	; 0x35b
 80104e2:	4983      	ldr	r1, [pc, #524]	; (80106f0 <tcp_split_unsent_seg+0x284>)
 80104e4:	4880      	ldr	r0, [pc, #512]	; (80106e8 <tcp_split_unsent_seg+0x27c>)
 80104e6:	f006 ff01 	bl	80172ec <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80104ea:	697b      	ldr	r3, [r7, #20]
 80104ec:	891b      	ldrh	r3, [r3, #8]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d106      	bne.n	8010500 <tcp_split_unsent_seg+0x94>
 80104f2:	4b7b      	ldr	r3, [pc, #492]	; (80106e0 <tcp_split_unsent_seg+0x274>)
 80104f4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80104f8:	497e      	ldr	r1, [pc, #504]	; (80106f4 <tcp_split_unsent_seg+0x288>)
 80104fa:	487b      	ldr	r0, [pc, #492]	; (80106e8 <tcp_split_unsent_seg+0x27c>)
 80104fc:	f006 fef6 	bl	80172ec <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	7a9b      	ldrb	r3, [r3, #10]
 8010504:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010506:	7bfb      	ldrb	r3, [r7, #15]
 8010508:	009b      	lsls	r3, r3, #2
 801050a:	b2db      	uxtb	r3, r3
 801050c:	f003 0304 	and.w	r3, r3, #4
 8010510:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010512:	697b      	ldr	r3, [r7, #20]
 8010514:	891a      	ldrh	r2, [r3, #8]
 8010516:	887b      	ldrh	r3, [r7, #2]
 8010518:	1ad3      	subs	r3, r2, r3
 801051a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801051c:	7bbb      	ldrb	r3, [r7, #14]
 801051e:	b29a      	uxth	r2, r3
 8010520:	89bb      	ldrh	r3, [r7, #12]
 8010522:	4413      	add	r3, r2
 8010524:	b29b      	uxth	r3, r3
 8010526:	f44f 7220 	mov.w	r2, #640	; 0x280
 801052a:	4619      	mov	r1, r3
 801052c:	2036      	movs	r0, #54	; 0x36
 801052e:	f7fb fab3 	bl	800ba98 <pbuf_alloc>
 8010532:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	2b00      	cmp	r3, #0
 8010538:	f000 80b7 	beq.w	80106aa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801053c:	697b      	ldr	r3, [r7, #20]
 801053e:	685b      	ldr	r3, [r3, #4]
 8010540:	891a      	ldrh	r2, [r3, #8]
 8010542:	697b      	ldr	r3, [r7, #20]
 8010544:	891b      	ldrh	r3, [r3, #8]
 8010546:	1ad3      	subs	r3, r2, r3
 8010548:	b29a      	uxth	r2, r3
 801054a:	887b      	ldrh	r3, [r7, #2]
 801054c:	4413      	add	r3, r2
 801054e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010550:	697b      	ldr	r3, [r7, #20]
 8010552:	6858      	ldr	r0, [r3, #4]
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	685a      	ldr	r2, [r3, #4]
 8010558:	7bbb      	ldrb	r3, [r7, #14]
 801055a:	18d1      	adds	r1, r2, r3
 801055c:	897b      	ldrh	r3, [r7, #10]
 801055e:	89ba      	ldrh	r2, [r7, #12]
 8010560:	f7fb ff84 	bl	800c46c <pbuf_copy_partial>
 8010564:	4603      	mov	r3, r0
 8010566:	461a      	mov	r2, r3
 8010568:	89bb      	ldrh	r3, [r7, #12]
 801056a:	4293      	cmp	r3, r2
 801056c:	f040 809f 	bne.w	80106ae <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	68db      	ldr	r3, [r3, #12]
 8010574:	899b      	ldrh	r3, [r3, #12]
 8010576:	b29b      	uxth	r3, r3
 8010578:	4618      	mov	r0, r3
 801057a:	f7fa f9b9 	bl	800a8f0 <lwip_htons>
 801057e:	4603      	mov	r3, r0
 8010580:	b2db      	uxtb	r3, r3
 8010582:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010586:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010588:	2300      	movs	r3, #0
 801058a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801058c:	7efb      	ldrb	r3, [r7, #27]
 801058e:	f003 0308 	and.w	r3, r3, #8
 8010592:	2b00      	cmp	r3, #0
 8010594:	d007      	beq.n	80105a6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010596:	7efb      	ldrb	r3, [r7, #27]
 8010598:	f023 0308 	bic.w	r3, r3, #8
 801059c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801059e:	7ebb      	ldrb	r3, [r7, #26]
 80105a0:	f043 0308 	orr.w	r3, r3, #8
 80105a4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80105a6:	7efb      	ldrb	r3, [r7, #27]
 80105a8:	f003 0301 	and.w	r3, r3, #1
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d007      	beq.n	80105c0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80105b0:	7efb      	ldrb	r3, [r7, #27]
 80105b2:	f023 0301 	bic.w	r3, r3, #1
 80105b6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80105b8:	7ebb      	ldrb	r3, [r7, #26]
 80105ba:	f043 0301 	orr.w	r3, r3, #1
 80105be:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80105c0:	697b      	ldr	r3, [r7, #20]
 80105c2:	68db      	ldr	r3, [r3, #12]
 80105c4:	685b      	ldr	r3, [r3, #4]
 80105c6:	4618      	mov	r0, r3
 80105c8:	f7fa f9a7 	bl	800a91a <lwip_htonl>
 80105cc:	4602      	mov	r2, r0
 80105ce:	887b      	ldrh	r3, [r7, #2]
 80105d0:	18d1      	adds	r1, r2, r3
 80105d2:	7eba      	ldrb	r2, [r7, #26]
 80105d4:	7bfb      	ldrb	r3, [r7, #15]
 80105d6:	9300      	str	r3, [sp, #0]
 80105d8:	460b      	mov	r3, r1
 80105da:	6939      	ldr	r1, [r7, #16]
 80105dc:	6878      	ldr	r0, [r7, #4]
 80105de:	f7ff fea7 	bl	8010330 <tcp_create_segment>
 80105e2:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80105e4:	69fb      	ldr	r3, [r7, #28]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d063      	beq.n	80106b2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80105ea:	697b      	ldr	r3, [r7, #20]
 80105ec:	685b      	ldr	r3, [r3, #4]
 80105ee:	4618      	mov	r0, r3
 80105f0:	f7fb fdc4 	bl	800c17c <pbuf_clen>
 80105f4:	4603      	mov	r3, r0
 80105f6:	461a      	mov	r2, r3
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80105fe:	1a9b      	subs	r3, r3, r2
 8010600:	b29a      	uxth	r2, r3
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010608:	697b      	ldr	r3, [r7, #20]
 801060a:	6858      	ldr	r0, [r3, #4]
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	685b      	ldr	r3, [r3, #4]
 8010610:	891a      	ldrh	r2, [r3, #8]
 8010612:	89bb      	ldrh	r3, [r7, #12]
 8010614:	1ad3      	subs	r3, r2, r3
 8010616:	b29b      	uxth	r3, r3
 8010618:	4619      	mov	r1, r3
 801061a:	f7fb fb9b 	bl	800bd54 <pbuf_realloc>
  useg->len -= remainder;
 801061e:	697b      	ldr	r3, [r7, #20]
 8010620:	891a      	ldrh	r2, [r3, #8]
 8010622:	89bb      	ldrh	r3, [r7, #12]
 8010624:	1ad3      	subs	r3, r2, r3
 8010626:	b29a      	uxth	r2, r3
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801062c:	697b      	ldr	r3, [r7, #20]
 801062e:	68db      	ldr	r3, [r3, #12]
 8010630:	899b      	ldrh	r3, [r3, #12]
 8010632:	b29c      	uxth	r4, r3
 8010634:	7efb      	ldrb	r3, [r7, #27]
 8010636:	b29b      	uxth	r3, r3
 8010638:	4618      	mov	r0, r3
 801063a:	f7fa f959 	bl	800a8f0 <lwip_htons>
 801063e:	4603      	mov	r3, r0
 8010640:	461a      	mov	r2, r3
 8010642:	697b      	ldr	r3, [r7, #20]
 8010644:	68db      	ldr	r3, [r3, #12]
 8010646:	4322      	orrs	r2, r4
 8010648:	b292      	uxth	r2, r2
 801064a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801064c:	697b      	ldr	r3, [r7, #20]
 801064e:	685b      	ldr	r3, [r3, #4]
 8010650:	4618      	mov	r0, r3
 8010652:	f7fb fd93 	bl	800c17c <pbuf_clen>
 8010656:	4603      	mov	r3, r0
 8010658:	461a      	mov	r2, r3
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010660:	4413      	add	r3, r2
 8010662:	b29a      	uxth	r2, r3
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801066a:	69fb      	ldr	r3, [r7, #28]
 801066c:	685b      	ldr	r3, [r3, #4]
 801066e:	4618      	mov	r0, r3
 8010670:	f7fb fd84 	bl	800c17c <pbuf_clen>
 8010674:	4603      	mov	r3, r0
 8010676:	461a      	mov	r2, r3
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801067e:	4413      	add	r3, r2
 8010680:	b29a      	uxth	r2, r3
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	681a      	ldr	r2, [r3, #0]
 801068c:	69fb      	ldr	r3, [r7, #28]
 801068e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010690:	697b      	ldr	r3, [r7, #20]
 8010692:	69fa      	ldr	r2, [r7, #28]
 8010694:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010696:	69fb      	ldr	r3, [r7, #28]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d103      	bne.n	80106a6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2200      	movs	r2, #0
 80106a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80106a6:	2300      	movs	r3, #0
 80106a8:	e016      	b.n	80106d8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80106aa:	bf00      	nop
 80106ac:	e002      	b.n	80106b4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80106ae:	bf00      	nop
 80106b0:	e000      	b.n	80106b4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80106b2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80106b4:	69fb      	ldr	r3, [r7, #28]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d006      	beq.n	80106c8 <tcp_split_unsent_seg+0x25c>
 80106ba:	4b09      	ldr	r3, [pc, #36]	; (80106e0 <tcp_split_unsent_seg+0x274>)
 80106bc:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80106c0:	490d      	ldr	r1, [pc, #52]	; (80106f8 <tcp_split_unsent_seg+0x28c>)
 80106c2:	4809      	ldr	r0, [pc, #36]	; (80106e8 <tcp_split_unsent_seg+0x27c>)
 80106c4:	f006 fe12 	bl	80172ec <iprintf>
  if (p != NULL) {
 80106c8:	693b      	ldr	r3, [r7, #16]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d002      	beq.n	80106d4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80106ce:	6938      	ldr	r0, [r7, #16]
 80106d0:	f7fb fcc6 	bl	800c060 <pbuf_free>
  }

  return ERR_MEM;
 80106d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80106d8:	4618      	mov	r0, r3
 80106da:	3724      	adds	r7, #36	; 0x24
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd90      	pop	{r4, r7, pc}
 80106e0:	0801af1c 	.word	0x0801af1c
 80106e4:	0801b2b0 	.word	0x0801b2b0
 80106e8:	0801af70 	.word	0x0801af70
 80106ec:	0801b2d4 	.word	0x0801b2d4
 80106f0:	0801b2f8 	.word	0x0801b2f8
 80106f4:	0801b308 	.word	0x0801b308
 80106f8:	0801b318 	.word	0x0801b318

080106fc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80106fc:	b590      	push	{r4, r7, lr}
 80106fe:	b085      	sub	sp, #20
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d106      	bne.n	8010718 <tcp_send_fin+0x1c>
 801070a:	4b21      	ldr	r3, [pc, #132]	; (8010790 <tcp_send_fin+0x94>)
 801070c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8010710:	4920      	ldr	r1, [pc, #128]	; (8010794 <tcp_send_fin+0x98>)
 8010712:	4821      	ldr	r0, [pc, #132]	; (8010798 <tcp_send_fin+0x9c>)
 8010714:	f006 fdea 	bl	80172ec <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801071c:	2b00      	cmp	r3, #0
 801071e:	d02e      	beq.n	801077e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010724:	60fb      	str	r3, [r7, #12]
 8010726:	e002      	b.n	801072e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d1f8      	bne.n	8010728 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	68db      	ldr	r3, [r3, #12]
 801073a:	899b      	ldrh	r3, [r3, #12]
 801073c:	b29b      	uxth	r3, r3
 801073e:	4618      	mov	r0, r3
 8010740:	f7fa f8d6 	bl	800a8f0 <lwip_htons>
 8010744:	4603      	mov	r3, r0
 8010746:	b2db      	uxtb	r3, r3
 8010748:	f003 0307 	and.w	r3, r3, #7
 801074c:	2b00      	cmp	r3, #0
 801074e:	d116      	bne.n	801077e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	68db      	ldr	r3, [r3, #12]
 8010754:	899b      	ldrh	r3, [r3, #12]
 8010756:	b29c      	uxth	r4, r3
 8010758:	2001      	movs	r0, #1
 801075a:	f7fa f8c9 	bl	800a8f0 <lwip_htons>
 801075e:	4603      	mov	r3, r0
 8010760:	461a      	mov	r2, r3
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	68db      	ldr	r3, [r3, #12]
 8010766:	4322      	orrs	r2, r4
 8010768:	b292      	uxth	r2, r2
 801076a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	8b5b      	ldrh	r3, [r3, #26]
 8010770:	f043 0320 	orr.w	r3, r3, #32
 8010774:	b29a      	uxth	r2, r3
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801077a:	2300      	movs	r3, #0
 801077c:	e004      	b.n	8010788 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801077e:	2101      	movs	r1, #1
 8010780:	6878      	ldr	r0, [r7, #4]
 8010782:	f000 f80b 	bl	801079c <tcp_enqueue_flags>
 8010786:	4603      	mov	r3, r0
}
 8010788:	4618      	mov	r0, r3
 801078a:	3714      	adds	r7, #20
 801078c:	46bd      	mov	sp, r7
 801078e:	bd90      	pop	{r4, r7, pc}
 8010790:	0801af1c 	.word	0x0801af1c
 8010794:	0801b324 	.word	0x0801b324
 8010798:	0801af70 	.word	0x0801af70

0801079c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b08a      	sub	sp, #40	; 0x28
 80107a0:	af02      	add	r7, sp, #8
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	460b      	mov	r3, r1
 80107a6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80107a8:	2300      	movs	r3, #0
 80107aa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80107ac:	2300      	movs	r3, #0
 80107ae:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80107b0:	78fb      	ldrb	r3, [r7, #3]
 80107b2:	f003 0303 	and.w	r3, r3, #3
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d106      	bne.n	80107c8 <tcp_enqueue_flags+0x2c>
 80107ba:	4b67      	ldr	r3, [pc, #412]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 80107bc:	f240 4211 	movw	r2, #1041	; 0x411
 80107c0:	4966      	ldr	r1, [pc, #408]	; (801095c <tcp_enqueue_flags+0x1c0>)
 80107c2:	4867      	ldr	r0, [pc, #412]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 80107c4:	f006 fd92 	bl	80172ec <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d106      	bne.n	80107dc <tcp_enqueue_flags+0x40>
 80107ce:	4b62      	ldr	r3, [pc, #392]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 80107d0:	f240 4213 	movw	r2, #1043	; 0x413
 80107d4:	4963      	ldr	r1, [pc, #396]	; (8010964 <tcp_enqueue_flags+0x1c8>)
 80107d6:	4862      	ldr	r0, [pc, #392]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 80107d8:	f006 fd88 	bl	80172ec <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80107dc:	78fb      	ldrb	r3, [r7, #3]
 80107de:	f003 0302 	and.w	r3, r3, #2
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d001      	beq.n	80107ea <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80107e6:	2301      	movs	r3, #1
 80107e8:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80107ea:	7ffb      	ldrb	r3, [r7, #31]
 80107ec:	009b      	lsls	r3, r3, #2
 80107ee:	b2db      	uxtb	r3, r3
 80107f0:	f003 0304 	and.w	r3, r3, #4
 80107f4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80107f6:	7dfb      	ldrb	r3, [r7, #23]
 80107f8:	b29b      	uxth	r3, r3
 80107fa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80107fe:	4619      	mov	r1, r3
 8010800:	2036      	movs	r0, #54	; 0x36
 8010802:	f7fb f949 	bl	800ba98 <pbuf_alloc>
 8010806:	6138      	str	r0, [r7, #16]
 8010808:	693b      	ldr	r3, [r7, #16]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d109      	bne.n	8010822 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	8b5b      	ldrh	r3, [r3, #26]
 8010812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010816:	b29a      	uxth	r2, r3
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801081c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010820:	e095      	b.n	801094e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010822:	693b      	ldr	r3, [r7, #16]
 8010824:	895a      	ldrh	r2, [r3, #10]
 8010826:	7dfb      	ldrb	r3, [r7, #23]
 8010828:	b29b      	uxth	r3, r3
 801082a:	429a      	cmp	r2, r3
 801082c:	d206      	bcs.n	801083c <tcp_enqueue_flags+0xa0>
 801082e:	4b4a      	ldr	r3, [pc, #296]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 8010830:	f240 4239 	movw	r2, #1081	; 0x439
 8010834:	494c      	ldr	r1, [pc, #304]	; (8010968 <tcp_enqueue_flags+0x1cc>)
 8010836:	484a      	ldr	r0, [pc, #296]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 8010838:	f006 fd58 	bl	80172ec <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8010840:	78fa      	ldrb	r2, [r7, #3]
 8010842:	7ffb      	ldrb	r3, [r7, #31]
 8010844:	9300      	str	r3, [sp, #0]
 8010846:	460b      	mov	r3, r1
 8010848:	6939      	ldr	r1, [r7, #16]
 801084a:	6878      	ldr	r0, [r7, #4]
 801084c:	f7ff fd70 	bl	8010330 <tcp_create_segment>
 8010850:	60f8      	str	r0, [r7, #12]
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d109      	bne.n	801086c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	8b5b      	ldrh	r3, [r3, #26]
 801085c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010860:	b29a      	uxth	r2, r3
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010866:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801086a:	e070      	b.n	801094e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	68db      	ldr	r3, [r3, #12]
 8010870:	f003 0303 	and.w	r3, r3, #3
 8010874:	2b00      	cmp	r3, #0
 8010876:	d006      	beq.n	8010886 <tcp_enqueue_flags+0xea>
 8010878:	4b37      	ldr	r3, [pc, #220]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 801087a:	f240 4242 	movw	r2, #1090	; 0x442
 801087e:	493b      	ldr	r1, [pc, #236]	; (801096c <tcp_enqueue_flags+0x1d0>)
 8010880:	4837      	ldr	r0, [pc, #220]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 8010882:	f006 fd33 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	891b      	ldrh	r3, [r3, #8]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d006      	beq.n	801089c <tcp_enqueue_flags+0x100>
 801088e:	4b32      	ldr	r3, [pc, #200]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 8010890:	f240 4243 	movw	r2, #1091	; 0x443
 8010894:	4936      	ldr	r1, [pc, #216]	; (8010970 <tcp_enqueue_flags+0x1d4>)
 8010896:	4832      	ldr	r0, [pc, #200]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 8010898:	f006 fd28 	bl	80172ec <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d103      	bne.n	80108ac <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	68fa      	ldr	r2, [r7, #12]
 80108a8:	66da      	str	r2, [r3, #108]	; 0x6c
 80108aa:	e00d      	b.n	80108c8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108b0:	61bb      	str	r3, [r7, #24]
 80108b2:	e002      	b.n	80108ba <tcp_enqueue_flags+0x11e>
 80108b4:	69bb      	ldr	r3, [r7, #24]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	61bb      	str	r3, [r7, #24]
 80108ba:	69bb      	ldr	r3, [r7, #24]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d1f8      	bne.n	80108b4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80108c2:	69bb      	ldr	r3, [r7, #24]
 80108c4:	68fa      	ldr	r2, [r7, #12]
 80108c6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2200      	movs	r2, #0
 80108cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80108d0:	78fb      	ldrb	r3, [r7, #3]
 80108d2:	f003 0302 	and.w	r3, r3, #2
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d104      	bne.n	80108e4 <tcp_enqueue_flags+0x148>
 80108da:	78fb      	ldrb	r3, [r7, #3]
 80108dc:	f003 0301 	and.w	r3, r3, #1
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d004      	beq.n	80108ee <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80108e8:	1c5a      	adds	r2, r3, #1
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80108ee:	78fb      	ldrb	r3, [r7, #3]
 80108f0:	f003 0301 	and.w	r3, r3, #1
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d006      	beq.n	8010906 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	8b5b      	ldrh	r3, [r3, #26]
 80108fc:	f043 0320 	orr.w	r3, r3, #32
 8010900:	b29a      	uxth	r2, r3
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	685b      	ldr	r3, [r3, #4]
 801090a:	4618      	mov	r0, r3
 801090c:	f7fb fc36 	bl	800c17c <pbuf_clen>
 8010910:	4603      	mov	r3, r0
 8010912:	461a      	mov	r2, r3
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801091a:	4413      	add	r3, r2
 801091c:	b29a      	uxth	r2, r3
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801092a:	2b00      	cmp	r3, #0
 801092c:	d00e      	beq.n	801094c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010932:	2b00      	cmp	r3, #0
 8010934:	d10a      	bne.n	801094c <tcp_enqueue_flags+0x1b0>
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801093a:	2b00      	cmp	r3, #0
 801093c:	d106      	bne.n	801094c <tcp_enqueue_flags+0x1b0>
 801093e:	4b06      	ldr	r3, [pc, #24]	; (8010958 <tcp_enqueue_flags+0x1bc>)
 8010940:	f240 4265 	movw	r2, #1125	; 0x465
 8010944:	490b      	ldr	r1, [pc, #44]	; (8010974 <tcp_enqueue_flags+0x1d8>)
 8010946:	4806      	ldr	r0, [pc, #24]	; (8010960 <tcp_enqueue_flags+0x1c4>)
 8010948:	f006 fcd0 	bl	80172ec <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801094c:	2300      	movs	r3, #0
}
 801094e:	4618      	mov	r0, r3
 8010950:	3720      	adds	r7, #32
 8010952:	46bd      	mov	sp, r7
 8010954:	bd80      	pop	{r7, pc}
 8010956:	bf00      	nop
 8010958:	0801af1c 	.word	0x0801af1c
 801095c:	0801b340 	.word	0x0801b340
 8010960:	0801af70 	.word	0x0801af70
 8010964:	0801b398 	.word	0x0801b398
 8010968:	0801b3b8 	.word	0x0801b3b8
 801096c:	0801b3f4 	.word	0x0801b3f4
 8010970:	0801b40c 	.word	0x0801b40c
 8010974:	0801b438 	.word	0x0801b438

08010978 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8010978:	b5b0      	push	{r4, r5, r7, lr}
 801097a:	b08a      	sub	sp, #40	; 0x28
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	2b00      	cmp	r3, #0
 8010984:	d106      	bne.n	8010994 <tcp_output+0x1c>
 8010986:	4b9e      	ldr	r3, [pc, #632]	; (8010c00 <tcp_output+0x288>)
 8010988:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801098c:	499d      	ldr	r1, [pc, #628]	; (8010c04 <tcp_output+0x28c>)
 801098e:	489e      	ldr	r0, [pc, #632]	; (8010c08 <tcp_output+0x290>)
 8010990:	f006 fcac 	bl	80172ec <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	7d1b      	ldrb	r3, [r3, #20]
 8010998:	2b01      	cmp	r3, #1
 801099a:	d106      	bne.n	80109aa <tcp_output+0x32>
 801099c:	4b98      	ldr	r3, [pc, #608]	; (8010c00 <tcp_output+0x288>)
 801099e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 80109a2:	499a      	ldr	r1, [pc, #616]	; (8010c0c <tcp_output+0x294>)
 80109a4:	4898      	ldr	r0, [pc, #608]	; (8010c08 <tcp_output+0x290>)
 80109a6:	f006 fca1 	bl	80172ec <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80109aa:	4b99      	ldr	r3, [pc, #612]	; (8010c10 <tcp_output+0x298>)
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	687a      	ldr	r2, [r7, #4]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d101      	bne.n	80109b8 <tcp_output+0x40>
    return ERR_OK;
 80109b4:	2300      	movs	r3, #0
 80109b6:	e1ce      	b.n	8010d56 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80109c4:	4293      	cmp	r3, r2
 80109c6:	bf28      	it	cs
 80109c8:	4613      	movcs	r3, r2
 80109ca:	b29b      	uxth	r3, r3
 80109cc:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80109d2:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80109d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d10b      	bne.n	80109f2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	8b5b      	ldrh	r3, [r3, #26]
 80109de:	f003 0302 	and.w	r3, r3, #2
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	f000 81aa 	beq.w	8010d3c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80109e8:	6878      	ldr	r0, [r7, #4]
 80109ea:	f000 fdcb 	bl	8011584 <tcp_send_empty_ack>
 80109ee:	4603      	mov	r3, r0
 80109f0:	e1b1      	b.n	8010d56 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80109f2:	6879      	ldr	r1, [r7, #4]
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	3304      	adds	r3, #4
 80109f8:	461a      	mov	r2, r3
 80109fa:	6878      	ldr	r0, [r7, #4]
 80109fc:	f7ff fc7c 	bl	80102f8 <tcp_route>
 8010a00:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d102      	bne.n	8010a0e <tcp_output+0x96>
    return ERR_RTE;
 8010a08:	f06f 0303 	mvn.w	r3, #3
 8010a0c:	e1a3      	b.n	8010d56 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d003      	beq.n	8010a1c <tcp_output+0xa4>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d111      	bne.n	8010a40 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8010a1c:	697b      	ldr	r3, [r7, #20]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d002      	beq.n	8010a28 <tcp_output+0xb0>
 8010a22:	697b      	ldr	r3, [r7, #20]
 8010a24:	3304      	adds	r3, #4
 8010a26:	e000      	b.n	8010a2a <tcp_output+0xb2>
 8010a28:	2300      	movs	r3, #0
 8010a2a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8010a2c:	693b      	ldr	r3, [r7, #16]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d102      	bne.n	8010a38 <tcp_output+0xc0>
      return ERR_RTE;
 8010a32:	f06f 0303 	mvn.w	r3, #3
 8010a36:	e18e      	b.n	8010d56 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	681a      	ldr	r2, [r3, #0]
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8010a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a42:	68db      	ldr	r3, [r3, #12]
 8010a44:	685b      	ldr	r3, [r3, #4]
 8010a46:	4618      	mov	r0, r3
 8010a48:	f7f9 ff67 	bl	800a91a <lwip_htonl>
 8010a4c:	4602      	mov	r2, r0
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a52:	1ad3      	subs	r3, r2, r3
 8010a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a56:	8912      	ldrh	r2, [r2, #8]
 8010a58:	4413      	add	r3, r2
 8010a5a:	69ba      	ldr	r2, [r7, #24]
 8010a5c:	429a      	cmp	r2, r3
 8010a5e:	d227      	bcs.n	8010ab0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010a66:	461a      	mov	r2, r3
 8010a68:	69bb      	ldr	r3, [r7, #24]
 8010a6a:	4293      	cmp	r3, r2
 8010a6c:	d114      	bne.n	8010a98 <tcp_output+0x120>
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d110      	bne.n	8010a98 <tcp_output+0x120>
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d10b      	bne.n	8010a98 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	2200      	movs	r2, #0
 8010a84:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	2201      	movs	r2, #1
 8010a8c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	2200      	movs	r2, #0
 8010a94:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	8b5b      	ldrh	r3, [r3, #26]
 8010a9c:	f003 0302 	and.w	r3, r3, #2
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f000 814d 	beq.w	8010d40 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8010aa6:	6878      	ldr	r0, [r7, #4]
 8010aa8:	f000 fd6c 	bl	8011584 <tcp_send_empty_ack>
 8010aac:	4603      	mov	r3, r0
 8010aae:	e152      	b.n	8010d56 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010abc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8010abe:	6a3b      	ldr	r3, [r7, #32]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	f000 811c 	beq.w	8010cfe <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8010ac6:	e002      	b.n	8010ace <tcp_output+0x156>
 8010ac8:	6a3b      	ldr	r3, [r7, #32]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	623b      	str	r3, [r7, #32]
 8010ace:	6a3b      	ldr	r3, [r7, #32]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d1f8      	bne.n	8010ac8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8010ad6:	e112      	b.n	8010cfe <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8010ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ada:	68db      	ldr	r3, [r3, #12]
 8010adc:	899b      	ldrh	r3, [r3, #12]
 8010ade:	b29b      	uxth	r3, r3
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	f7f9 ff05 	bl	800a8f0 <lwip_htons>
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	b2db      	uxtb	r3, r3
 8010aea:	f003 0304 	and.w	r3, r3, #4
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d006      	beq.n	8010b00 <tcp_output+0x188>
 8010af2:	4b43      	ldr	r3, [pc, #268]	; (8010c00 <tcp_output+0x288>)
 8010af4:	f240 5236 	movw	r2, #1334	; 0x536
 8010af8:	4946      	ldr	r1, [pc, #280]	; (8010c14 <tcp_output+0x29c>)
 8010afa:	4843      	ldr	r0, [pc, #268]	; (8010c08 <tcp_output+0x290>)
 8010afc:	f006 fbf6 	bl	80172ec <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d01f      	beq.n	8010b48 <tcp_output+0x1d0>
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	8b5b      	ldrh	r3, [r3, #26]
 8010b0c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d119      	bne.n	8010b48 <tcp_output+0x1d0>
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d00b      	beq.n	8010b34 <tcp_output+0x1bc>
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d110      	bne.n	8010b48 <tcp_output+0x1d0>
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b2a:	891a      	ldrh	r2, [r3, #8]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010b30:	429a      	cmp	r2, r3
 8010b32:	d209      	bcs.n	8010b48 <tcp_output+0x1d0>
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d004      	beq.n	8010b48 <tcp_output+0x1d0>
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010b44:	2b08      	cmp	r3, #8
 8010b46:	d901      	bls.n	8010b4c <tcp_output+0x1d4>
 8010b48:	2301      	movs	r3, #1
 8010b4a:	e000      	b.n	8010b4e <tcp_output+0x1d6>
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d106      	bne.n	8010b60 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	8b5b      	ldrh	r3, [r3, #26]
 8010b56:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	f000 80e4 	beq.w	8010d28 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	7d1b      	ldrb	r3, [r3, #20]
 8010b64:	2b02      	cmp	r3, #2
 8010b66:	d00d      	beq.n	8010b84 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8010b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b6a:	68db      	ldr	r3, [r3, #12]
 8010b6c:	899b      	ldrh	r3, [r3, #12]
 8010b6e:	b29c      	uxth	r4, r3
 8010b70:	2010      	movs	r0, #16
 8010b72:	f7f9 febd 	bl	800a8f0 <lwip_htons>
 8010b76:	4603      	mov	r3, r0
 8010b78:	461a      	mov	r2, r3
 8010b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b7c:	68db      	ldr	r3, [r3, #12]
 8010b7e:	4322      	orrs	r2, r4
 8010b80:	b292      	uxth	r2, r2
 8010b82:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8010b84:	697a      	ldr	r2, [r7, #20]
 8010b86:	6879      	ldr	r1, [r7, #4]
 8010b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010b8a:	f000 f909 	bl	8010da0 <tcp_output_segment>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8010b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d009      	beq.n	8010bae <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	8b5b      	ldrh	r3, [r3, #26]
 8010b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ba2:	b29a      	uxth	r2, r3
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	835a      	strh	r2, [r3, #26]
      return err;
 8010ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bac:	e0d3      	b.n	8010d56 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8010bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb0:	681a      	ldr	r2, [r3, #0]
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	7d1b      	ldrb	r3, [r3, #20]
 8010bba:	2b02      	cmp	r3, #2
 8010bbc:	d006      	beq.n	8010bcc <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	8b5b      	ldrh	r3, [r3, #26]
 8010bc2:	f023 0303 	bic.w	r3, r3, #3
 8010bc6:	b29a      	uxth	r2, r3
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bce:	68db      	ldr	r3, [r3, #12]
 8010bd0:	685b      	ldr	r3, [r3, #4]
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7f9 fea1 	bl	800a91a <lwip_htonl>
 8010bd8:	4604      	mov	r4, r0
 8010bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bdc:	891b      	ldrh	r3, [r3, #8]
 8010bde:	461d      	mov	r5, r3
 8010be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010be2:	68db      	ldr	r3, [r3, #12]
 8010be4:	899b      	ldrh	r3, [r3, #12]
 8010be6:	b29b      	uxth	r3, r3
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7f9 fe81 	bl	800a8f0 <lwip_htons>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	b2db      	uxtb	r3, r3
 8010bf2:	f003 0303 	and.w	r3, r3, #3
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d00e      	beq.n	8010c18 <tcp_output+0x2a0>
 8010bfa:	2301      	movs	r3, #1
 8010bfc:	e00d      	b.n	8010c1a <tcp_output+0x2a2>
 8010bfe:	bf00      	nop
 8010c00:	0801af1c 	.word	0x0801af1c
 8010c04:	0801b460 	.word	0x0801b460
 8010c08:	0801af70 	.word	0x0801af70
 8010c0c:	0801b478 	.word	0x0801b478
 8010c10:	20012cc4 	.word	0x20012cc4
 8010c14:	0801b4a0 	.word	0x0801b4a0
 8010c18:	2300      	movs	r3, #0
 8010c1a:	442b      	add	r3, r5
 8010c1c:	4423      	add	r3, r4
 8010c1e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	1ad3      	subs	r3, r2, r3
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	da02      	bge.n	8010c32 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	68ba      	ldr	r2, [r7, #8]
 8010c30:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8010c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c34:	891b      	ldrh	r3, [r3, #8]
 8010c36:	461c      	mov	r4, r3
 8010c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c3a:	68db      	ldr	r3, [r3, #12]
 8010c3c:	899b      	ldrh	r3, [r3, #12]
 8010c3e:	b29b      	uxth	r3, r3
 8010c40:	4618      	mov	r0, r3
 8010c42:	f7f9 fe55 	bl	800a8f0 <lwip_htons>
 8010c46:	4603      	mov	r3, r0
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	f003 0303 	and.w	r3, r3, #3
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d001      	beq.n	8010c56 <tcp_output+0x2de>
 8010c52:	2301      	movs	r3, #1
 8010c54:	e000      	b.n	8010c58 <tcp_output+0x2e0>
 8010c56:	2300      	movs	r3, #0
 8010c58:	4423      	add	r3, r4
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d049      	beq.n	8010cf2 <tcp_output+0x37a>
      seg->next = NULL;
 8010c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c60:	2200      	movs	r2, #0
 8010c62:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d105      	bne.n	8010c78 <tcp_output+0x300>
        pcb->unacked = seg;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010c70:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8010c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c74:	623b      	str	r3, [r7, #32]
 8010c76:	e03f      	b.n	8010cf8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8010c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c7a:	68db      	ldr	r3, [r3, #12]
 8010c7c:	685b      	ldr	r3, [r3, #4]
 8010c7e:	4618      	mov	r0, r3
 8010c80:	f7f9 fe4b 	bl	800a91a <lwip_htonl>
 8010c84:	4604      	mov	r4, r0
 8010c86:	6a3b      	ldr	r3, [r7, #32]
 8010c88:	68db      	ldr	r3, [r3, #12]
 8010c8a:	685b      	ldr	r3, [r3, #4]
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f7f9 fe44 	bl	800a91a <lwip_htonl>
 8010c92:	4603      	mov	r3, r0
 8010c94:	1ae3      	subs	r3, r4, r3
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	da24      	bge.n	8010ce4 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	3370      	adds	r3, #112	; 0x70
 8010c9e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8010ca0:	e002      	b.n	8010ca8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8010ca2:	69fb      	ldr	r3, [r7, #28]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8010ca8:	69fb      	ldr	r3, [r7, #28]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d011      	beq.n	8010cd4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8010cb0:	69fb      	ldr	r3, [r7, #28]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	68db      	ldr	r3, [r3, #12]
 8010cb6:	685b      	ldr	r3, [r3, #4]
 8010cb8:	4618      	mov	r0, r3
 8010cba:	f7f9 fe2e 	bl	800a91a <lwip_htonl>
 8010cbe:	4604      	mov	r4, r0
 8010cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cc2:	68db      	ldr	r3, [r3, #12]
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7f9 fe27 	bl	800a91a <lwip_htonl>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	dbe6      	blt.n	8010ca2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8010cd4:	69fb      	ldr	r3, [r7, #28]
 8010cd6:	681a      	ldr	r2, [r3, #0]
 8010cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cda:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8010cdc:	69fb      	ldr	r3, [r7, #28]
 8010cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ce0:	601a      	str	r2, [r3, #0]
 8010ce2:	e009      	b.n	8010cf8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8010ce4:	6a3b      	ldr	r3, [r7, #32]
 8010ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ce8:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8010cea:	6a3b      	ldr	r3, [r7, #32]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	623b      	str	r3, [r7, #32]
 8010cf0:	e002      	b.n	8010cf8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8010cf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010cf4:	f7fc fc43 	bl	800d57e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010cfc:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8010cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d012      	beq.n	8010d2a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8010d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d06:	68db      	ldr	r3, [r3, #12]
 8010d08:	685b      	ldr	r3, [r3, #4]
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	f7f9 fe05 	bl	800a91a <lwip_htonl>
 8010d10:	4602      	mov	r2, r0
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d16:	1ad3      	subs	r3, r2, r3
 8010d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d1a:	8912      	ldrh	r2, [r2, #8]
 8010d1c:	4413      	add	r3, r2
  while (seg != NULL &&
 8010d1e:	69ba      	ldr	r2, [r7, #24]
 8010d20:	429a      	cmp	r2, r3
 8010d22:	f4bf aed9 	bcs.w	8010ad8 <tcp_output+0x160>
 8010d26:	e000      	b.n	8010d2a <tcp_output+0x3b2>
      break;
 8010d28:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d108      	bne.n	8010d44 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	2200      	movs	r2, #0
 8010d36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8010d3a:	e004      	b.n	8010d46 <tcp_output+0x3ce>
    goto output_done;
 8010d3c:	bf00      	nop
 8010d3e:	e002      	b.n	8010d46 <tcp_output+0x3ce>
    goto output_done;
 8010d40:	bf00      	nop
 8010d42:	e000      	b.n	8010d46 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8010d44:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	8b5b      	ldrh	r3, [r3, #26]
 8010d4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010d4e:	b29a      	uxth	r2, r3
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8010d54:	2300      	movs	r3, #0
}
 8010d56:	4618      	mov	r0, r3
 8010d58:	3728      	adds	r7, #40	; 0x28
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8010d5e:	bf00      	nop

08010d60 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b082      	sub	sp, #8
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d106      	bne.n	8010d7c <tcp_output_segment_busy+0x1c>
 8010d6e:	4b09      	ldr	r3, [pc, #36]	; (8010d94 <tcp_output_segment_busy+0x34>)
 8010d70:	f240 529a 	movw	r2, #1434	; 0x59a
 8010d74:	4908      	ldr	r1, [pc, #32]	; (8010d98 <tcp_output_segment_busy+0x38>)
 8010d76:	4809      	ldr	r0, [pc, #36]	; (8010d9c <tcp_output_segment_busy+0x3c>)
 8010d78:	f006 fab8 	bl	80172ec <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	685b      	ldr	r3, [r3, #4]
 8010d80:	7b9b      	ldrb	r3, [r3, #14]
 8010d82:	2b01      	cmp	r3, #1
 8010d84:	d001      	beq.n	8010d8a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8010d86:	2301      	movs	r3, #1
 8010d88:	e000      	b.n	8010d8c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8010d8a:	2300      	movs	r3, #0
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3708      	adds	r7, #8
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}
 8010d94:	0801af1c 	.word	0x0801af1c
 8010d98:	0801b4b8 	.word	0x0801b4b8
 8010d9c:	0801af70 	.word	0x0801af70

08010da0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8010da0:	b5b0      	push	{r4, r5, r7, lr}
 8010da2:	b08c      	sub	sp, #48	; 0x30
 8010da4:	af04      	add	r7, sp, #16
 8010da6:	60f8      	str	r0, [r7, #12]
 8010da8:	60b9      	str	r1, [r7, #8]
 8010daa:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d106      	bne.n	8010dc0 <tcp_output_segment+0x20>
 8010db2:	4b63      	ldr	r3, [pc, #396]	; (8010f40 <tcp_output_segment+0x1a0>)
 8010db4:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8010db8:	4962      	ldr	r1, [pc, #392]	; (8010f44 <tcp_output_segment+0x1a4>)
 8010dba:	4863      	ldr	r0, [pc, #396]	; (8010f48 <tcp_output_segment+0x1a8>)
 8010dbc:	f006 fa96 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d106      	bne.n	8010dd4 <tcp_output_segment+0x34>
 8010dc6:	4b5e      	ldr	r3, [pc, #376]	; (8010f40 <tcp_output_segment+0x1a0>)
 8010dc8:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8010dcc:	495f      	ldr	r1, [pc, #380]	; (8010f4c <tcp_output_segment+0x1ac>)
 8010dce:	485e      	ldr	r0, [pc, #376]	; (8010f48 <tcp_output_segment+0x1a8>)
 8010dd0:	f006 fa8c 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d106      	bne.n	8010de8 <tcp_output_segment+0x48>
 8010dda:	4b59      	ldr	r3, [pc, #356]	; (8010f40 <tcp_output_segment+0x1a0>)
 8010ddc:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8010de0:	495b      	ldr	r1, [pc, #364]	; (8010f50 <tcp_output_segment+0x1b0>)
 8010de2:	4859      	ldr	r0, [pc, #356]	; (8010f48 <tcp_output_segment+0x1a8>)
 8010de4:	f006 fa82 	bl	80172ec <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8010de8:	68f8      	ldr	r0, [r7, #12]
 8010dea:	f7ff ffb9 	bl	8010d60 <tcp_output_segment_busy>
 8010dee:	4603      	mov	r3, r0
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d001      	beq.n	8010df8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8010df4:	2300      	movs	r3, #0
 8010df6:	e09f      	b.n	8010f38 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	68dc      	ldr	r4, [r3, #12]
 8010e00:	4610      	mov	r0, r2
 8010e02:	f7f9 fd8a 	bl	800a91a <lwip_htonl>
 8010e06:	4603      	mov	r3, r0
 8010e08:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8010e0a:	68bb      	ldr	r3, [r7, #8]
 8010e0c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	68dc      	ldr	r4, [r3, #12]
 8010e12:	4610      	mov	r0, r2
 8010e14:	f7f9 fd6c 	bl	800a8f0 <lwip_htons>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e20:	68ba      	ldr	r2, [r7, #8]
 8010e22:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8010e24:	441a      	add	r2, r3
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	68db      	ldr	r3, [r3, #12]
 8010e2e:	3314      	adds	r3, #20
 8010e30:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	7a9b      	ldrb	r3, [r3, #10]
 8010e36:	f003 0301 	and.w	r3, r3, #1
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d015      	beq.n	8010e6a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010e3e:	68bb      	ldr	r3, [r7, #8]
 8010e40:	3304      	adds	r3, #4
 8010e42:	461a      	mov	r2, r3
 8010e44:	6879      	ldr	r1, [r7, #4]
 8010e46:	f44f 7006 	mov.w	r0, #536	; 0x218
 8010e4a:	f7fc fe8f 	bl	800db6c <tcp_eff_send_mss_netif>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8010e52:	8b7b      	ldrh	r3, [r7, #26]
 8010e54:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f7f9 fd5e 	bl	800a91a <lwip_htonl>
 8010e5e:	4602      	mov	r2, r0
 8010e60:	69fb      	ldr	r3, [r7, #28]
 8010e62:	601a      	str	r2, [r3, #0]
    opts += 1;
 8010e64:	69fb      	ldr	r3, [r7, #28]
 8010e66:	3304      	adds	r3, #4
 8010e68:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8010e6a:	68bb      	ldr	r3, [r7, #8]
 8010e6c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	da02      	bge.n	8010e7a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	2200      	movs	r2, #0
 8010e78:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d10c      	bne.n	8010e9c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8010e82:	4b34      	ldr	r3, [pc, #208]	; (8010f54 <tcp_output_segment+0x1b4>)
 8010e84:	681a      	ldr	r2, [r3, #0]
 8010e86:	68bb      	ldr	r3, [r7, #8]
 8010e88:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	68db      	ldr	r3, [r3, #12]
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	4618      	mov	r0, r3
 8010e92:	f7f9 fd42 	bl	800a91a <lwip_htonl>
 8010e96:	4602      	mov	r2, r0
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	68da      	ldr	r2, [r3, #12]
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	685b      	ldr	r3, [r3, #4]
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	1ad3      	subs	r3, r2, r3
 8010ea8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	685b      	ldr	r3, [r3, #4]
 8010eae:	8959      	ldrh	r1, [r3, #10]
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	685b      	ldr	r3, [r3, #4]
 8010eb4:	8b3a      	ldrh	r2, [r7, #24]
 8010eb6:	1a8a      	subs	r2, r1, r2
 8010eb8:	b292      	uxth	r2, r2
 8010eba:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	8919      	ldrh	r1, [r3, #8]
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	685b      	ldr	r3, [r3, #4]
 8010ec6:	8b3a      	ldrh	r2, [r7, #24]
 8010ec8:	1a8a      	subs	r2, r1, r2
 8010eca:	b292      	uxth	r2, r2
 8010ecc:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	68fa      	ldr	r2, [r7, #12]
 8010ed4:	68d2      	ldr	r2, [r2, #12]
 8010ed6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	68db      	ldr	r3, [r3, #12]
 8010edc:	2200      	movs	r2, #0
 8010ede:	741a      	strb	r2, [r3, #16]
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	68db      	ldr	r3, [r3, #12]
 8010ee8:	f103 0214 	add.w	r2, r3, #20
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	7a9b      	ldrb	r3, [r3, #10]
 8010ef0:	009b      	lsls	r3, r3, #2
 8010ef2:	f003 0304 	and.w	r3, r3, #4
 8010ef6:	4413      	add	r3, r2
 8010ef8:	69fa      	ldr	r2, [r7, #28]
 8010efa:	429a      	cmp	r2, r3
 8010efc:	d006      	beq.n	8010f0c <tcp_output_segment+0x16c>
 8010efe:	4b10      	ldr	r3, [pc, #64]	; (8010f40 <tcp_output_segment+0x1a0>)
 8010f00:	f240 621c 	movw	r2, #1564	; 0x61c
 8010f04:	4914      	ldr	r1, [pc, #80]	; (8010f58 <tcp_output_segment+0x1b8>)
 8010f06:	4810      	ldr	r0, [pc, #64]	; (8010f48 <tcp_output_segment+0x1a8>)
 8010f08:	f006 f9f0 	bl	80172ec <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	6858      	ldr	r0, [r3, #4]
 8010f10:	68b9      	ldr	r1, [r7, #8]
 8010f12:	68bb      	ldr	r3, [r7, #8]
 8010f14:	1d1c      	adds	r4, r3, #4
 8010f16:	68bb      	ldr	r3, [r7, #8]
 8010f18:	7add      	ldrb	r5, [r3, #11]
 8010f1a:	68bb      	ldr	r3, [r7, #8]
 8010f1c:	7a9b      	ldrb	r3, [r3, #10]
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	9202      	str	r2, [sp, #8]
 8010f22:	2206      	movs	r2, #6
 8010f24:	9201      	str	r2, [sp, #4]
 8010f26:	9300      	str	r3, [sp, #0]
 8010f28:	462b      	mov	r3, r5
 8010f2a:	4622      	mov	r2, r4
 8010f2c:	f004 fc1e 	bl	801576c <ip4_output_if>
 8010f30:	4603      	mov	r3, r0
 8010f32:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8010f34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010f38:	4618      	mov	r0, r3
 8010f3a:	3720      	adds	r7, #32
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8010f40:	0801af1c 	.word	0x0801af1c
 8010f44:	0801b4e0 	.word	0x0801b4e0
 8010f48:	0801af70 	.word	0x0801af70
 8010f4c:	0801b500 	.word	0x0801b500
 8010f50:	0801b520 	.word	0x0801b520
 8010f54:	20012cb4 	.word	0x20012cb4
 8010f58:	0801b544 	.word	0x0801b544

08010f5c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8010f5c:	b5b0      	push	{r4, r5, r7, lr}
 8010f5e:	b084      	sub	sp, #16
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d106      	bne.n	8010f78 <tcp_rexmit_rto_prepare+0x1c>
 8010f6a:	4b31      	ldr	r3, [pc, #196]	; (8011030 <tcp_rexmit_rto_prepare+0xd4>)
 8010f6c:	f240 6263 	movw	r2, #1635	; 0x663
 8010f70:	4930      	ldr	r1, [pc, #192]	; (8011034 <tcp_rexmit_rto_prepare+0xd8>)
 8010f72:	4831      	ldr	r0, [pc, #196]	; (8011038 <tcp_rexmit_rto_prepare+0xdc>)
 8010f74:	f006 f9ba 	bl	80172ec <iprintf>

  if (pcb->unacked == NULL) {
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d102      	bne.n	8010f86 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8010f80:	f06f 0305 	mvn.w	r3, #5
 8010f84:	e050      	b.n	8011028 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f8a:	60fb      	str	r3, [r7, #12]
 8010f8c:	e00b      	b.n	8010fa6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8010f8e:	68f8      	ldr	r0, [r7, #12]
 8010f90:	f7ff fee6 	bl	8010d60 <tcp_output_segment_busy>
 8010f94:	4603      	mov	r3, r0
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d002      	beq.n	8010fa0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8010f9a:	f06f 0305 	mvn.w	r3, #5
 8010f9e:	e043      	b.n	8011028 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	60fb      	str	r3, [r7, #12]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d1ef      	bne.n	8010f8e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8010fae:	68f8      	ldr	r0, [r7, #12]
 8010fb0:	f7ff fed6 	bl	8010d60 <tcp_output_segment_busy>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d002      	beq.n	8010fc0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8010fba:	f06f 0305 	mvn.w	r3, #5
 8010fbe:	e033      	b.n	8011028 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	8b5b      	ldrh	r3, [r3, #26]
 8010fda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010fde:	b29a      	uxth	r2, r3
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	68db      	ldr	r3, [r3, #12]
 8010fe8:	685b      	ldr	r3, [r3, #4]
 8010fea:	4618      	mov	r0, r3
 8010fec:	f7f9 fc95 	bl	800a91a <lwip_htonl>
 8010ff0:	4604      	mov	r4, r0
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	891b      	ldrh	r3, [r3, #8]
 8010ff6:	461d      	mov	r5, r3
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	68db      	ldr	r3, [r3, #12]
 8010ffc:	899b      	ldrh	r3, [r3, #12]
 8010ffe:	b29b      	uxth	r3, r3
 8011000:	4618      	mov	r0, r3
 8011002:	f7f9 fc75 	bl	800a8f0 <lwip_htons>
 8011006:	4603      	mov	r3, r0
 8011008:	b2db      	uxtb	r3, r3
 801100a:	f003 0303 	and.w	r3, r3, #3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d001      	beq.n	8011016 <tcp_rexmit_rto_prepare+0xba>
 8011012:	2301      	movs	r3, #1
 8011014:	e000      	b.n	8011018 <tcp_rexmit_rto_prepare+0xbc>
 8011016:	2300      	movs	r3, #0
 8011018:	442b      	add	r3, r5
 801101a:	18e2      	adds	r2, r4, r3
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2200      	movs	r2, #0
 8011024:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8011026:	2300      	movs	r3, #0
}
 8011028:	4618      	mov	r0, r3
 801102a:	3710      	adds	r7, #16
 801102c:	46bd      	mov	sp, r7
 801102e:	bdb0      	pop	{r4, r5, r7, pc}
 8011030:	0801af1c 	.word	0x0801af1c
 8011034:	0801b558 	.word	0x0801b558
 8011038:	0801af70 	.word	0x0801af70

0801103c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b082      	sub	sp, #8
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d106      	bne.n	8011058 <tcp_rexmit_rto_commit+0x1c>
 801104a:	4b0d      	ldr	r3, [pc, #52]	; (8011080 <tcp_rexmit_rto_commit+0x44>)
 801104c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011050:	490c      	ldr	r1, [pc, #48]	; (8011084 <tcp_rexmit_rto_commit+0x48>)
 8011052:	480d      	ldr	r0, [pc, #52]	; (8011088 <tcp_rexmit_rto_commit+0x4c>)
 8011054:	f006 f94a 	bl	80172ec <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801105e:	2bff      	cmp	r3, #255	; 0xff
 8011060:	d007      	beq.n	8011072 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011068:	3301      	adds	r3, #1
 801106a:	b2da      	uxtb	r2, r3
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f7ff fc80 	bl	8010978 <tcp_output>
}
 8011078:	bf00      	nop
 801107a:	3708      	adds	r7, #8
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}
 8011080:	0801af1c 	.word	0x0801af1c
 8011084:	0801b57c 	.word	0x0801b57c
 8011088:	0801af70 	.word	0x0801af70

0801108c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801108c:	b580      	push	{r7, lr}
 801108e:	b082      	sub	sp, #8
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d106      	bne.n	80110a8 <tcp_rexmit_rto+0x1c>
 801109a:	4b0a      	ldr	r3, [pc, #40]	; (80110c4 <tcp_rexmit_rto+0x38>)
 801109c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80110a0:	4909      	ldr	r1, [pc, #36]	; (80110c8 <tcp_rexmit_rto+0x3c>)
 80110a2:	480a      	ldr	r0, [pc, #40]	; (80110cc <tcp_rexmit_rto+0x40>)
 80110a4:	f006 f922 	bl	80172ec <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80110a8:	6878      	ldr	r0, [r7, #4]
 80110aa:	f7ff ff57 	bl	8010f5c <tcp_rexmit_rto_prepare>
 80110ae:	4603      	mov	r3, r0
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d102      	bne.n	80110ba <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80110b4:	6878      	ldr	r0, [r7, #4]
 80110b6:	f7ff ffc1 	bl	801103c <tcp_rexmit_rto_commit>
  }
}
 80110ba:	bf00      	nop
 80110bc:	3708      	adds	r7, #8
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}
 80110c2:	bf00      	nop
 80110c4:	0801af1c 	.word	0x0801af1c
 80110c8:	0801b5a0 	.word	0x0801b5a0
 80110cc:	0801af70 	.word	0x0801af70

080110d0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80110d0:	b590      	push	{r4, r7, lr}
 80110d2:	b085      	sub	sp, #20
 80110d4:	af00      	add	r7, sp, #0
 80110d6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d106      	bne.n	80110ec <tcp_rexmit+0x1c>
 80110de:	4b2f      	ldr	r3, [pc, #188]	; (801119c <tcp_rexmit+0xcc>)
 80110e0:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80110e4:	492e      	ldr	r1, [pc, #184]	; (80111a0 <tcp_rexmit+0xd0>)
 80110e6:	482f      	ldr	r0, [pc, #188]	; (80111a4 <tcp_rexmit+0xd4>)
 80110e8:	f006 f900 	bl	80172ec <iprintf>

  if (pcb->unacked == NULL) {
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d102      	bne.n	80110fa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80110f4:	f06f 0305 	mvn.w	r3, #5
 80110f8:	e04c      	b.n	8011194 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110fe:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8011100:	68b8      	ldr	r0, [r7, #8]
 8011102:	f7ff fe2d 	bl	8010d60 <tcp_output_segment_busy>
 8011106:	4603      	mov	r3, r0
 8011108:	2b00      	cmp	r3, #0
 801110a:	d002      	beq.n	8011112 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801110c:	f06f 0305 	mvn.w	r3, #5
 8011110:	e040      	b.n	8011194 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8011112:	68bb      	ldr	r3, [r7, #8]
 8011114:	681a      	ldr	r2, [r3, #0]
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	336c      	adds	r3, #108	; 0x6c
 801111e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011120:	e002      	b.n	8011128 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d011      	beq.n	8011154 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	68db      	ldr	r3, [r3, #12]
 8011136:	685b      	ldr	r3, [r3, #4]
 8011138:	4618      	mov	r0, r3
 801113a:	f7f9 fbee 	bl	800a91a <lwip_htonl>
 801113e:	4604      	mov	r4, r0
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	68db      	ldr	r3, [r3, #12]
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	4618      	mov	r0, r3
 8011148:	f7f9 fbe7 	bl	800a91a <lwip_htonl>
 801114c:	4603      	mov	r3, r0
 801114e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011150:	2b00      	cmp	r3, #0
 8011152:	dbe6      	blt.n	8011122 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	681a      	ldr	r2, [r3, #0]
 8011158:	68bb      	ldr	r3, [r7, #8]
 801115a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	68ba      	ldr	r2, [r7, #8]
 8011160:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011162:	68bb      	ldr	r3, [r7, #8]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d103      	bne.n	8011172 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	2200      	movs	r2, #0
 801116e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011178:	2bff      	cmp	r3, #255	; 0xff
 801117a:	d007      	beq.n	801118c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011182:	3301      	adds	r3, #1
 8011184:	b2da      	uxtb	r2, r3
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2200      	movs	r2, #0
 8011190:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011192:	2300      	movs	r3, #0
}
 8011194:	4618      	mov	r0, r3
 8011196:	3714      	adds	r7, #20
 8011198:	46bd      	mov	sp, r7
 801119a:	bd90      	pop	{r4, r7, pc}
 801119c:	0801af1c 	.word	0x0801af1c
 80111a0:	0801b5bc 	.word	0x0801b5bc
 80111a4:	0801af70 	.word	0x0801af70

080111a8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b082      	sub	sp, #8
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d106      	bne.n	80111c4 <tcp_rexmit_fast+0x1c>
 80111b6:	4b2a      	ldr	r3, [pc, #168]	; (8011260 <tcp_rexmit_fast+0xb8>)
 80111b8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80111bc:	4929      	ldr	r1, [pc, #164]	; (8011264 <tcp_rexmit_fast+0xbc>)
 80111be:	482a      	ldr	r0, [pc, #168]	; (8011268 <tcp_rexmit_fast+0xc0>)
 80111c0:	f006 f894 	bl	80172ec <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d045      	beq.n	8011258 <tcp_rexmit_fast+0xb0>
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	8b5b      	ldrh	r3, [r3, #26]
 80111d0:	f003 0304 	and.w	r3, r3, #4
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d13f      	bne.n	8011258 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80111d8:	6878      	ldr	r0, [r7, #4]
 80111da:	f7ff ff79 	bl	80110d0 <tcp_rexmit>
 80111de:	4603      	mov	r3, r0
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d139      	bne.n	8011258 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80111f0:	4293      	cmp	r3, r2
 80111f2:	bf28      	it	cs
 80111f4:	4613      	movcs	r3, r2
 80111f6:	b29b      	uxth	r3, r3
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	da00      	bge.n	80111fe <tcp_rexmit_fast+0x56>
 80111fc:	3301      	adds	r3, #1
 80111fe:	105b      	asrs	r3, r3, #1
 8011200:	b29a      	uxth	r2, r3
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801120e:	461a      	mov	r2, r3
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011214:	005b      	lsls	r3, r3, #1
 8011216:	429a      	cmp	r2, r3
 8011218:	d206      	bcs.n	8011228 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801121e:	005b      	lsls	r3, r3, #1
 8011220:	b29a      	uxth	r2, r3
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011232:	4619      	mov	r1, r3
 8011234:	0049      	lsls	r1, r1, #1
 8011236:	440b      	add	r3, r1
 8011238:	b29b      	uxth	r3, r3
 801123a:	4413      	add	r3, r2
 801123c:	b29a      	uxth	r2, r3
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	8b5b      	ldrh	r3, [r3, #26]
 8011248:	f043 0304 	orr.w	r3, r3, #4
 801124c:	b29a      	uxth	r2, r3
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	2200      	movs	r2, #0
 8011256:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8011258:	bf00      	nop
 801125a:	3708      	adds	r7, #8
 801125c:	46bd      	mov	sp, r7
 801125e:	bd80      	pop	{r7, pc}
 8011260:	0801af1c 	.word	0x0801af1c
 8011264:	0801b5d4 	.word	0x0801b5d4
 8011268:	0801af70 	.word	0x0801af70

0801126c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b086      	sub	sp, #24
 8011270:	af00      	add	r7, sp, #0
 8011272:	60f8      	str	r0, [r7, #12]
 8011274:	607b      	str	r3, [r7, #4]
 8011276:	460b      	mov	r3, r1
 8011278:	817b      	strh	r3, [r7, #10]
 801127a:	4613      	mov	r3, r2
 801127c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801127e:	897a      	ldrh	r2, [r7, #10]
 8011280:	893b      	ldrh	r3, [r7, #8]
 8011282:	4413      	add	r3, r2
 8011284:	b29b      	uxth	r3, r3
 8011286:	3314      	adds	r3, #20
 8011288:	b29b      	uxth	r3, r3
 801128a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801128e:	4619      	mov	r1, r3
 8011290:	2022      	movs	r0, #34	; 0x22
 8011292:	f7fa fc01 	bl	800ba98 <pbuf_alloc>
 8011296:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011298:	697b      	ldr	r3, [r7, #20]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d04d      	beq.n	801133a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801129e:	897b      	ldrh	r3, [r7, #10]
 80112a0:	3313      	adds	r3, #19
 80112a2:	697a      	ldr	r2, [r7, #20]
 80112a4:	8952      	ldrh	r2, [r2, #10]
 80112a6:	4293      	cmp	r3, r2
 80112a8:	db06      	blt.n	80112b8 <tcp_output_alloc_header_common+0x4c>
 80112aa:	4b26      	ldr	r3, [pc, #152]	; (8011344 <tcp_output_alloc_header_common+0xd8>)
 80112ac:	f240 7223 	movw	r2, #1827	; 0x723
 80112b0:	4925      	ldr	r1, [pc, #148]	; (8011348 <tcp_output_alloc_header_common+0xdc>)
 80112b2:	4826      	ldr	r0, [pc, #152]	; (801134c <tcp_output_alloc_header_common+0xe0>)
 80112b4:	f006 f81a 	bl	80172ec <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80112be:	8c3b      	ldrh	r3, [r7, #32]
 80112c0:	4618      	mov	r0, r3
 80112c2:	f7f9 fb15 	bl	800a8f0 <lwip_htons>
 80112c6:	4603      	mov	r3, r0
 80112c8:	461a      	mov	r2, r3
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80112ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80112d0:	4618      	mov	r0, r3
 80112d2:	f7f9 fb0d 	bl	800a8f0 <lwip_htons>
 80112d6:	4603      	mov	r3, r0
 80112d8:	461a      	mov	r2, r3
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	687a      	ldr	r2, [r7, #4]
 80112e2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80112e4:	68f8      	ldr	r0, [r7, #12]
 80112e6:	f7f9 fb18 	bl	800a91a <lwip_htonl>
 80112ea:	4602      	mov	r2, r0
 80112ec:	693b      	ldr	r3, [r7, #16]
 80112ee:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80112f0:	897b      	ldrh	r3, [r7, #10]
 80112f2:	089b      	lsrs	r3, r3, #2
 80112f4:	b29b      	uxth	r3, r3
 80112f6:	3305      	adds	r3, #5
 80112f8:	b29b      	uxth	r3, r3
 80112fa:	031b      	lsls	r3, r3, #12
 80112fc:	b29a      	uxth	r2, r3
 80112fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011302:	b29b      	uxth	r3, r3
 8011304:	4313      	orrs	r3, r2
 8011306:	b29b      	uxth	r3, r3
 8011308:	4618      	mov	r0, r3
 801130a:	f7f9 faf1 	bl	800a8f0 <lwip_htons>
 801130e:	4603      	mov	r3, r0
 8011310:	461a      	mov	r2, r3
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011316:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011318:	4618      	mov	r0, r3
 801131a:	f7f9 fae9 	bl	800a8f0 <lwip_htons>
 801131e:	4603      	mov	r3, r0
 8011320:	461a      	mov	r2, r3
 8011322:	693b      	ldr	r3, [r7, #16]
 8011324:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011326:	693b      	ldr	r3, [r7, #16]
 8011328:	2200      	movs	r2, #0
 801132a:	741a      	strb	r2, [r3, #16]
 801132c:	2200      	movs	r2, #0
 801132e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011330:	693b      	ldr	r3, [r7, #16]
 8011332:	2200      	movs	r2, #0
 8011334:	749a      	strb	r2, [r3, #18]
 8011336:	2200      	movs	r2, #0
 8011338:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801133a:	697b      	ldr	r3, [r7, #20]
}
 801133c:	4618      	mov	r0, r3
 801133e:	3718      	adds	r7, #24
 8011340:	46bd      	mov	sp, r7
 8011342:	bd80      	pop	{r7, pc}
 8011344:	0801af1c 	.word	0x0801af1c
 8011348:	0801b5f4 	.word	0x0801b5f4
 801134c:	0801af70 	.word	0x0801af70

08011350 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011350:	b5b0      	push	{r4, r5, r7, lr}
 8011352:	b08a      	sub	sp, #40	; 0x28
 8011354:	af04      	add	r7, sp, #16
 8011356:	60f8      	str	r0, [r7, #12]
 8011358:	607b      	str	r3, [r7, #4]
 801135a:	460b      	mov	r3, r1
 801135c:	817b      	strh	r3, [r7, #10]
 801135e:	4613      	mov	r3, r2
 8011360:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d106      	bne.n	8011376 <tcp_output_alloc_header+0x26>
 8011368:	4b15      	ldr	r3, [pc, #84]	; (80113c0 <tcp_output_alloc_header+0x70>)
 801136a:	f240 7242 	movw	r2, #1858	; 0x742
 801136e:	4915      	ldr	r1, [pc, #84]	; (80113c4 <tcp_output_alloc_header+0x74>)
 8011370:	4815      	ldr	r0, [pc, #84]	; (80113c8 <tcp_output_alloc_header+0x78>)
 8011372:	f005 ffbb 	bl	80172ec <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	8adb      	ldrh	r3, [r3, #22]
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	8b12      	ldrh	r2, [r2, #24]
 8011382:	68f9      	ldr	r1, [r7, #12]
 8011384:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8011386:	893d      	ldrh	r5, [r7, #8]
 8011388:	897c      	ldrh	r4, [r7, #10]
 801138a:	9103      	str	r1, [sp, #12]
 801138c:	2110      	movs	r1, #16
 801138e:	9102      	str	r1, [sp, #8]
 8011390:	9201      	str	r2, [sp, #4]
 8011392:	9300      	str	r3, [sp, #0]
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	462a      	mov	r2, r5
 8011398:	4621      	mov	r1, r4
 801139a:	f7ff ff67 	bl	801126c <tcp_output_alloc_header_common>
 801139e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d006      	beq.n	80113b4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113aa:	68fa      	ldr	r2, [r7, #12]
 80113ac:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80113ae:	441a      	add	r2, r3
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80113b4:	697b      	ldr	r3, [r7, #20]
}
 80113b6:	4618      	mov	r0, r3
 80113b8:	3718      	adds	r7, #24
 80113ba:	46bd      	mov	sp, r7
 80113bc:	bdb0      	pop	{r4, r5, r7, pc}
 80113be:	bf00      	nop
 80113c0:	0801af1c 	.word	0x0801af1c
 80113c4:	0801b624 	.word	0x0801b624
 80113c8:	0801af70 	.word	0x0801af70

080113cc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b088      	sub	sp, #32
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	60f8      	str	r0, [r7, #12]
 80113d4:	60b9      	str	r1, [r7, #8]
 80113d6:	4611      	mov	r1, r2
 80113d8:	461a      	mov	r2, r3
 80113da:	460b      	mov	r3, r1
 80113dc:	71fb      	strb	r3, [r7, #7]
 80113de:	4613      	mov	r3, r2
 80113e0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80113e2:	2300      	movs	r3, #0
 80113e4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80113e6:	68bb      	ldr	r3, [r7, #8]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d106      	bne.n	80113fa <tcp_output_fill_options+0x2e>
 80113ec:	4b13      	ldr	r3, [pc, #76]	; (801143c <tcp_output_fill_options+0x70>)
 80113ee:	f240 7256 	movw	r2, #1878	; 0x756
 80113f2:	4913      	ldr	r1, [pc, #76]	; (8011440 <tcp_output_fill_options+0x74>)
 80113f4:	4813      	ldr	r0, [pc, #76]	; (8011444 <tcp_output_fill_options+0x78>)
 80113f6:	f005 ff79 	bl	80172ec <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80113fa:	68bb      	ldr	r3, [r7, #8]
 80113fc:	685b      	ldr	r3, [r3, #4]
 80113fe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011400:	69bb      	ldr	r3, [r7, #24]
 8011402:	3314      	adds	r3, #20
 8011404:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011406:	69bb      	ldr	r3, [r7, #24]
 8011408:	f103 0214 	add.w	r2, r3, #20
 801140c:	8bfb      	ldrh	r3, [r7, #30]
 801140e:	009b      	lsls	r3, r3, #2
 8011410:	4619      	mov	r1, r3
 8011412:	79fb      	ldrb	r3, [r7, #7]
 8011414:	009b      	lsls	r3, r3, #2
 8011416:	f003 0304 	and.w	r3, r3, #4
 801141a:	440b      	add	r3, r1
 801141c:	4413      	add	r3, r2
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	429a      	cmp	r2, r3
 8011422:	d006      	beq.n	8011432 <tcp_output_fill_options+0x66>
 8011424:	4b05      	ldr	r3, [pc, #20]	; (801143c <tcp_output_fill_options+0x70>)
 8011426:	f240 7275 	movw	r2, #1909	; 0x775
 801142a:	4907      	ldr	r1, [pc, #28]	; (8011448 <tcp_output_fill_options+0x7c>)
 801142c:	4805      	ldr	r0, [pc, #20]	; (8011444 <tcp_output_fill_options+0x78>)
 801142e:	f005 ff5d 	bl	80172ec <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011432:	bf00      	nop
 8011434:	3720      	adds	r7, #32
 8011436:	46bd      	mov	sp, r7
 8011438:	bd80      	pop	{r7, pc}
 801143a:	bf00      	nop
 801143c:	0801af1c 	.word	0x0801af1c
 8011440:	0801b64c 	.word	0x0801b64c
 8011444:	0801af70 	.word	0x0801af70
 8011448:	0801b544 	.word	0x0801b544

0801144c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b08a      	sub	sp, #40	; 0x28
 8011450:	af04      	add	r7, sp, #16
 8011452:	60f8      	str	r0, [r7, #12]
 8011454:	60b9      	str	r1, [r7, #8]
 8011456:	607a      	str	r2, [r7, #4]
 8011458:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d106      	bne.n	801146e <tcp_output_control_segment+0x22>
 8011460:	4b1c      	ldr	r3, [pc, #112]	; (80114d4 <tcp_output_control_segment+0x88>)
 8011462:	f240 7287 	movw	r2, #1927	; 0x787
 8011466:	491c      	ldr	r1, [pc, #112]	; (80114d8 <tcp_output_control_segment+0x8c>)
 8011468:	481c      	ldr	r0, [pc, #112]	; (80114dc <tcp_output_control_segment+0x90>)
 801146a:	f005 ff3f 	bl	80172ec <iprintf>

  netif = tcp_route(pcb, src, dst);
 801146e:	683a      	ldr	r2, [r7, #0]
 8011470:	6879      	ldr	r1, [r7, #4]
 8011472:	68f8      	ldr	r0, [r7, #12]
 8011474:	f7fe ff40 	bl	80102f8 <tcp_route>
 8011478:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801147a:	693b      	ldr	r3, [r7, #16]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d102      	bne.n	8011486 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011480:	23fc      	movs	r3, #252	; 0xfc
 8011482:	75fb      	strb	r3, [r7, #23]
 8011484:	e01c      	b.n	80114c0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d006      	beq.n	801149a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	7adb      	ldrb	r3, [r3, #11]
 8011490:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	7a9b      	ldrb	r3, [r3, #10]
 8011496:	757b      	strb	r3, [r7, #21]
 8011498:	e003      	b.n	80114a2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801149a:	23ff      	movs	r3, #255	; 0xff
 801149c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801149e:	2300      	movs	r3, #0
 80114a0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80114a2:	7dba      	ldrb	r2, [r7, #22]
 80114a4:	693b      	ldr	r3, [r7, #16]
 80114a6:	9302      	str	r3, [sp, #8]
 80114a8:	2306      	movs	r3, #6
 80114aa:	9301      	str	r3, [sp, #4]
 80114ac:	7d7b      	ldrb	r3, [r7, #21]
 80114ae:	9300      	str	r3, [sp, #0]
 80114b0:	4613      	mov	r3, r2
 80114b2:	683a      	ldr	r2, [r7, #0]
 80114b4:	6879      	ldr	r1, [r7, #4]
 80114b6:	68b8      	ldr	r0, [r7, #8]
 80114b8:	f004 f958 	bl	801576c <ip4_output_if>
 80114bc:	4603      	mov	r3, r0
 80114be:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80114c0:	68b8      	ldr	r0, [r7, #8]
 80114c2:	f7fa fdcd 	bl	800c060 <pbuf_free>
  return err;
 80114c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80114ca:	4618      	mov	r0, r3
 80114cc:	3718      	adds	r7, #24
 80114ce:	46bd      	mov	sp, r7
 80114d0:	bd80      	pop	{r7, pc}
 80114d2:	bf00      	nop
 80114d4:	0801af1c 	.word	0x0801af1c
 80114d8:	0801b674 	.word	0x0801b674
 80114dc:	0801af70 	.word	0x0801af70

080114e0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80114e0:	b590      	push	{r4, r7, lr}
 80114e2:	b08b      	sub	sp, #44	; 0x2c
 80114e4:	af04      	add	r7, sp, #16
 80114e6:	60f8      	str	r0, [r7, #12]
 80114e8:	60b9      	str	r1, [r7, #8]
 80114ea:	607a      	str	r2, [r7, #4]
 80114ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d106      	bne.n	8011502 <tcp_rst+0x22>
 80114f4:	4b1f      	ldr	r3, [pc, #124]	; (8011574 <tcp_rst+0x94>)
 80114f6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80114fa:	491f      	ldr	r1, [pc, #124]	; (8011578 <tcp_rst+0x98>)
 80114fc:	481f      	ldr	r0, [pc, #124]	; (801157c <tcp_rst+0x9c>)
 80114fe:	f005 fef5 	bl	80172ec <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011504:	2b00      	cmp	r3, #0
 8011506:	d106      	bne.n	8011516 <tcp_rst+0x36>
 8011508:	4b1a      	ldr	r3, [pc, #104]	; (8011574 <tcp_rst+0x94>)
 801150a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801150e:	491c      	ldr	r1, [pc, #112]	; (8011580 <tcp_rst+0xa0>)
 8011510:	481a      	ldr	r0, [pc, #104]	; (801157c <tcp_rst+0x9c>)
 8011512:	f005 feeb 	bl	80172ec <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011516:	2300      	movs	r3, #0
 8011518:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801151a:	f246 0308 	movw	r3, #24584	; 0x6008
 801151e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011520:	7dfb      	ldrb	r3, [r7, #23]
 8011522:	b29c      	uxth	r4, r3
 8011524:	68b8      	ldr	r0, [r7, #8]
 8011526:	f7f9 f9f8 	bl	800a91a <lwip_htonl>
 801152a:	4602      	mov	r2, r0
 801152c:	8abb      	ldrh	r3, [r7, #20]
 801152e:	9303      	str	r3, [sp, #12]
 8011530:	2314      	movs	r3, #20
 8011532:	9302      	str	r3, [sp, #8]
 8011534:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8011536:	9301      	str	r3, [sp, #4]
 8011538:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801153a:	9300      	str	r3, [sp, #0]
 801153c:	4613      	mov	r3, r2
 801153e:	2200      	movs	r2, #0
 8011540:	4621      	mov	r1, r4
 8011542:	6878      	ldr	r0, [r7, #4]
 8011544:	f7ff fe92 	bl	801126c <tcp_output_alloc_header_common>
 8011548:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	2b00      	cmp	r3, #0
 801154e:	d00c      	beq.n	801156a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011550:	7dfb      	ldrb	r3, [r7, #23]
 8011552:	2200      	movs	r2, #0
 8011554:	6939      	ldr	r1, [r7, #16]
 8011556:	68f8      	ldr	r0, [r7, #12]
 8011558:	f7ff ff38 	bl	80113cc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801155c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801155e:	683a      	ldr	r2, [r7, #0]
 8011560:	6939      	ldr	r1, [r7, #16]
 8011562:	68f8      	ldr	r0, [r7, #12]
 8011564:	f7ff ff72 	bl	801144c <tcp_output_control_segment>
 8011568:	e000      	b.n	801156c <tcp_rst+0x8c>
    return;
 801156a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801156c:	371c      	adds	r7, #28
 801156e:	46bd      	mov	sp, r7
 8011570:	bd90      	pop	{r4, r7, pc}
 8011572:	bf00      	nop
 8011574:	0801af1c 	.word	0x0801af1c
 8011578:	0801b6a0 	.word	0x0801b6a0
 801157c:	0801af70 	.word	0x0801af70
 8011580:	0801b6bc 	.word	0x0801b6bc

08011584 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011584:	b590      	push	{r4, r7, lr}
 8011586:	b087      	sub	sp, #28
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801158c:	2300      	movs	r3, #0
 801158e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011590:	2300      	movs	r3, #0
 8011592:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d106      	bne.n	80115a8 <tcp_send_empty_ack+0x24>
 801159a:	4b28      	ldr	r3, [pc, #160]	; (801163c <tcp_send_empty_ack+0xb8>)
 801159c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80115a0:	4927      	ldr	r1, [pc, #156]	; (8011640 <tcp_send_empty_ack+0xbc>)
 80115a2:	4828      	ldr	r0, [pc, #160]	; (8011644 <tcp_send_empty_ack+0xc0>)
 80115a4:	f005 fea2 	bl	80172ec <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80115a8:	7dfb      	ldrb	r3, [r7, #23]
 80115aa:	009b      	lsls	r3, r3, #2
 80115ac:	b2db      	uxtb	r3, r3
 80115ae:	f003 0304 	and.w	r3, r3, #4
 80115b2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80115b4:	7d7b      	ldrb	r3, [r7, #21]
 80115b6:	b29c      	uxth	r4, r3
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80115bc:	4618      	mov	r0, r3
 80115be:	f7f9 f9ac 	bl	800a91a <lwip_htonl>
 80115c2:	4603      	mov	r3, r0
 80115c4:	2200      	movs	r2, #0
 80115c6:	4621      	mov	r1, r4
 80115c8:	6878      	ldr	r0, [r7, #4]
 80115ca:	f7ff fec1 	bl	8011350 <tcp_output_alloc_header>
 80115ce:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80115d0:	693b      	ldr	r3, [r7, #16]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d109      	bne.n	80115ea <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	8b5b      	ldrh	r3, [r3, #26]
 80115da:	f043 0303 	orr.w	r3, r3, #3
 80115de:	b29a      	uxth	r2, r3
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80115e4:	f06f 0301 	mvn.w	r3, #1
 80115e8:	e023      	b.n	8011632 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80115ea:	7dbb      	ldrb	r3, [r7, #22]
 80115ec:	7dfa      	ldrb	r2, [r7, #23]
 80115ee:	6939      	ldr	r1, [r7, #16]
 80115f0:	6878      	ldr	r0, [r7, #4]
 80115f2:	f7ff feeb 	bl	80113cc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80115f6:	687a      	ldr	r2, [r7, #4]
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	3304      	adds	r3, #4
 80115fc:	6939      	ldr	r1, [r7, #16]
 80115fe:	6878      	ldr	r0, [r7, #4]
 8011600:	f7ff ff24 	bl	801144c <tcp_output_control_segment>
 8011604:	4603      	mov	r3, r0
 8011606:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d007      	beq.n	8011620 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	8b5b      	ldrh	r3, [r3, #26]
 8011614:	f043 0303 	orr.w	r3, r3, #3
 8011618:	b29a      	uxth	r2, r3
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	835a      	strh	r2, [r3, #26]
 801161e:	e006      	b.n	801162e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	8b5b      	ldrh	r3, [r3, #26]
 8011624:	f023 0303 	bic.w	r3, r3, #3
 8011628:	b29a      	uxth	r2, r3
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801162e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011632:	4618      	mov	r0, r3
 8011634:	371c      	adds	r7, #28
 8011636:	46bd      	mov	sp, r7
 8011638:	bd90      	pop	{r4, r7, pc}
 801163a:	bf00      	nop
 801163c:	0801af1c 	.word	0x0801af1c
 8011640:	0801b6d8 	.word	0x0801b6d8
 8011644:	0801af70 	.word	0x0801af70

08011648 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011648:	b590      	push	{r4, r7, lr}
 801164a:	b087      	sub	sp, #28
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011650:	2300      	movs	r3, #0
 8011652:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d106      	bne.n	8011668 <tcp_keepalive+0x20>
 801165a:	4b18      	ldr	r3, [pc, #96]	; (80116bc <tcp_keepalive+0x74>)
 801165c:	f640 0224 	movw	r2, #2084	; 0x824
 8011660:	4917      	ldr	r1, [pc, #92]	; (80116c0 <tcp_keepalive+0x78>)
 8011662:	4818      	ldr	r0, [pc, #96]	; (80116c4 <tcp_keepalive+0x7c>)
 8011664:	f005 fe42 	bl	80172ec <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011668:	7dfb      	ldrb	r3, [r7, #23]
 801166a:	b29c      	uxth	r4, r3
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011670:	3b01      	subs	r3, #1
 8011672:	4618      	mov	r0, r3
 8011674:	f7f9 f951 	bl	800a91a <lwip_htonl>
 8011678:	4603      	mov	r3, r0
 801167a:	2200      	movs	r2, #0
 801167c:	4621      	mov	r1, r4
 801167e:	6878      	ldr	r0, [r7, #4]
 8011680:	f7ff fe66 	bl	8011350 <tcp_output_alloc_header>
 8011684:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	2b00      	cmp	r3, #0
 801168a:	d102      	bne.n	8011692 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801168c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011690:	e010      	b.n	80116b4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011692:	7dfb      	ldrb	r3, [r7, #23]
 8011694:	2200      	movs	r2, #0
 8011696:	6939      	ldr	r1, [r7, #16]
 8011698:	6878      	ldr	r0, [r7, #4]
 801169a:	f7ff fe97 	bl	80113cc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801169e:	687a      	ldr	r2, [r7, #4]
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	3304      	adds	r3, #4
 80116a4:	6939      	ldr	r1, [r7, #16]
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f7ff fed0 	bl	801144c <tcp_output_control_segment>
 80116ac:	4603      	mov	r3, r0
 80116ae:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80116b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	371c      	adds	r7, #28
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd90      	pop	{r4, r7, pc}
 80116bc:	0801af1c 	.word	0x0801af1c
 80116c0:	0801b6f8 	.word	0x0801b6f8
 80116c4:	0801af70 	.word	0x0801af70

080116c8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80116c8:	b590      	push	{r4, r7, lr}
 80116ca:	b08b      	sub	sp, #44	; 0x2c
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80116d0:	2300      	movs	r3, #0
 80116d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d106      	bne.n	80116ea <tcp_zero_window_probe+0x22>
 80116dc:	4b4c      	ldr	r3, [pc, #304]	; (8011810 <tcp_zero_window_probe+0x148>)
 80116de:	f640 024f 	movw	r2, #2127	; 0x84f
 80116e2:	494c      	ldr	r1, [pc, #304]	; (8011814 <tcp_zero_window_probe+0x14c>)
 80116e4:	484c      	ldr	r0, [pc, #304]	; (8011818 <tcp_zero_window_probe+0x150>)
 80116e6:	f005 fe01 	bl	80172ec <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80116ee:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80116f0:	6a3b      	ldr	r3, [r7, #32]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d101      	bne.n	80116fa <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80116f6:	2300      	movs	r3, #0
 80116f8:	e086      	b.n	8011808 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011700:	2bff      	cmp	r3, #255	; 0xff
 8011702:	d007      	beq.n	8011714 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801170a:	3301      	adds	r3, #1
 801170c:	b2da      	uxtb	r2, r3
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011714:	6a3b      	ldr	r3, [r7, #32]
 8011716:	68db      	ldr	r3, [r3, #12]
 8011718:	899b      	ldrh	r3, [r3, #12]
 801171a:	b29b      	uxth	r3, r3
 801171c:	4618      	mov	r0, r3
 801171e:	f7f9 f8e7 	bl	800a8f0 <lwip_htons>
 8011722:	4603      	mov	r3, r0
 8011724:	b2db      	uxtb	r3, r3
 8011726:	f003 0301 	and.w	r3, r3, #1
 801172a:	2b00      	cmp	r3, #0
 801172c:	d005      	beq.n	801173a <tcp_zero_window_probe+0x72>
 801172e:	6a3b      	ldr	r3, [r7, #32]
 8011730:	891b      	ldrh	r3, [r3, #8]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d101      	bne.n	801173a <tcp_zero_window_probe+0x72>
 8011736:	2301      	movs	r3, #1
 8011738:	e000      	b.n	801173c <tcp_zero_window_probe+0x74>
 801173a:	2300      	movs	r3, #0
 801173c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801173e:	7ffb      	ldrb	r3, [r7, #31]
 8011740:	2b00      	cmp	r3, #0
 8011742:	bf0c      	ite	eq
 8011744:	2301      	moveq	r3, #1
 8011746:	2300      	movne	r3, #0
 8011748:	b2db      	uxtb	r3, r3
 801174a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801174c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011750:	b299      	uxth	r1, r3
 8011752:	6a3b      	ldr	r3, [r7, #32]
 8011754:	68db      	ldr	r3, [r3, #12]
 8011756:	685b      	ldr	r3, [r3, #4]
 8011758:	8bba      	ldrh	r2, [r7, #28]
 801175a:	6878      	ldr	r0, [r7, #4]
 801175c:	f7ff fdf8 	bl	8011350 <tcp_output_alloc_header>
 8011760:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d102      	bne.n	801176e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011768:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801176c:	e04c      	b.n	8011808 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801176e:	69bb      	ldr	r3, [r7, #24]
 8011770:	685b      	ldr	r3, [r3, #4]
 8011772:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011774:	7ffb      	ldrb	r3, [r7, #31]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d011      	beq.n	801179e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801177a:	697b      	ldr	r3, [r7, #20]
 801177c:	899b      	ldrh	r3, [r3, #12]
 801177e:	b29b      	uxth	r3, r3
 8011780:	b21b      	sxth	r3, r3
 8011782:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011786:	b21c      	sxth	r4, r3
 8011788:	2011      	movs	r0, #17
 801178a:	f7f9 f8b1 	bl	800a8f0 <lwip_htons>
 801178e:	4603      	mov	r3, r0
 8011790:	b21b      	sxth	r3, r3
 8011792:	4323      	orrs	r3, r4
 8011794:	b21b      	sxth	r3, r3
 8011796:	b29a      	uxth	r2, r3
 8011798:	697b      	ldr	r3, [r7, #20]
 801179a:	819a      	strh	r2, [r3, #12]
 801179c:	e010      	b.n	80117c0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801179e:	69bb      	ldr	r3, [r7, #24]
 80117a0:	685b      	ldr	r3, [r3, #4]
 80117a2:	3314      	adds	r3, #20
 80117a4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80117a6:	6a3b      	ldr	r3, [r7, #32]
 80117a8:	6858      	ldr	r0, [r3, #4]
 80117aa:	6a3b      	ldr	r3, [r7, #32]
 80117ac:	685b      	ldr	r3, [r3, #4]
 80117ae:	891a      	ldrh	r2, [r3, #8]
 80117b0:	6a3b      	ldr	r3, [r7, #32]
 80117b2:	891b      	ldrh	r3, [r3, #8]
 80117b4:	1ad3      	subs	r3, r2, r3
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	2201      	movs	r2, #1
 80117ba:	6939      	ldr	r1, [r7, #16]
 80117bc:	f7fa fe56 	bl	800c46c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80117c0:	6a3b      	ldr	r3, [r7, #32]
 80117c2:	68db      	ldr	r3, [r3, #12]
 80117c4:	685b      	ldr	r3, [r3, #4]
 80117c6:	4618      	mov	r0, r3
 80117c8:	f7f9 f8a7 	bl	800a91a <lwip_htonl>
 80117cc:	4603      	mov	r3, r0
 80117ce:	3301      	adds	r3, #1
 80117d0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	1ad3      	subs	r3, r2, r3
 80117da:	2b00      	cmp	r3, #0
 80117dc:	da02      	bge.n	80117e4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	68fa      	ldr	r2, [r7, #12]
 80117e2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80117e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117e8:	2200      	movs	r2, #0
 80117ea:	69b9      	ldr	r1, [r7, #24]
 80117ec:	6878      	ldr	r0, [r7, #4]
 80117ee:	f7ff fded 	bl	80113cc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80117f2:	687a      	ldr	r2, [r7, #4]
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	3304      	adds	r3, #4
 80117f8:	69b9      	ldr	r1, [r7, #24]
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f7ff fe26 	bl	801144c <tcp_output_control_segment>
 8011800:	4603      	mov	r3, r0
 8011802:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011804:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011808:	4618      	mov	r0, r3
 801180a:	372c      	adds	r7, #44	; 0x2c
 801180c:	46bd      	mov	sp, r7
 801180e:	bd90      	pop	{r4, r7, pc}
 8011810:	0801af1c 	.word	0x0801af1c
 8011814:	0801b714 	.word	0x0801b714
 8011818:	0801af70 	.word	0x0801af70

0801181c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b082      	sub	sp, #8
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8011824:	f7fa ff10 	bl	800c648 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8011828:	4b0a      	ldr	r3, [pc, #40]	; (8011854 <tcpip_tcp_timer+0x38>)
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d103      	bne.n	8011838 <tcpip_tcp_timer+0x1c>
 8011830:	4b09      	ldr	r3, [pc, #36]	; (8011858 <tcpip_tcp_timer+0x3c>)
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d005      	beq.n	8011844 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011838:	2200      	movs	r2, #0
 801183a:	4908      	ldr	r1, [pc, #32]	; (801185c <tcpip_tcp_timer+0x40>)
 801183c:	20fa      	movs	r0, #250	; 0xfa
 801183e:	f000 f8f3 	bl	8011a28 <sys_timeout>
 8011842:	e003      	b.n	801184c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8011844:	4b06      	ldr	r3, [pc, #24]	; (8011860 <tcpip_tcp_timer+0x44>)
 8011846:	2200      	movs	r2, #0
 8011848:	601a      	str	r2, [r3, #0]
  }
}
 801184a:	bf00      	nop
 801184c:	bf00      	nop
 801184e:	3708      	adds	r7, #8
 8011850:	46bd      	mov	sp, r7
 8011852:	bd80      	pop	{r7, pc}
 8011854:	20012cb0 	.word	0x20012cb0
 8011858:	20012cc0 	.word	0x20012cc0
 801185c:	0801181d 	.word	0x0801181d
 8011860:	20004bb0 	.word	0x20004bb0

08011864 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8011868:	4b0a      	ldr	r3, [pc, #40]	; (8011894 <tcp_timer_needed+0x30>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d10f      	bne.n	8011890 <tcp_timer_needed+0x2c>
 8011870:	4b09      	ldr	r3, [pc, #36]	; (8011898 <tcp_timer_needed+0x34>)
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d103      	bne.n	8011880 <tcp_timer_needed+0x1c>
 8011878:	4b08      	ldr	r3, [pc, #32]	; (801189c <tcp_timer_needed+0x38>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d007      	beq.n	8011890 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8011880:	4b04      	ldr	r3, [pc, #16]	; (8011894 <tcp_timer_needed+0x30>)
 8011882:	2201      	movs	r2, #1
 8011884:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011886:	2200      	movs	r2, #0
 8011888:	4905      	ldr	r1, [pc, #20]	; (80118a0 <tcp_timer_needed+0x3c>)
 801188a:	20fa      	movs	r0, #250	; 0xfa
 801188c:	f000 f8cc 	bl	8011a28 <sys_timeout>
  }
}
 8011890:	bf00      	nop
 8011892:	bd80      	pop	{r7, pc}
 8011894:	20004bb0 	.word	0x20004bb0
 8011898:	20012cb0 	.word	0x20012cb0
 801189c:	20012cc0 	.word	0x20012cc0
 80118a0:	0801181d 	.word	0x0801181d

080118a4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b086      	sub	sp, #24
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80118b0:	200a      	movs	r0, #10
 80118b2:	f7f9 fcd3 	bl	800b25c <memp_malloc>
 80118b6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80118b8:	693b      	ldr	r3, [r7, #16]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d109      	bne.n	80118d2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80118be:	693b      	ldr	r3, [r7, #16]
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d151      	bne.n	8011968 <sys_timeout_abs+0xc4>
 80118c4:	4b2a      	ldr	r3, [pc, #168]	; (8011970 <sys_timeout_abs+0xcc>)
 80118c6:	22be      	movs	r2, #190	; 0xbe
 80118c8:	492a      	ldr	r1, [pc, #168]	; (8011974 <sys_timeout_abs+0xd0>)
 80118ca:	482b      	ldr	r0, [pc, #172]	; (8011978 <sys_timeout_abs+0xd4>)
 80118cc:	f005 fd0e 	bl	80172ec <iprintf>
    return;
 80118d0:	e04a      	b.n	8011968 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80118d2:	693b      	ldr	r3, [r7, #16]
 80118d4:	2200      	movs	r2, #0
 80118d6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	68ba      	ldr	r2, [r7, #8]
 80118dc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80118de:	693b      	ldr	r3, [r7, #16]
 80118e0:	687a      	ldr	r2, [r7, #4]
 80118e2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80118e4:	693b      	ldr	r3, [r7, #16]
 80118e6:	68fa      	ldr	r2, [r7, #12]
 80118e8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80118ea:	4b24      	ldr	r3, [pc, #144]	; (801197c <sys_timeout_abs+0xd8>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d103      	bne.n	80118fa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80118f2:	4a22      	ldr	r2, [pc, #136]	; (801197c <sys_timeout_abs+0xd8>)
 80118f4:	693b      	ldr	r3, [r7, #16]
 80118f6:	6013      	str	r3, [r2, #0]
    return;
 80118f8:	e037      	b.n	801196a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80118fa:	693b      	ldr	r3, [r7, #16]
 80118fc:	685a      	ldr	r2, [r3, #4]
 80118fe:	4b1f      	ldr	r3, [pc, #124]	; (801197c <sys_timeout_abs+0xd8>)
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	685b      	ldr	r3, [r3, #4]
 8011904:	1ad3      	subs	r3, r2, r3
 8011906:	0fdb      	lsrs	r3, r3, #31
 8011908:	f003 0301 	and.w	r3, r3, #1
 801190c:	b2db      	uxtb	r3, r3
 801190e:	2b00      	cmp	r3, #0
 8011910:	d007      	beq.n	8011922 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8011912:	4b1a      	ldr	r3, [pc, #104]	; (801197c <sys_timeout_abs+0xd8>)
 8011914:	681a      	ldr	r2, [r3, #0]
 8011916:	693b      	ldr	r3, [r7, #16]
 8011918:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801191a:	4a18      	ldr	r2, [pc, #96]	; (801197c <sys_timeout_abs+0xd8>)
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	6013      	str	r3, [r2, #0]
 8011920:	e023      	b.n	801196a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8011922:	4b16      	ldr	r3, [pc, #88]	; (801197c <sys_timeout_abs+0xd8>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	617b      	str	r3, [r7, #20]
 8011928:	e01a      	b.n	8011960 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801192a:	697b      	ldr	r3, [r7, #20]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d00b      	beq.n	801194a <sys_timeout_abs+0xa6>
 8011932:	693b      	ldr	r3, [r7, #16]
 8011934:	685a      	ldr	r2, [r3, #4]
 8011936:	697b      	ldr	r3, [r7, #20]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	685b      	ldr	r3, [r3, #4]
 801193c:	1ad3      	subs	r3, r2, r3
 801193e:	0fdb      	lsrs	r3, r3, #31
 8011940:	f003 0301 	and.w	r3, r3, #1
 8011944:	b2db      	uxtb	r3, r3
 8011946:	2b00      	cmp	r3, #0
 8011948:	d007      	beq.n	801195a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801194a:	697b      	ldr	r3, [r7, #20]
 801194c:	681a      	ldr	r2, [r3, #0]
 801194e:	693b      	ldr	r3, [r7, #16]
 8011950:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8011952:	697b      	ldr	r3, [r7, #20]
 8011954:	693a      	ldr	r2, [r7, #16]
 8011956:	601a      	str	r2, [r3, #0]
        break;
 8011958:	e007      	b.n	801196a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801195a:	697b      	ldr	r3, [r7, #20]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	617b      	str	r3, [r7, #20]
 8011960:	697b      	ldr	r3, [r7, #20]
 8011962:	2b00      	cmp	r3, #0
 8011964:	d1e1      	bne.n	801192a <sys_timeout_abs+0x86>
 8011966:	e000      	b.n	801196a <sys_timeout_abs+0xc6>
    return;
 8011968:	bf00      	nop
      }
    }
  }
}
 801196a:	3718      	adds	r7, #24
 801196c:	46bd      	mov	sp, r7
 801196e:	bd80      	pop	{r7, pc}
 8011970:	0801b738 	.word	0x0801b738
 8011974:	0801b76c 	.word	0x0801b76c
 8011978:	0801b7ac 	.word	0x0801b7ac
 801197c:	20004ba8 	.word	0x20004ba8

08011980 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8011980:	b580      	push	{r7, lr}
 8011982:	b086      	sub	sp, #24
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801198c:	697b      	ldr	r3, [r7, #20]
 801198e:	685b      	ldr	r3, [r3, #4]
 8011990:	4798      	blx	r3

  now = sys_now();
 8011992:	f7f4 fe0d 	bl	80065b0 <sys_now>
 8011996:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8011998:	697b      	ldr	r3, [r7, #20]
 801199a:	681a      	ldr	r2, [r3, #0]
 801199c:	4b0f      	ldr	r3, [pc, #60]	; (80119dc <lwip_cyclic_timer+0x5c>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	4413      	add	r3, r2
 80119a2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80119a4:	68fa      	ldr	r2, [r7, #12]
 80119a6:	693b      	ldr	r3, [r7, #16]
 80119a8:	1ad3      	subs	r3, r2, r3
 80119aa:	0fdb      	lsrs	r3, r3, #31
 80119ac:	f003 0301 	and.w	r3, r3, #1
 80119b0:	b2db      	uxtb	r3, r3
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d009      	beq.n	80119ca <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80119b6:	697b      	ldr	r3, [r7, #20]
 80119b8:	681a      	ldr	r2, [r3, #0]
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	4413      	add	r3, r2
 80119be:	687a      	ldr	r2, [r7, #4]
 80119c0:	4907      	ldr	r1, [pc, #28]	; (80119e0 <lwip_cyclic_timer+0x60>)
 80119c2:	4618      	mov	r0, r3
 80119c4:	f7ff ff6e 	bl	80118a4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80119c8:	e004      	b.n	80119d4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80119ca:	687a      	ldr	r2, [r7, #4]
 80119cc:	4904      	ldr	r1, [pc, #16]	; (80119e0 <lwip_cyclic_timer+0x60>)
 80119ce:	68f8      	ldr	r0, [r7, #12]
 80119d0:	f7ff ff68 	bl	80118a4 <sys_timeout_abs>
}
 80119d4:	bf00      	nop
 80119d6:	3718      	adds	r7, #24
 80119d8:	46bd      	mov	sp, r7
 80119da:	bd80      	pop	{r7, pc}
 80119dc:	20004bac 	.word	0x20004bac
 80119e0:	08011981 	.word	0x08011981

080119e4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b082      	sub	sp, #8
 80119e8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80119ea:	2301      	movs	r3, #1
 80119ec:	607b      	str	r3, [r7, #4]
 80119ee:	e00e      	b.n	8011a0e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80119f0:	4a0b      	ldr	r2, [pc, #44]	; (8011a20 <sys_timeouts_init+0x3c>)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	00db      	lsls	r3, r3, #3
 80119fc:	4a08      	ldr	r2, [pc, #32]	; (8011a20 <sys_timeouts_init+0x3c>)
 80119fe:	4413      	add	r3, r2
 8011a00:	461a      	mov	r2, r3
 8011a02:	4908      	ldr	r1, [pc, #32]	; (8011a24 <sys_timeouts_init+0x40>)
 8011a04:	f000 f810 	bl	8011a28 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	3301      	adds	r3, #1
 8011a0c:	607b      	str	r3, [r7, #4]
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2b04      	cmp	r3, #4
 8011a12:	d9ed      	bls.n	80119f0 <sys_timeouts_init+0xc>
  }
}
 8011a14:	bf00      	nop
 8011a16:	bf00      	nop
 8011a18:	3708      	adds	r7, #8
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd80      	pop	{r7, pc}
 8011a1e:	bf00      	nop
 8011a20:	0801c770 	.word	0x0801c770
 8011a24:	08011981 	.word	0x08011981

08011a28 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b086      	sub	sp, #24
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	60f8      	str	r0, [r7, #12]
 8011a30:	60b9      	str	r1, [r7, #8]
 8011a32:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011a3a:	d306      	bcc.n	8011a4a <sys_timeout+0x22>
 8011a3c:	4b0a      	ldr	r3, [pc, #40]	; (8011a68 <sys_timeout+0x40>)
 8011a3e:	f240 1229 	movw	r2, #297	; 0x129
 8011a42:	490a      	ldr	r1, [pc, #40]	; (8011a6c <sys_timeout+0x44>)
 8011a44:	480a      	ldr	r0, [pc, #40]	; (8011a70 <sys_timeout+0x48>)
 8011a46:	f005 fc51 	bl	80172ec <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8011a4a:	f7f4 fdb1 	bl	80065b0 <sys_now>
 8011a4e:	4602      	mov	r2, r0
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	4413      	add	r3, r2
 8011a54:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8011a56:	687a      	ldr	r2, [r7, #4]
 8011a58:	68b9      	ldr	r1, [r7, #8]
 8011a5a:	6978      	ldr	r0, [r7, #20]
 8011a5c:	f7ff ff22 	bl	80118a4 <sys_timeout_abs>
#endif
}
 8011a60:	bf00      	nop
 8011a62:	3718      	adds	r7, #24
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}
 8011a68:	0801b738 	.word	0x0801b738
 8011a6c:	0801b7d4 	.word	0x0801b7d4
 8011a70:	0801b7ac 	.word	0x0801b7ac

08011a74 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b084      	sub	sp, #16
 8011a78:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8011a7a:	f7f4 fd99 	bl	80065b0 <sys_now>
 8011a7e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8011a80:	4b17      	ldr	r3, [pc, #92]	; (8011ae0 <sys_check_timeouts+0x6c>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8011a86:	68bb      	ldr	r3, [r7, #8]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d022      	beq.n	8011ad2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8011a8c:	68bb      	ldr	r3, [r7, #8]
 8011a8e:	685b      	ldr	r3, [r3, #4]
 8011a90:	68fa      	ldr	r2, [r7, #12]
 8011a92:	1ad3      	subs	r3, r2, r3
 8011a94:	0fdb      	lsrs	r3, r3, #31
 8011a96:	f003 0301 	and.w	r3, r3, #1
 8011a9a:	b2db      	uxtb	r3, r3
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d11a      	bne.n	8011ad6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8011aa0:	68bb      	ldr	r3, [r7, #8]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	4a0e      	ldr	r2, [pc, #56]	; (8011ae0 <sys_check_timeouts+0x6c>)
 8011aa6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	689b      	ldr	r3, [r3, #8]
 8011aac:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8011aae:	68bb      	ldr	r3, [r7, #8]
 8011ab0:	68db      	ldr	r3, [r3, #12]
 8011ab2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8011ab4:	68bb      	ldr	r3, [r7, #8]
 8011ab6:	685b      	ldr	r3, [r3, #4]
 8011ab8:	4a0a      	ldr	r2, [pc, #40]	; (8011ae4 <sys_check_timeouts+0x70>)
 8011aba:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8011abc:	68b9      	ldr	r1, [r7, #8]
 8011abe:	200a      	movs	r0, #10
 8011ac0:	f7f9 fc1e 	bl	800b300 <memp_free>
    if (handler != NULL) {
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d0da      	beq.n	8011a80 <sys_check_timeouts+0xc>
      handler(arg);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	6838      	ldr	r0, [r7, #0]
 8011ace:	4798      	blx	r3
  do {
 8011ad0:	e7d6      	b.n	8011a80 <sys_check_timeouts+0xc>
      return;
 8011ad2:	bf00      	nop
 8011ad4:	e000      	b.n	8011ad8 <sys_check_timeouts+0x64>
      return;
 8011ad6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8011ad8:	3710      	adds	r7, #16
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}
 8011ade:	bf00      	nop
 8011ae0:	20004ba8 	.word	0x20004ba8
 8011ae4:	20004bac 	.word	0x20004bac

08011ae8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b082      	sub	sp, #8
 8011aec:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8011aee:	4b16      	ldr	r3, [pc, #88]	; (8011b48 <sys_timeouts_sleeptime+0x60>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d102      	bne.n	8011afc <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8011af6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011afa:	e020      	b.n	8011b3e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8011afc:	f7f4 fd58 	bl	80065b0 <sys_now>
 8011b00:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8011b02:	4b11      	ldr	r3, [pc, #68]	; (8011b48 <sys_timeouts_sleeptime+0x60>)
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	685a      	ldr	r2, [r3, #4]
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	1ad3      	subs	r3, r2, r3
 8011b0c:	0fdb      	lsrs	r3, r3, #31
 8011b0e:	f003 0301 	and.w	r3, r3, #1
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d001      	beq.n	8011b1c <sys_timeouts_sleeptime+0x34>
    return 0;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	e010      	b.n	8011b3e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8011b1c:	4b0a      	ldr	r3, [pc, #40]	; (8011b48 <sys_timeouts_sleeptime+0x60>)
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	685a      	ldr	r2, [r3, #4]
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	1ad3      	subs	r3, r2, r3
 8011b26:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8011b28:	683b      	ldr	r3, [r7, #0]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	da06      	bge.n	8011b3c <sys_timeouts_sleeptime+0x54>
 8011b2e:	4b07      	ldr	r3, [pc, #28]	; (8011b4c <sys_timeouts_sleeptime+0x64>)
 8011b30:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8011b34:	4906      	ldr	r1, [pc, #24]	; (8011b50 <sys_timeouts_sleeptime+0x68>)
 8011b36:	4807      	ldr	r0, [pc, #28]	; (8011b54 <sys_timeouts_sleeptime+0x6c>)
 8011b38:	f005 fbd8 	bl	80172ec <iprintf>
    return ret;
 8011b3c:	683b      	ldr	r3, [r7, #0]
  }
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	3708      	adds	r7, #8
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}
 8011b46:	bf00      	nop
 8011b48:	20004ba8 	.word	0x20004ba8
 8011b4c:	0801b738 	.word	0x0801b738
 8011b50:	0801b80c 	.word	0x0801b80c
 8011b54:	0801b7ac 	.word	0x0801b7ac

08011b58 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011b5c:	f005 fbde 	bl	801731c <rand>
 8011b60:	4603      	mov	r3, r0
 8011b62:	b29b      	uxth	r3, r3
 8011b64:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011b68:	b29b      	uxth	r3, r3
 8011b6a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8011b6e:	b29a      	uxth	r2, r3
 8011b70:	4b01      	ldr	r3, [pc, #4]	; (8011b78 <udp_init+0x20>)
 8011b72:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011b74:	bf00      	nop
 8011b76:	bd80      	pop	{r7, pc}
 8011b78:	20000018 	.word	0x20000018

08011b7c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8011b7c:	b480      	push	{r7}
 8011b7e:	b083      	sub	sp, #12
 8011b80:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8011b82:	2300      	movs	r3, #0
 8011b84:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8011b86:	4b17      	ldr	r3, [pc, #92]	; (8011be4 <udp_new_port+0x68>)
 8011b88:	881b      	ldrh	r3, [r3, #0]
 8011b8a:	1c5a      	adds	r2, r3, #1
 8011b8c:	b291      	uxth	r1, r2
 8011b8e:	4a15      	ldr	r2, [pc, #84]	; (8011be4 <udp_new_port+0x68>)
 8011b90:	8011      	strh	r1, [r2, #0]
 8011b92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011b96:	4293      	cmp	r3, r2
 8011b98:	d103      	bne.n	8011ba2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8011b9a:	4b12      	ldr	r3, [pc, #72]	; (8011be4 <udp_new_port+0x68>)
 8011b9c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8011ba0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ba2:	4b11      	ldr	r3, [pc, #68]	; (8011be8 <udp_new_port+0x6c>)
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	603b      	str	r3, [r7, #0]
 8011ba8:	e011      	b.n	8011bce <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8011baa:	683b      	ldr	r3, [r7, #0]
 8011bac:	8a5a      	ldrh	r2, [r3, #18]
 8011bae:	4b0d      	ldr	r3, [pc, #52]	; (8011be4 <udp_new_port+0x68>)
 8011bb0:	881b      	ldrh	r3, [r3, #0]
 8011bb2:	429a      	cmp	r2, r3
 8011bb4:	d108      	bne.n	8011bc8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8011bb6:	88fb      	ldrh	r3, [r7, #6]
 8011bb8:	3301      	adds	r3, #1
 8011bba:	80fb      	strh	r3, [r7, #6]
 8011bbc:	88fb      	ldrh	r3, [r7, #6]
 8011bbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011bc2:	d3e0      	bcc.n	8011b86 <udp_new_port+0xa>
        return 0;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	e007      	b.n	8011bd8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011bc8:	683b      	ldr	r3, [r7, #0]
 8011bca:	68db      	ldr	r3, [r3, #12]
 8011bcc:	603b      	str	r3, [r7, #0]
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d1ea      	bne.n	8011baa <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8011bd4:	4b03      	ldr	r3, [pc, #12]	; (8011be4 <udp_new_port+0x68>)
 8011bd6:	881b      	ldrh	r3, [r3, #0]
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	370c      	adds	r7, #12
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be2:	4770      	bx	lr
 8011be4:	20000018 	.word	0x20000018
 8011be8:	20012cc8 	.word	0x20012cc8

08011bec <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b084      	sub	sp, #16
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	4613      	mov	r3, r2
 8011bf8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d105      	bne.n	8011c0c <udp_input_local_match+0x20>
 8011c00:	4b27      	ldr	r3, [pc, #156]	; (8011ca0 <udp_input_local_match+0xb4>)
 8011c02:	2287      	movs	r2, #135	; 0x87
 8011c04:	4927      	ldr	r1, [pc, #156]	; (8011ca4 <udp_input_local_match+0xb8>)
 8011c06:	4828      	ldr	r0, [pc, #160]	; (8011ca8 <udp_input_local_match+0xbc>)
 8011c08:	f005 fb70 	bl	80172ec <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8011c0c:	68bb      	ldr	r3, [r7, #8]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d105      	bne.n	8011c1e <udp_input_local_match+0x32>
 8011c12:	4b23      	ldr	r3, [pc, #140]	; (8011ca0 <udp_input_local_match+0xb4>)
 8011c14:	2288      	movs	r2, #136	; 0x88
 8011c16:	4925      	ldr	r1, [pc, #148]	; (8011cac <udp_input_local_match+0xc0>)
 8011c18:	4823      	ldr	r0, [pc, #140]	; (8011ca8 <udp_input_local_match+0xbc>)
 8011c1a:	f005 fb67 	bl	80172ec <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	7a1b      	ldrb	r3, [r3, #8]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d00b      	beq.n	8011c3e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	7a1a      	ldrb	r2, [r3, #8]
 8011c2a:	4b21      	ldr	r3, [pc, #132]	; (8011cb0 <udp_input_local_match+0xc4>)
 8011c2c:	685b      	ldr	r3, [r3, #4]
 8011c2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011c32:	3301      	adds	r3, #1
 8011c34:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d001      	beq.n	8011c3e <udp_input_local_match+0x52>
    return 0;
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	e02b      	b.n	8011c96 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011c3e:	79fb      	ldrb	r3, [r7, #7]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d018      	beq.n	8011c76 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d013      	beq.n	8011c72 <udp_input_local_match+0x86>
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d00f      	beq.n	8011c72 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011c52:	4b17      	ldr	r3, [pc, #92]	; (8011cb0 <udp_input_local_match+0xc4>)
 8011c54:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011c56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011c5a:	d00a      	beq.n	8011c72 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	681a      	ldr	r2, [r3, #0]
 8011c60:	4b13      	ldr	r3, [pc, #76]	; (8011cb0 <udp_input_local_match+0xc4>)
 8011c62:	695b      	ldr	r3, [r3, #20]
 8011c64:	405a      	eors	r2, r3
 8011c66:	68bb      	ldr	r3, [r7, #8]
 8011c68:	3308      	adds	r3, #8
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d110      	bne.n	8011c94 <udp_input_local_match+0xa8>
          return 1;
 8011c72:	2301      	movs	r3, #1
 8011c74:	e00f      	b.n	8011c96 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d009      	beq.n	8011c90 <udp_input_local_match+0xa4>
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d005      	beq.n	8011c90 <udp_input_local_match+0xa4>
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	681a      	ldr	r2, [r3, #0]
 8011c88:	4b09      	ldr	r3, [pc, #36]	; (8011cb0 <udp_input_local_match+0xc4>)
 8011c8a:	695b      	ldr	r3, [r3, #20]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d101      	bne.n	8011c94 <udp_input_local_match+0xa8>
        return 1;
 8011c90:	2301      	movs	r3, #1
 8011c92:	e000      	b.n	8011c96 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8011c94:	2300      	movs	r3, #0
}
 8011c96:	4618      	mov	r0, r3
 8011c98:	3710      	adds	r7, #16
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}
 8011c9e:	bf00      	nop
 8011ca0:	0801b820 	.word	0x0801b820
 8011ca4:	0801b850 	.word	0x0801b850
 8011ca8:	0801b874 	.word	0x0801b874
 8011cac:	0801b89c 	.word	0x0801b89c
 8011cb0:	2000f57c 	.word	0x2000f57c

08011cb4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8011cb4:	b590      	push	{r4, r7, lr}
 8011cb6:	b08d      	sub	sp, #52	; 0x34
 8011cb8:	af02      	add	r7, sp, #8
 8011cba:	6078      	str	r0, [r7, #4]
 8011cbc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d105      	bne.n	8011cd4 <udp_input+0x20>
 8011cc8:	4b7c      	ldr	r3, [pc, #496]	; (8011ebc <udp_input+0x208>)
 8011cca:	22cf      	movs	r2, #207	; 0xcf
 8011ccc:	497c      	ldr	r1, [pc, #496]	; (8011ec0 <udp_input+0x20c>)
 8011cce:	487d      	ldr	r0, [pc, #500]	; (8011ec4 <udp_input+0x210>)
 8011cd0:	f005 fb0c 	bl	80172ec <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8011cd4:	683b      	ldr	r3, [r7, #0]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d105      	bne.n	8011ce6 <udp_input+0x32>
 8011cda:	4b78      	ldr	r3, [pc, #480]	; (8011ebc <udp_input+0x208>)
 8011cdc:	22d0      	movs	r2, #208	; 0xd0
 8011cde:	497a      	ldr	r1, [pc, #488]	; (8011ec8 <udp_input+0x214>)
 8011ce0:	4878      	ldr	r0, [pc, #480]	; (8011ec4 <udp_input+0x210>)
 8011ce2:	f005 fb03 	bl	80172ec <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	895b      	ldrh	r3, [r3, #10]
 8011cea:	2b07      	cmp	r3, #7
 8011cec:	d803      	bhi.n	8011cf6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8011cee:	6878      	ldr	r0, [r7, #4]
 8011cf0:	f7fa f9b6 	bl	800c060 <pbuf_free>
    goto end;
 8011cf4:	e0de      	b.n	8011eb4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	685b      	ldr	r3, [r3, #4]
 8011cfa:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8011cfc:	4b73      	ldr	r3, [pc, #460]	; (8011ecc <udp_input+0x218>)
 8011cfe:	695b      	ldr	r3, [r3, #20]
 8011d00:	4a72      	ldr	r2, [pc, #456]	; (8011ecc <udp_input+0x218>)
 8011d02:	6812      	ldr	r2, [r2, #0]
 8011d04:	4611      	mov	r1, r2
 8011d06:	4618      	mov	r0, r3
 8011d08:	f003 fe08 	bl	801591c <ip4_addr_isbroadcast_u32>
 8011d0c:	4603      	mov	r3, r0
 8011d0e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	881b      	ldrh	r3, [r3, #0]
 8011d14:	b29b      	uxth	r3, r3
 8011d16:	4618      	mov	r0, r3
 8011d18:	f7f8 fdea 	bl	800a8f0 <lwip_htons>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8011d20:	697b      	ldr	r3, [r7, #20]
 8011d22:	885b      	ldrh	r3, [r3, #2]
 8011d24:	b29b      	uxth	r3, r3
 8011d26:	4618      	mov	r0, r3
 8011d28:	f7f8 fde2 	bl	800a8f0 <lwip_htons>
 8011d2c:	4603      	mov	r3, r0
 8011d2e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8011d30:	2300      	movs	r3, #0
 8011d32:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8011d34:	2300      	movs	r3, #0
 8011d36:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d3c:	4b64      	ldr	r3, [pc, #400]	; (8011ed0 <udp_input+0x21c>)
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	627b      	str	r3, [r7, #36]	; 0x24
 8011d42:	e054      	b.n	8011dee <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8011d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d46:	8a5b      	ldrh	r3, [r3, #18]
 8011d48:	89fa      	ldrh	r2, [r7, #14]
 8011d4a:	429a      	cmp	r2, r3
 8011d4c:	d14a      	bne.n	8011de4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8011d4e:	7cfb      	ldrb	r3, [r7, #19]
 8011d50:	461a      	mov	r2, r3
 8011d52:	6839      	ldr	r1, [r7, #0]
 8011d54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011d56:	f7ff ff49 	bl	8011bec <udp_input_local_match>
 8011d5a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d041      	beq.n	8011de4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8011d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d62:	7c1b      	ldrb	r3, [r3, #16]
 8011d64:	f003 0304 	and.w	r3, r3, #4
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d11d      	bne.n	8011da8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8011d6c:	69fb      	ldr	r3, [r7, #28]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d102      	bne.n	8011d78 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8011d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d74:	61fb      	str	r3, [r7, #28]
 8011d76:	e017      	b.n	8011da8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8011d78:	7cfb      	ldrb	r3, [r7, #19]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d014      	beq.n	8011da8 <udp_input+0xf4>
 8011d7e:	4b53      	ldr	r3, [pc, #332]	; (8011ecc <udp_input+0x218>)
 8011d80:	695b      	ldr	r3, [r3, #20]
 8011d82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011d86:	d10f      	bne.n	8011da8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8011d88:	69fb      	ldr	r3, [r7, #28]
 8011d8a:	681a      	ldr	r2, [r3, #0]
 8011d8c:	683b      	ldr	r3, [r7, #0]
 8011d8e:	3304      	adds	r3, #4
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	429a      	cmp	r2, r3
 8011d94:	d008      	beq.n	8011da8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8011d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d98:	681a      	ldr	r2, [r3, #0]
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	3304      	adds	r3, #4
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	429a      	cmp	r2, r3
 8011da2:	d101      	bne.n	8011da8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8011da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011da6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8011da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011daa:	8a9b      	ldrh	r3, [r3, #20]
 8011dac:	8a3a      	ldrh	r2, [r7, #16]
 8011dae:	429a      	cmp	r2, r3
 8011db0:	d118      	bne.n	8011de4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011db4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d005      	beq.n	8011dc6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dbc:	685a      	ldr	r2, [r3, #4]
 8011dbe:	4b43      	ldr	r3, [pc, #268]	; (8011ecc <udp_input+0x218>)
 8011dc0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	d10e      	bne.n	8011de4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011dc6:	6a3b      	ldr	r3, [r7, #32]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d014      	beq.n	8011df6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8011dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dce:	68da      	ldr	r2, [r3, #12]
 8011dd0:	6a3b      	ldr	r3, [r7, #32]
 8011dd2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8011dd4:	4b3e      	ldr	r3, [pc, #248]	; (8011ed0 <udp_input+0x21c>)
 8011dd6:	681a      	ldr	r2, [r3, #0]
 8011dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dda:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8011ddc:	4a3c      	ldr	r2, [pc, #240]	; (8011ed0 <udp_input+0x21c>)
 8011dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8011de2:	e008      	b.n	8011df6 <udp_input+0x142>
      }
    }

    prev = pcb;
 8011de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dea:	68db      	ldr	r3, [r3, #12]
 8011dec:	627b      	str	r3, [r7, #36]	; 0x24
 8011dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d1a7      	bne.n	8011d44 <udp_input+0x90>
 8011df4:	e000      	b.n	8011df8 <udp_input+0x144>
        break;
 8011df6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8011df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d101      	bne.n	8011e02 <udp_input+0x14e>
    pcb = uncon_pcb;
 8011dfe:	69fb      	ldr	r3, [r7, #28]
 8011e00:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8011e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d002      	beq.n	8011e0e <udp_input+0x15a>
    for_us = 1;
 8011e08:	2301      	movs	r3, #1
 8011e0a:	76fb      	strb	r3, [r7, #27]
 8011e0c:	e00a      	b.n	8011e24 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8011e0e:	683b      	ldr	r3, [r7, #0]
 8011e10:	3304      	adds	r3, #4
 8011e12:	681a      	ldr	r2, [r3, #0]
 8011e14:	4b2d      	ldr	r3, [pc, #180]	; (8011ecc <udp_input+0x218>)
 8011e16:	695b      	ldr	r3, [r3, #20]
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	bf0c      	ite	eq
 8011e1c:	2301      	moveq	r3, #1
 8011e1e:	2300      	movne	r3, #0
 8011e20:	b2db      	uxtb	r3, r3
 8011e22:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8011e24:	7efb      	ldrb	r3, [r7, #27]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d041      	beq.n	8011eae <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8011e2a:	2108      	movs	r1, #8
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f7fa f891 	bl	800bf54 <pbuf_remove_header>
 8011e32:	4603      	mov	r3, r0
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d00a      	beq.n	8011e4e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8011e38:	4b20      	ldr	r3, [pc, #128]	; (8011ebc <udp_input+0x208>)
 8011e3a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8011e3e:	4925      	ldr	r1, [pc, #148]	; (8011ed4 <udp_input+0x220>)
 8011e40:	4820      	ldr	r0, [pc, #128]	; (8011ec4 <udp_input+0x210>)
 8011e42:	f005 fa53 	bl	80172ec <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f7fa f90a 	bl	800c060 <pbuf_free>
      goto end;
 8011e4c:	e032      	b.n	8011eb4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8011e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d012      	beq.n	8011e7a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8011e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e56:	699b      	ldr	r3, [r3, #24]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d00a      	beq.n	8011e72 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8011e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e5e:	699c      	ldr	r4, [r3, #24]
 8011e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e62:	69d8      	ldr	r0, [r3, #28]
 8011e64:	8a3b      	ldrh	r3, [r7, #16]
 8011e66:	9300      	str	r3, [sp, #0]
 8011e68:	4b1b      	ldr	r3, [pc, #108]	; (8011ed8 <udp_input+0x224>)
 8011e6a:	687a      	ldr	r2, [r7, #4]
 8011e6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011e6e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8011e70:	e021      	b.n	8011eb6 <udp_input+0x202>
        pbuf_free(p);
 8011e72:	6878      	ldr	r0, [r7, #4]
 8011e74:	f7fa f8f4 	bl	800c060 <pbuf_free>
        goto end;
 8011e78:	e01c      	b.n	8011eb4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8011e7a:	7cfb      	ldrb	r3, [r7, #19]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d112      	bne.n	8011ea6 <udp_input+0x1f2>
 8011e80:	4b12      	ldr	r3, [pc, #72]	; (8011ecc <udp_input+0x218>)
 8011e82:	695b      	ldr	r3, [r3, #20]
 8011e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011e88:	2be0      	cmp	r3, #224	; 0xe0
 8011e8a:	d00c      	beq.n	8011ea6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8011e8c:	4b0f      	ldr	r3, [pc, #60]	; (8011ecc <udp_input+0x218>)
 8011e8e:	899b      	ldrh	r3, [r3, #12]
 8011e90:	3308      	adds	r3, #8
 8011e92:	b29b      	uxth	r3, r3
 8011e94:	b21b      	sxth	r3, r3
 8011e96:	4619      	mov	r1, r3
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f7fa f8ce 	bl	800c03a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8011e9e:	2103      	movs	r1, #3
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f003 f9fd 	bl	80152a0 <icmp_dest_unreach>
      pbuf_free(p);
 8011ea6:	6878      	ldr	r0, [r7, #4]
 8011ea8:	f7fa f8da 	bl	800c060 <pbuf_free>
  return;
 8011eac:	e003      	b.n	8011eb6 <udp_input+0x202>
    pbuf_free(p);
 8011eae:	6878      	ldr	r0, [r7, #4]
 8011eb0:	f7fa f8d6 	bl	800c060 <pbuf_free>
  return;
 8011eb4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8011eb6:	372c      	adds	r7, #44	; 0x2c
 8011eb8:	46bd      	mov	sp, r7
 8011eba:	bd90      	pop	{r4, r7, pc}
 8011ebc:	0801b820 	.word	0x0801b820
 8011ec0:	0801b8c4 	.word	0x0801b8c4
 8011ec4:	0801b874 	.word	0x0801b874
 8011ec8:	0801b8dc 	.word	0x0801b8dc
 8011ecc:	2000f57c 	.word	0x2000f57c
 8011ed0:	20012cc8 	.word	0x20012cc8
 8011ed4:	0801b8f8 	.word	0x0801b8f8
 8011ed8:	2000f58c 	.word	0x2000f58c

08011edc <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8011edc:	b580      	push	{r7, lr}
 8011ede:	b088      	sub	sp, #32
 8011ee0:	af02      	add	r7, sp, #8
 8011ee2:	60f8      	str	r0, [r7, #12]
 8011ee4:	60b9      	str	r1, [r7, #8]
 8011ee6:	607a      	str	r2, [r7, #4]
 8011ee8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d109      	bne.n	8011f04 <udp_sendto_if+0x28>
 8011ef0:	4b2e      	ldr	r3, [pc, #184]	; (8011fac <udp_sendto_if+0xd0>)
 8011ef2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011ef6:	492e      	ldr	r1, [pc, #184]	; (8011fb0 <udp_sendto_if+0xd4>)
 8011ef8:	482e      	ldr	r0, [pc, #184]	; (8011fb4 <udp_sendto_if+0xd8>)
 8011efa:	f005 f9f7 	bl	80172ec <iprintf>
 8011efe:	f06f 030f 	mvn.w	r3, #15
 8011f02:	e04f      	b.n	8011fa4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d109      	bne.n	8011f1e <udp_sendto_if+0x42>
 8011f0a:	4b28      	ldr	r3, [pc, #160]	; (8011fac <udp_sendto_if+0xd0>)
 8011f0c:	f240 2281 	movw	r2, #641	; 0x281
 8011f10:	4929      	ldr	r1, [pc, #164]	; (8011fb8 <udp_sendto_if+0xdc>)
 8011f12:	4828      	ldr	r0, [pc, #160]	; (8011fb4 <udp_sendto_if+0xd8>)
 8011f14:	f005 f9ea 	bl	80172ec <iprintf>
 8011f18:	f06f 030f 	mvn.w	r3, #15
 8011f1c:	e042      	b.n	8011fa4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d109      	bne.n	8011f38 <udp_sendto_if+0x5c>
 8011f24:	4b21      	ldr	r3, [pc, #132]	; (8011fac <udp_sendto_if+0xd0>)
 8011f26:	f240 2282 	movw	r2, #642	; 0x282
 8011f2a:	4924      	ldr	r1, [pc, #144]	; (8011fbc <udp_sendto_if+0xe0>)
 8011f2c:	4821      	ldr	r0, [pc, #132]	; (8011fb4 <udp_sendto_if+0xd8>)
 8011f2e:	f005 f9dd 	bl	80172ec <iprintf>
 8011f32:	f06f 030f 	mvn.w	r3, #15
 8011f36:	e035      	b.n	8011fa4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8011f38:	6a3b      	ldr	r3, [r7, #32]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d109      	bne.n	8011f52 <udp_sendto_if+0x76>
 8011f3e:	4b1b      	ldr	r3, [pc, #108]	; (8011fac <udp_sendto_if+0xd0>)
 8011f40:	f240 2283 	movw	r2, #643	; 0x283
 8011f44:	491e      	ldr	r1, [pc, #120]	; (8011fc0 <udp_sendto_if+0xe4>)
 8011f46:	481b      	ldr	r0, [pc, #108]	; (8011fb4 <udp_sendto_if+0xd8>)
 8011f48:	f005 f9d0 	bl	80172ec <iprintf>
 8011f4c:	f06f 030f 	mvn.w	r3, #15
 8011f50:	e028      	b.n	8011fa4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d009      	beq.n	8011f6c <udp_sendto_if+0x90>
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d005      	beq.n	8011f6c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011f68:	2be0      	cmp	r3, #224	; 0xe0
 8011f6a:	d103      	bne.n	8011f74 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8011f6c:	6a3b      	ldr	r3, [r7, #32]
 8011f6e:	3304      	adds	r3, #4
 8011f70:	617b      	str	r3, [r7, #20]
 8011f72:	e00b      	b.n	8011f8c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	681a      	ldr	r2, [r3, #0]
 8011f78:	6a3b      	ldr	r3, [r7, #32]
 8011f7a:	3304      	adds	r3, #4
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	429a      	cmp	r2, r3
 8011f80:	d002      	beq.n	8011f88 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8011f82:	f06f 0303 	mvn.w	r3, #3
 8011f86:	e00d      	b.n	8011fa4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8011f8c:	887a      	ldrh	r2, [r7, #2]
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	9301      	str	r3, [sp, #4]
 8011f92:	6a3b      	ldr	r3, [r7, #32]
 8011f94:	9300      	str	r3, [sp, #0]
 8011f96:	4613      	mov	r3, r2
 8011f98:	687a      	ldr	r2, [r7, #4]
 8011f9a:	68b9      	ldr	r1, [r7, #8]
 8011f9c:	68f8      	ldr	r0, [r7, #12]
 8011f9e:	f000 f811 	bl	8011fc4 <udp_sendto_if_src>
 8011fa2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	3718      	adds	r7, #24
 8011fa8:	46bd      	mov	sp, r7
 8011faa:	bd80      	pop	{r7, pc}
 8011fac:	0801b820 	.word	0x0801b820
 8011fb0:	0801b994 	.word	0x0801b994
 8011fb4:	0801b874 	.word	0x0801b874
 8011fb8:	0801b9b0 	.word	0x0801b9b0
 8011fbc:	0801b9cc 	.word	0x0801b9cc
 8011fc0:	0801b9ec 	.word	0x0801b9ec

08011fc4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b08c      	sub	sp, #48	; 0x30
 8011fc8:	af04      	add	r7, sp, #16
 8011fca:	60f8      	str	r0, [r7, #12]
 8011fcc:	60b9      	str	r1, [r7, #8]
 8011fce:	607a      	str	r2, [r7, #4]
 8011fd0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d109      	bne.n	8011fec <udp_sendto_if_src+0x28>
 8011fd8:	4b65      	ldr	r3, [pc, #404]	; (8012170 <udp_sendto_if_src+0x1ac>)
 8011fda:	f240 22d1 	movw	r2, #721	; 0x2d1
 8011fde:	4965      	ldr	r1, [pc, #404]	; (8012174 <udp_sendto_if_src+0x1b0>)
 8011fe0:	4865      	ldr	r0, [pc, #404]	; (8012178 <udp_sendto_if_src+0x1b4>)
 8011fe2:	f005 f983 	bl	80172ec <iprintf>
 8011fe6:	f06f 030f 	mvn.w	r3, #15
 8011fea:	e0bc      	b.n	8012166 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8011fec:	68bb      	ldr	r3, [r7, #8]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d109      	bne.n	8012006 <udp_sendto_if_src+0x42>
 8011ff2:	4b5f      	ldr	r3, [pc, #380]	; (8012170 <udp_sendto_if_src+0x1ac>)
 8011ff4:	f240 22d2 	movw	r2, #722	; 0x2d2
 8011ff8:	4960      	ldr	r1, [pc, #384]	; (801217c <udp_sendto_if_src+0x1b8>)
 8011ffa:	485f      	ldr	r0, [pc, #380]	; (8012178 <udp_sendto_if_src+0x1b4>)
 8011ffc:	f005 f976 	bl	80172ec <iprintf>
 8012000:	f06f 030f 	mvn.w	r3, #15
 8012004:	e0af      	b.n	8012166 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d109      	bne.n	8012020 <udp_sendto_if_src+0x5c>
 801200c:	4b58      	ldr	r3, [pc, #352]	; (8012170 <udp_sendto_if_src+0x1ac>)
 801200e:	f240 22d3 	movw	r2, #723	; 0x2d3
 8012012:	495b      	ldr	r1, [pc, #364]	; (8012180 <udp_sendto_if_src+0x1bc>)
 8012014:	4858      	ldr	r0, [pc, #352]	; (8012178 <udp_sendto_if_src+0x1b4>)
 8012016:	f005 f969 	bl	80172ec <iprintf>
 801201a:	f06f 030f 	mvn.w	r3, #15
 801201e:	e0a2      	b.n	8012166 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8012020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012022:	2b00      	cmp	r3, #0
 8012024:	d109      	bne.n	801203a <udp_sendto_if_src+0x76>
 8012026:	4b52      	ldr	r3, [pc, #328]	; (8012170 <udp_sendto_if_src+0x1ac>)
 8012028:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801202c:	4955      	ldr	r1, [pc, #340]	; (8012184 <udp_sendto_if_src+0x1c0>)
 801202e:	4852      	ldr	r0, [pc, #328]	; (8012178 <udp_sendto_if_src+0x1b4>)
 8012030:	f005 f95c 	bl	80172ec <iprintf>
 8012034:	f06f 030f 	mvn.w	r3, #15
 8012038:	e095      	b.n	8012166 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801203a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801203c:	2b00      	cmp	r3, #0
 801203e:	d109      	bne.n	8012054 <udp_sendto_if_src+0x90>
 8012040:	4b4b      	ldr	r3, [pc, #300]	; (8012170 <udp_sendto_if_src+0x1ac>)
 8012042:	f240 22d5 	movw	r2, #725	; 0x2d5
 8012046:	4950      	ldr	r1, [pc, #320]	; (8012188 <udp_sendto_if_src+0x1c4>)
 8012048:	484b      	ldr	r0, [pc, #300]	; (8012178 <udp_sendto_if_src+0x1b4>)
 801204a:	f005 f94f 	bl	80172ec <iprintf>
 801204e:	f06f 030f 	mvn.w	r3, #15
 8012052:	e088      	b.n	8012166 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	8a5b      	ldrh	r3, [r3, #18]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d10f      	bne.n	801207c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801205c:	68f9      	ldr	r1, [r7, #12]
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	8a5b      	ldrh	r3, [r3, #18]
 8012062:	461a      	mov	r2, r3
 8012064:	68f8      	ldr	r0, [r7, #12]
 8012066:	f000 f893 	bl	8012190 <udp_bind>
 801206a:	4603      	mov	r3, r0
 801206c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801206e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d002      	beq.n	801207c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8012076:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801207a:	e074      	b.n	8012166 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	891b      	ldrh	r3, [r3, #8]
 8012080:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8012084:	4293      	cmp	r3, r2
 8012086:	d902      	bls.n	801208e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8012088:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801208c:	e06b      	b.n	8012166 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801208e:	2108      	movs	r1, #8
 8012090:	68b8      	ldr	r0, [r7, #8]
 8012092:	f7f9 ff4f 	bl	800bf34 <pbuf_add_header>
 8012096:	4603      	mov	r3, r0
 8012098:	2b00      	cmp	r3, #0
 801209a:	d015      	beq.n	80120c8 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801209c:	f44f 7220 	mov.w	r2, #640	; 0x280
 80120a0:	2108      	movs	r1, #8
 80120a2:	2022      	movs	r0, #34	; 0x22
 80120a4:	f7f9 fcf8 	bl	800ba98 <pbuf_alloc>
 80120a8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80120aa:	69fb      	ldr	r3, [r7, #28]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d102      	bne.n	80120b6 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80120b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80120b4:	e057      	b.n	8012166 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	891b      	ldrh	r3, [r3, #8]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d006      	beq.n	80120cc <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80120be:	68b9      	ldr	r1, [r7, #8]
 80120c0:	69f8      	ldr	r0, [r7, #28]
 80120c2:	f7fa f8f1 	bl	800c2a8 <pbuf_chain>
 80120c6:	e001      	b.n	80120cc <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80120c8:	68bb      	ldr	r3, [r7, #8]
 80120ca:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80120cc:	69fb      	ldr	r3, [r7, #28]
 80120ce:	895b      	ldrh	r3, [r3, #10]
 80120d0:	2b07      	cmp	r3, #7
 80120d2:	d806      	bhi.n	80120e2 <udp_sendto_if_src+0x11e>
 80120d4:	4b26      	ldr	r3, [pc, #152]	; (8012170 <udp_sendto_if_src+0x1ac>)
 80120d6:	f240 320d 	movw	r2, #781	; 0x30d
 80120da:	492c      	ldr	r1, [pc, #176]	; (801218c <udp_sendto_if_src+0x1c8>)
 80120dc:	4826      	ldr	r0, [pc, #152]	; (8012178 <udp_sendto_if_src+0x1b4>)
 80120de:	f005 f905 	bl	80172ec <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80120e2:	69fb      	ldr	r3, [r7, #28]
 80120e4:	685b      	ldr	r3, [r3, #4]
 80120e6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	8a5b      	ldrh	r3, [r3, #18]
 80120ec:	4618      	mov	r0, r3
 80120ee:	f7f8 fbff 	bl	800a8f0 <lwip_htons>
 80120f2:	4603      	mov	r3, r0
 80120f4:	461a      	mov	r2, r3
 80120f6:	697b      	ldr	r3, [r7, #20]
 80120f8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80120fa:	887b      	ldrh	r3, [r7, #2]
 80120fc:	4618      	mov	r0, r3
 80120fe:	f7f8 fbf7 	bl	800a8f0 <lwip_htons>
 8012102:	4603      	mov	r3, r0
 8012104:	461a      	mov	r2, r3
 8012106:	697b      	ldr	r3, [r7, #20]
 8012108:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801210a:	697b      	ldr	r3, [r7, #20]
 801210c:	2200      	movs	r2, #0
 801210e:	719a      	strb	r2, [r3, #6]
 8012110:	2200      	movs	r2, #0
 8012112:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8012114:	69fb      	ldr	r3, [r7, #28]
 8012116:	891b      	ldrh	r3, [r3, #8]
 8012118:	4618      	mov	r0, r3
 801211a:	f7f8 fbe9 	bl	800a8f0 <lwip_htons>
 801211e:	4603      	mov	r3, r0
 8012120:	461a      	mov	r2, r3
 8012122:	697b      	ldr	r3, [r7, #20]
 8012124:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8012126:	2311      	movs	r3, #17
 8012128:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	7adb      	ldrb	r3, [r3, #11]
 801212e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	7a9b      	ldrb	r3, [r3, #10]
 8012134:	7cb9      	ldrb	r1, [r7, #18]
 8012136:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012138:	9202      	str	r2, [sp, #8]
 801213a:	7cfa      	ldrb	r2, [r7, #19]
 801213c:	9201      	str	r2, [sp, #4]
 801213e:	9300      	str	r3, [sp, #0]
 8012140:	460b      	mov	r3, r1
 8012142:	687a      	ldr	r2, [r7, #4]
 8012144:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012146:	69f8      	ldr	r0, [r7, #28]
 8012148:	f003 fb3a 	bl	80157c0 <ip4_output_if_src>
 801214c:	4603      	mov	r3, r0
 801214e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8012150:	69fa      	ldr	r2, [r7, #28]
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	429a      	cmp	r2, r3
 8012156:	d004      	beq.n	8012162 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8012158:	69f8      	ldr	r0, [r7, #28]
 801215a:	f7f9 ff81 	bl	800c060 <pbuf_free>
    q = NULL;
 801215e:	2300      	movs	r3, #0
 8012160:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8012162:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8012166:	4618      	mov	r0, r3
 8012168:	3720      	adds	r7, #32
 801216a:	46bd      	mov	sp, r7
 801216c:	bd80      	pop	{r7, pc}
 801216e:	bf00      	nop
 8012170:	0801b820 	.word	0x0801b820
 8012174:	0801ba0c 	.word	0x0801ba0c
 8012178:	0801b874 	.word	0x0801b874
 801217c:	0801ba2c 	.word	0x0801ba2c
 8012180:	0801ba4c 	.word	0x0801ba4c
 8012184:	0801ba70 	.word	0x0801ba70
 8012188:	0801ba94 	.word	0x0801ba94
 801218c:	0801bab8 	.word	0x0801bab8

08012190 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b086      	sub	sp, #24
 8012194:	af00      	add	r7, sp, #0
 8012196:	60f8      	str	r0, [r7, #12]
 8012198:	60b9      	str	r1, [r7, #8]
 801219a:	4613      	mov	r3, r2
 801219c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801219e:	68bb      	ldr	r3, [r7, #8]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d101      	bne.n	80121a8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80121a4:	4b39      	ldr	r3, [pc, #228]	; (801228c <udp_bind+0xfc>)
 80121a6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d109      	bne.n	80121c2 <udp_bind+0x32>
 80121ae:	4b38      	ldr	r3, [pc, #224]	; (8012290 <udp_bind+0x100>)
 80121b0:	f240 32b7 	movw	r2, #951	; 0x3b7
 80121b4:	4937      	ldr	r1, [pc, #220]	; (8012294 <udp_bind+0x104>)
 80121b6:	4838      	ldr	r0, [pc, #224]	; (8012298 <udp_bind+0x108>)
 80121b8:	f005 f898 	bl	80172ec <iprintf>
 80121bc:	f06f 030f 	mvn.w	r3, #15
 80121c0:	e060      	b.n	8012284 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80121c2:	2300      	movs	r3, #0
 80121c4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80121c6:	4b35      	ldr	r3, [pc, #212]	; (801229c <udp_bind+0x10c>)
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	617b      	str	r3, [r7, #20]
 80121cc:	e009      	b.n	80121e2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80121ce:	68fa      	ldr	r2, [r7, #12]
 80121d0:	697b      	ldr	r3, [r7, #20]
 80121d2:	429a      	cmp	r2, r3
 80121d4:	d102      	bne.n	80121dc <udp_bind+0x4c>
      rebind = 1;
 80121d6:	2301      	movs	r3, #1
 80121d8:	74fb      	strb	r3, [r7, #19]
      break;
 80121da:	e005      	b.n	80121e8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80121dc:	697b      	ldr	r3, [r7, #20]
 80121de:	68db      	ldr	r3, [r3, #12]
 80121e0:	617b      	str	r3, [r7, #20]
 80121e2:	697b      	ldr	r3, [r7, #20]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d1f2      	bne.n	80121ce <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80121e8:	88fb      	ldrh	r3, [r7, #6]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d109      	bne.n	8012202 <udp_bind+0x72>
    port = udp_new_port();
 80121ee:	f7ff fcc5 	bl	8011b7c <udp_new_port>
 80121f2:	4603      	mov	r3, r0
 80121f4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80121f6:	88fb      	ldrh	r3, [r7, #6]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d12c      	bne.n	8012256 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80121fc:	f06f 0307 	mvn.w	r3, #7
 8012200:	e040      	b.n	8012284 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012202:	4b26      	ldr	r3, [pc, #152]	; (801229c <udp_bind+0x10c>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	617b      	str	r3, [r7, #20]
 8012208:	e022      	b.n	8012250 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801220a:	68fa      	ldr	r2, [r7, #12]
 801220c:	697b      	ldr	r3, [r7, #20]
 801220e:	429a      	cmp	r2, r3
 8012210:	d01b      	beq.n	801224a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8012212:	697b      	ldr	r3, [r7, #20]
 8012214:	8a5b      	ldrh	r3, [r3, #18]
 8012216:	88fa      	ldrh	r2, [r7, #6]
 8012218:	429a      	cmp	r2, r3
 801221a:	d116      	bne.n	801224a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801221c:	697b      	ldr	r3, [r7, #20]
 801221e:	681a      	ldr	r2, [r3, #0]
 8012220:	68bb      	ldr	r3, [r7, #8]
 8012222:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8012224:	429a      	cmp	r2, r3
 8012226:	d00d      	beq.n	8012244 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012228:	68bb      	ldr	r3, [r7, #8]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d00a      	beq.n	8012244 <udp_bind+0xb4>
 801222e:	68bb      	ldr	r3, [r7, #8]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d006      	beq.n	8012244 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012236:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012238:	2b00      	cmp	r3, #0
 801223a:	d003      	beq.n	8012244 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801223c:	697b      	ldr	r3, [r7, #20]
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d102      	bne.n	801224a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8012244:	f06f 0307 	mvn.w	r3, #7
 8012248:	e01c      	b.n	8012284 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	68db      	ldr	r3, [r3, #12]
 801224e:	617b      	str	r3, [r7, #20]
 8012250:	697b      	ldr	r3, [r7, #20]
 8012252:	2b00      	cmp	r3, #0
 8012254:	d1d9      	bne.n	801220a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d002      	beq.n	8012262 <udp_bind+0xd2>
 801225c:	68bb      	ldr	r3, [r7, #8]
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	e000      	b.n	8012264 <udp_bind+0xd4>
 8012262:	2300      	movs	r3, #0
 8012264:	68fa      	ldr	r2, [r7, #12]
 8012266:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	88fa      	ldrh	r2, [r7, #6]
 801226c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801226e:	7cfb      	ldrb	r3, [r7, #19]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d106      	bne.n	8012282 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8012274:	4b09      	ldr	r3, [pc, #36]	; (801229c <udp_bind+0x10c>)
 8012276:	681a      	ldr	r2, [r3, #0]
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801227c:	4a07      	ldr	r2, [pc, #28]	; (801229c <udp_bind+0x10c>)
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8012282:	2300      	movs	r3, #0
}
 8012284:	4618      	mov	r0, r3
 8012286:	3718      	adds	r7, #24
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}
 801228c:	0801c798 	.word	0x0801c798
 8012290:	0801b820 	.word	0x0801b820
 8012294:	0801bae8 	.word	0x0801bae8
 8012298:	0801b874 	.word	0x0801b874
 801229c:	20012cc8 	.word	0x20012cc8

080122a0 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b086      	sub	sp, #24
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	60f8      	str	r0, [r7, #12]
 80122a8:	60b9      	str	r1, [r7, #8]
 80122aa:	4613      	mov	r3, r2
 80122ac:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d109      	bne.n	80122c8 <udp_connect+0x28>
 80122b4:	4b2c      	ldr	r3, [pc, #176]	; (8012368 <udp_connect+0xc8>)
 80122b6:	f240 4235 	movw	r2, #1077	; 0x435
 80122ba:	492c      	ldr	r1, [pc, #176]	; (801236c <udp_connect+0xcc>)
 80122bc:	482c      	ldr	r0, [pc, #176]	; (8012370 <udp_connect+0xd0>)
 80122be:	f005 f815 	bl	80172ec <iprintf>
 80122c2:	f06f 030f 	mvn.w	r3, #15
 80122c6:	e04b      	b.n	8012360 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80122c8:	68bb      	ldr	r3, [r7, #8]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d109      	bne.n	80122e2 <udp_connect+0x42>
 80122ce:	4b26      	ldr	r3, [pc, #152]	; (8012368 <udp_connect+0xc8>)
 80122d0:	f240 4236 	movw	r2, #1078	; 0x436
 80122d4:	4927      	ldr	r1, [pc, #156]	; (8012374 <udp_connect+0xd4>)
 80122d6:	4826      	ldr	r0, [pc, #152]	; (8012370 <udp_connect+0xd0>)
 80122d8:	f005 f808 	bl	80172ec <iprintf>
 80122dc:	f06f 030f 	mvn.w	r3, #15
 80122e0:	e03e      	b.n	8012360 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	8a5b      	ldrh	r3, [r3, #18]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d10f      	bne.n	801230a <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80122ea:	68f9      	ldr	r1, [r7, #12]
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	8a5b      	ldrh	r3, [r3, #18]
 80122f0:	461a      	mov	r2, r3
 80122f2:	68f8      	ldr	r0, [r7, #12]
 80122f4:	f7ff ff4c 	bl	8012190 <udp_bind>
 80122f8:	4603      	mov	r3, r0
 80122fa:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80122fc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012300:	2b00      	cmp	r3, #0
 8012302:	d002      	beq.n	801230a <udp_connect+0x6a>
      return err;
 8012304:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012308:	e02a      	b.n	8012360 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801230a:	68bb      	ldr	r3, [r7, #8]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d002      	beq.n	8012316 <udp_connect+0x76>
 8012310:	68bb      	ldr	r3, [r7, #8]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	e000      	b.n	8012318 <udp_connect+0x78>
 8012316:	2300      	movs	r3, #0
 8012318:	68fa      	ldr	r2, [r7, #12]
 801231a:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	88fa      	ldrh	r2, [r7, #6]
 8012320:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	7c1b      	ldrb	r3, [r3, #16]
 8012326:	f043 0304 	orr.w	r3, r3, #4
 801232a:	b2da      	uxtb	r2, r3
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012330:	4b11      	ldr	r3, [pc, #68]	; (8012378 <udp_connect+0xd8>)
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	617b      	str	r3, [r7, #20]
 8012336:	e008      	b.n	801234a <udp_connect+0xaa>
    if (pcb == ipcb) {
 8012338:	68fa      	ldr	r2, [r7, #12]
 801233a:	697b      	ldr	r3, [r7, #20]
 801233c:	429a      	cmp	r2, r3
 801233e:	d101      	bne.n	8012344 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8012340:	2300      	movs	r3, #0
 8012342:	e00d      	b.n	8012360 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012344:	697b      	ldr	r3, [r7, #20]
 8012346:	68db      	ldr	r3, [r3, #12]
 8012348:	617b      	str	r3, [r7, #20]
 801234a:	697b      	ldr	r3, [r7, #20]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d1f3      	bne.n	8012338 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8012350:	4b09      	ldr	r3, [pc, #36]	; (8012378 <udp_connect+0xd8>)
 8012352:	681a      	ldr	r2, [r3, #0]
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8012358:	4a07      	ldr	r2, [pc, #28]	; (8012378 <udp_connect+0xd8>)
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801235e:	2300      	movs	r3, #0
}
 8012360:	4618      	mov	r0, r3
 8012362:	3718      	adds	r7, #24
 8012364:	46bd      	mov	sp, r7
 8012366:	bd80      	pop	{r7, pc}
 8012368:	0801b820 	.word	0x0801b820
 801236c:	0801bb00 	.word	0x0801bb00
 8012370:	0801b874 	.word	0x0801b874
 8012374:	0801bb1c 	.word	0x0801bb1c
 8012378:	20012cc8 	.word	0x20012cc8

0801237c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b084      	sub	sp, #16
 8012380:	af00      	add	r7, sp, #0
 8012382:	60f8      	str	r0, [r7, #12]
 8012384:	60b9      	str	r1, [r7, #8]
 8012386:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d107      	bne.n	801239e <udp_recv+0x22>
 801238e:	4b08      	ldr	r3, [pc, #32]	; (80123b0 <udp_recv+0x34>)
 8012390:	f240 428a 	movw	r2, #1162	; 0x48a
 8012394:	4907      	ldr	r1, [pc, #28]	; (80123b4 <udp_recv+0x38>)
 8012396:	4808      	ldr	r0, [pc, #32]	; (80123b8 <udp_recv+0x3c>)
 8012398:	f004 ffa8 	bl	80172ec <iprintf>
 801239c:	e005      	b.n	80123aa <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	68ba      	ldr	r2, [r7, #8]
 80123a2:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	687a      	ldr	r2, [r7, #4]
 80123a8:	61da      	str	r2, [r3, #28]
}
 80123aa:	3710      	adds	r7, #16
 80123ac:	46bd      	mov	sp, r7
 80123ae:	bd80      	pop	{r7, pc}
 80123b0:	0801b820 	.word	0x0801b820
 80123b4:	0801bb54 	.word	0x0801bb54
 80123b8:	0801b874 	.word	0x0801b874

080123bc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b084      	sub	sp, #16
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d107      	bne.n	80123da <udp_remove+0x1e>
 80123ca:	4b19      	ldr	r3, [pc, #100]	; (8012430 <udp_remove+0x74>)
 80123cc:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80123d0:	4918      	ldr	r1, [pc, #96]	; (8012434 <udp_remove+0x78>)
 80123d2:	4819      	ldr	r0, [pc, #100]	; (8012438 <udp_remove+0x7c>)
 80123d4:	f004 ff8a 	bl	80172ec <iprintf>
 80123d8:	e026      	b.n	8012428 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80123da:	4b18      	ldr	r3, [pc, #96]	; (801243c <udp_remove+0x80>)
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	687a      	ldr	r2, [r7, #4]
 80123e0:	429a      	cmp	r2, r3
 80123e2:	d105      	bne.n	80123f0 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80123e4:	4b15      	ldr	r3, [pc, #84]	; (801243c <udp_remove+0x80>)
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	68db      	ldr	r3, [r3, #12]
 80123ea:	4a14      	ldr	r2, [pc, #80]	; (801243c <udp_remove+0x80>)
 80123ec:	6013      	str	r3, [r2, #0]
 80123ee:	e017      	b.n	8012420 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80123f0:	4b12      	ldr	r3, [pc, #72]	; (801243c <udp_remove+0x80>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	60fb      	str	r3, [r7, #12]
 80123f6:	e010      	b.n	801241a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	68db      	ldr	r3, [r3, #12]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d009      	beq.n	8012414 <udp_remove+0x58>
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	68db      	ldr	r3, [r3, #12]
 8012404:	687a      	ldr	r2, [r7, #4]
 8012406:	429a      	cmp	r2, r3
 8012408:	d104      	bne.n	8012414 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	68da      	ldr	r2, [r3, #12]
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	60da      	str	r2, [r3, #12]
        break;
 8012412:	e005      	b.n	8012420 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	68db      	ldr	r3, [r3, #12]
 8012418:	60fb      	str	r3, [r7, #12]
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d1eb      	bne.n	80123f8 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8012420:	6879      	ldr	r1, [r7, #4]
 8012422:	2000      	movs	r0, #0
 8012424:	f7f8 ff6c 	bl	800b300 <memp_free>
}
 8012428:	3710      	adds	r7, #16
 801242a:	46bd      	mov	sp, r7
 801242c:	bd80      	pop	{r7, pc}
 801242e:	bf00      	nop
 8012430:	0801b820 	.word	0x0801b820
 8012434:	0801bb6c 	.word	0x0801bb6c
 8012438:	0801b874 	.word	0x0801b874
 801243c:	20012cc8 	.word	0x20012cc8

08012440 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b082      	sub	sp, #8
 8012444:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8012446:	2000      	movs	r0, #0
 8012448:	f7f8 ff08 	bl	800b25c <memp_malloc>
 801244c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d007      	beq.n	8012464 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8012454:	2220      	movs	r2, #32
 8012456:	2100      	movs	r1, #0
 8012458:	6878      	ldr	r0, [r7, #4]
 801245a:	f004 fafb 	bl	8016a54 <memset>
    pcb->ttl = UDP_TTL;
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	22ff      	movs	r2, #255	; 0xff
 8012462:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8012464:	687b      	ldr	r3, [r7, #4]
}
 8012466:	4618      	mov	r0, r3
 8012468:	3708      	adds	r7, #8
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}
	...

08012470 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012470:	b480      	push	{r7}
 8012472:	b085      	sub	sp, #20
 8012474:	af00      	add	r7, sp, #0
 8012476:	6078      	str	r0, [r7, #4]
 8012478:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	2b00      	cmp	r3, #0
 801247e:	d01e      	beq.n	80124be <udp_netif_ip_addr_changed+0x4e>
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d01a      	beq.n	80124be <udp_netif_ip_addr_changed+0x4e>
 8012488:	683b      	ldr	r3, [r7, #0]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d017      	beq.n	80124be <udp_netif_ip_addr_changed+0x4e>
 801248e:	683b      	ldr	r3, [r7, #0]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d013      	beq.n	80124be <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012496:	4b0d      	ldr	r3, [pc, #52]	; (80124cc <udp_netif_ip_addr_changed+0x5c>)
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	60fb      	str	r3, [r7, #12]
 801249c:	e00c      	b.n	80124b8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	681a      	ldr	r2, [r3, #0]
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d103      	bne.n	80124b2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80124aa:	683b      	ldr	r3, [r7, #0]
 80124ac:	681a      	ldr	r2, [r3, #0]
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	68db      	ldr	r3, [r3, #12]
 80124b6:	60fb      	str	r3, [r7, #12]
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d1ef      	bne.n	801249e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80124be:	bf00      	nop
 80124c0:	3714      	adds	r7, #20
 80124c2:	46bd      	mov	sp, r7
 80124c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c8:	4770      	bx	lr
 80124ca:	bf00      	nop
 80124cc:	20012cc8 	.word	0x20012cc8

080124d0 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 80124d4:	4b20      	ldr	r3, [pc, #128]	; (8012558 <dhcp_inc_pcb_refcount+0x88>)
 80124d6:	781b      	ldrb	r3, [r3, #0]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d133      	bne.n	8012544 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 80124dc:	4b1f      	ldr	r3, [pc, #124]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d005      	beq.n	80124f0 <dhcp_inc_pcb_refcount+0x20>
 80124e4:	4b1e      	ldr	r3, [pc, #120]	; (8012560 <dhcp_inc_pcb_refcount+0x90>)
 80124e6:	22e5      	movs	r2, #229	; 0xe5
 80124e8:	491e      	ldr	r1, [pc, #120]	; (8012564 <dhcp_inc_pcb_refcount+0x94>)
 80124ea:	481f      	ldr	r0, [pc, #124]	; (8012568 <dhcp_inc_pcb_refcount+0x98>)
 80124ec:	f004 fefe 	bl	80172ec <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 80124f0:	f7ff ffa6 	bl	8012440 <udp_new>
 80124f4:	4603      	mov	r3, r0
 80124f6:	4a19      	ldr	r2, [pc, #100]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 80124f8:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 80124fa:	4b18      	ldr	r3, [pc, #96]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d102      	bne.n	8012508 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 8012502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012506:	e024      	b.n	8012552 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8012508:	4b14      	ldr	r3, [pc, #80]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	7a5a      	ldrb	r2, [r3, #9]
 801250e:	4b13      	ldr	r3, [pc, #76]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	f042 0220 	orr.w	r2, r2, #32
 8012516:	b2d2      	uxtb	r2, r2
 8012518:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801251a:	4b10      	ldr	r3, [pc, #64]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	2244      	movs	r2, #68	; 0x44
 8012520:	4912      	ldr	r1, [pc, #72]	; (801256c <dhcp_inc_pcb_refcount+0x9c>)
 8012522:	4618      	mov	r0, r3
 8012524:	f7ff fe34 	bl	8012190 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8012528:	4b0c      	ldr	r3, [pc, #48]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	2243      	movs	r2, #67	; 0x43
 801252e:	490f      	ldr	r1, [pc, #60]	; (801256c <dhcp_inc_pcb_refcount+0x9c>)
 8012530:	4618      	mov	r0, r3
 8012532:	f7ff feb5 	bl	80122a0 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 8012536:	4b09      	ldr	r3, [pc, #36]	; (801255c <dhcp_inc_pcb_refcount+0x8c>)
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	2200      	movs	r2, #0
 801253c:	490c      	ldr	r1, [pc, #48]	; (8012570 <dhcp_inc_pcb_refcount+0xa0>)
 801253e:	4618      	mov	r0, r3
 8012540:	f7ff ff1c 	bl	801237c <udp_recv>
  }

  dhcp_pcb_refcount++;
 8012544:	4b04      	ldr	r3, [pc, #16]	; (8012558 <dhcp_inc_pcb_refcount+0x88>)
 8012546:	781b      	ldrb	r3, [r3, #0]
 8012548:	3301      	adds	r3, #1
 801254a:	b2da      	uxtb	r2, r3
 801254c:	4b02      	ldr	r3, [pc, #8]	; (8012558 <dhcp_inc_pcb_refcount+0x88>)
 801254e:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 8012550:	2300      	movs	r3, #0
}
 8012552:	4618      	mov	r0, r3
 8012554:	bd80      	pop	{r7, pc}
 8012556:	bf00      	nop
 8012558:	20004bb8 	.word	0x20004bb8
 801255c:	20004bb4 	.word	0x20004bb4
 8012560:	0801bb84 	.word	0x0801bb84
 8012564:	0801bbbc 	.word	0x0801bbbc
 8012568:	0801bbe4 	.word	0x0801bbe4
 801256c:	0801c798 	.word	0x0801c798
 8012570:	08013e09 	.word	0x08013e09

08012574 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8012578:	4b0e      	ldr	r3, [pc, #56]	; (80125b4 <dhcp_dec_pcb_refcount+0x40>)
 801257a:	781b      	ldrb	r3, [r3, #0]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d105      	bne.n	801258c <dhcp_dec_pcb_refcount+0x18>
 8012580:	4b0d      	ldr	r3, [pc, #52]	; (80125b8 <dhcp_dec_pcb_refcount+0x44>)
 8012582:	22ff      	movs	r2, #255	; 0xff
 8012584:	490d      	ldr	r1, [pc, #52]	; (80125bc <dhcp_dec_pcb_refcount+0x48>)
 8012586:	480e      	ldr	r0, [pc, #56]	; (80125c0 <dhcp_dec_pcb_refcount+0x4c>)
 8012588:	f004 feb0 	bl	80172ec <iprintf>
  dhcp_pcb_refcount--;
 801258c:	4b09      	ldr	r3, [pc, #36]	; (80125b4 <dhcp_dec_pcb_refcount+0x40>)
 801258e:	781b      	ldrb	r3, [r3, #0]
 8012590:	3b01      	subs	r3, #1
 8012592:	b2da      	uxtb	r2, r3
 8012594:	4b07      	ldr	r3, [pc, #28]	; (80125b4 <dhcp_dec_pcb_refcount+0x40>)
 8012596:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8012598:	4b06      	ldr	r3, [pc, #24]	; (80125b4 <dhcp_dec_pcb_refcount+0x40>)
 801259a:	781b      	ldrb	r3, [r3, #0]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d107      	bne.n	80125b0 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 80125a0:	4b08      	ldr	r3, [pc, #32]	; (80125c4 <dhcp_dec_pcb_refcount+0x50>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	4618      	mov	r0, r3
 80125a6:	f7ff ff09 	bl	80123bc <udp_remove>
    dhcp_pcb = NULL;
 80125aa:	4b06      	ldr	r3, [pc, #24]	; (80125c4 <dhcp_dec_pcb_refcount+0x50>)
 80125ac:	2200      	movs	r2, #0
 80125ae:	601a      	str	r2, [r3, #0]
  }
}
 80125b0:	bf00      	nop
 80125b2:	bd80      	pop	{r7, pc}
 80125b4:	20004bb8 	.word	0x20004bb8
 80125b8:	0801bb84 	.word	0x0801bb84
 80125bc:	0801bc0c 	.word	0x0801bc0c
 80125c0:	0801bbe4 	.word	0x0801bbe4
 80125c4:	20004bb4 	.word	0x20004bb4

080125c8 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b084      	sub	sp, #16
 80125cc:	af00      	add	r7, sp, #0
 80125ce:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125d4:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 80125d6:	210c      	movs	r1, #12
 80125d8:	68f8      	ldr	r0, [r7, #12]
 80125da:	f001 f857 	bl	801368c <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80125de:	4b06      	ldr	r3, [pc, #24]	; (80125f8 <dhcp_handle_nak+0x30>)
 80125e0:	4a05      	ldr	r2, [pc, #20]	; (80125f8 <dhcp_handle_nak+0x30>)
 80125e2:	4905      	ldr	r1, [pc, #20]	; (80125f8 <dhcp_handle_nak+0x30>)
 80125e4:	6878      	ldr	r0, [r7, #4]
 80125e6:	f7f9 f82d 	bl	800b644 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 80125ea:	6878      	ldr	r0, [r7, #4]
 80125ec:	f000 fc4a 	bl	8012e84 <dhcp_discover>
}
 80125f0:	bf00      	nop
 80125f2:	3710      	adds	r7, #16
 80125f4:	46bd      	mov	sp, r7
 80125f6:	bd80      	pop	{r7, pc}
 80125f8:	0801c798 	.word	0x0801c798

080125fc <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 80125fc:	b580      	push	{r7, lr}
 80125fe:	b084      	sub	sp, #16
 8012600:	af00      	add	r7, sp, #0
 8012602:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012608:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801260a:	2108      	movs	r1, #8
 801260c:	68f8      	ldr	r0, [r7, #12]
 801260e:	f001 f83d 	bl	801368c <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	331c      	adds	r3, #28
 8012616:	2200      	movs	r2, #0
 8012618:	4619      	mov	r1, r3
 801261a:	6878      	ldr	r0, [r7, #4]
 801261c:	f002 fb3e 	bl	8014c9c <etharp_query>
 8012620:	4603      	mov	r3, r0
 8012622:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	799b      	ldrb	r3, [r3, #6]
 8012628:	2bff      	cmp	r3, #255	; 0xff
 801262a:	d005      	beq.n	8012638 <dhcp_check+0x3c>
    dhcp->tries++;
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	799b      	ldrb	r3, [r3, #6]
 8012630:	3301      	adds	r3, #1
 8012632:	b2da      	uxtb	r2, r3
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 8012638:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 801263c:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801263e:	893b      	ldrh	r3, [r7, #8]
 8012640:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8012644:	4a06      	ldr	r2, [pc, #24]	; (8012660 <dhcp_check+0x64>)
 8012646:	fb82 1203 	smull	r1, r2, r2, r3
 801264a:	1152      	asrs	r2, r2, #5
 801264c:	17db      	asrs	r3, r3, #31
 801264e:	1ad3      	subs	r3, r2, r3
 8012650:	b29a      	uxth	r2, r3
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 8012656:	bf00      	nop
 8012658:	3710      	adds	r7, #16
 801265a:	46bd      	mov	sp, r7
 801265c:	bd80      	pop	{r7, pc}
 801265e:	bf00      	nop
 8012660:	10624dd3 	.word	0x10624dd3

08012664 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 8012664:	b580      	push	{r7, lr}
 8012666:	b084      	sub	sp, #16
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
 801266c:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012672:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8012674:	4b0c      	ldr	r3, [pc, #48]	; (80126a8 <dhcp_handle_offer+0x44>)
 8012676:	789b      	ldrb	r3, [r3, #2]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d011      	beq.n	80126a0 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	2200      	movs	r2, #0
 8012680:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8012682:	4b0a      	ldr	r3, [pc, #40]	; (80126ac <dhcp_handle_offer+0x48>)
 8012684:	689b      	ldr	r3, [r3, #8]
 8012686:	4618      	mov	r0, r3
 8012688:	f7f8 f947 	bl	800a91a <lwip_htonl>
 801268c:	4602      	mov	r2, r0
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8012692:	683b      	ldr	r3, [r7, #0]
 8012694:	691a      	ldr	r2, [r3, #16]
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 801269a:	6878      	ldr	r0, [r7, #4]
 801269c:	f000 f808 	bl	80126b0 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 80126a0:	bf00      	nop
 80126a2:	3710      	adds	r7, #16
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}
 80126a8:	20012ccc 	.word	0x20012ccc
 80126ac:	20012cd4 	.word	0x20012cd4

080126b0 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 80126b0:	b5b0      	push	{r4, r5, r7, lr}
 80126b2:	b08a      	sub	sp, #40	; 0x28
 80126b4:	af02      	add	r7, sp, #8
 80126b6:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d109      	bne.n	80126d2 <dhcp_select+0x22>
 80126be:	4b71      	ldr	r3, [pc, #452]	; (8012884 <dhcp_select+0x1d4>)
 80126c0:	f240 1277 	movw	r2, #375	; 0x177
 80126c4:	4970      	ldr	r1, [pc, #448]	; (8012888 <dhcp_select+0x1d8>)
 80126c6:	4871      	ldr	r0, [pc, #452]	; (801288c <dhcp_select+0x1dc>)
 80126c8:	f004 fe10 	bl	80172ec <iprintf>
 80126cc:	f06f 030f 	mvn.w	r3, #15
 80126d0:	e0d3      	b.n	801287a <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126d6:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 80126d8:	69bb      	ldr	r3, [r7, #24]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d109      	bne.n	80126f2 <dhcp_select+0x42>
 80126de:	4b69      	ldr	r3, [pc, #420]	; (8012884 <dhcp_select+0x1d4>)
 80126e0:	f240 1279 	movw	r2, #377	; 0x179
 80126e4:	496a      	ldr	r1, [pc, #424]	; (8012890 <dhcp_select+0x1e0>)
 80126e6:	4869      	ldr	r0, [pc, #420]	; (801288c <dhcp_select+0x1dc>)
 80126e8:	f004 fe00 	bl	80172ec <iprintf>
 80126ec:	f06f 0305 	mvn.w	r3, #5
 80126f0:	e0c3      	b.n	801287a <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 80126f2:	2101      	movs	r1, #1
 80126f4:	69b8      	ldr	r0, [r7, #24]
 80126f6:	f000 ffc9 	bl	801368c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80126fa:	f107 030c 	add.w	r3, r7, #12
 80126fe:	2203      	movs	r2, #3
 8012700:	69b9      	ldr	r1, [r7, #24]
 8012702:	6878      	ldr	r0, [r7, #4]
 8012704:	f001 fc4e 	bl	8013fa4 <dhcp_create_msg>
 8012708:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801270a:	697b      	ldr	r3, [r7, #20]
 801270c:	2b00      	cmp	r3, #0
 801270e:	f000 8085 	beq.w	801281c <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	685b      	ldr	r3, [r3, #4]
 8012716:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8012718:	89b8      	ldrh	r0, [r7, #12]
 801271a:	693b      	ldr	r3, [r7, #16]
 801271c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012720:	2302      	movs	r3, #2
 8012722:	2239      	movs	r2, #57	; 0x39
 8012724:	f000 ffcc 	bl	80136c0 <dhcp_option>
 8012728:	4603      	mov	r3, r0
 801272a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801272c:	89b8      	ldrh	r0, [r7, #12]
 801272e:	693b      	ldr	r3, [r7, #16]
 8012730:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012738:	461a      	mov	r2, r3
 801273a:	f001 f81b 	bl	8013774 <dhcp_option_short>
 801273e:	4603      	mov	r3, r0
 8012740:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8012742:	89b8      	ldrh	r0, [r7, #12]
 8012744:	693b      	ldr	r3, [r7, #16]
 8012746:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801274a:	2304      	movs	r3, #4
 801274c:	2232      	movs	r2, #50	; 0x32
 801274e:	f000 ffb7 	bl	80136c0 <dhcp_option>
 8012752:	4603      	mov	r3, r0
 8012754:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8012756:	89bc      	ldrh	r4, [r7, #12]
 8012758:	693b      	ldr	r3, [r7, #16]
 801275a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801275e:	69bb      	ldr	r3, [r7, #24]
 8012760:	69db      	ldr	r3, [r3, #28]
 8012762:	4618      	mov	r0, r3
 8012764:	f7f8 f8d9 	bl	800a91a <lwip_htonl>
 8012768:	4603      	mov	r3, r0
 801276a:	461a      	mov	r2, r3
 801276c:	4629      	mov	r1, r5
 801276e:	4620      	mov	r0, r4
 8012770:	f001 f832 	bl	80137d8 <dhcp_option_long>
 8012774:	4603      	mov	r3, r0
 8012776:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8012778:	89b8      	ldrh	r0, [r7, #12]
 801277a:	693b      	ldr	r3, [r7, #16]
 801277c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012780:	2304      	movs	r3, #4
 8012782:	2236      	movs	r2, #54	; 0x36
 8012784:	f000 ff9c 	bl	80136c0 <dhcp_option>
 8012788:	4603      	mov	r3, r0
 801278a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801278c:	89bc      	ldrh	r4, [r7, #12]
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8012794:	69bb      	ldr	r3, [r7, #24]
 8012796:	699b      	ldr	r3, [r3, #24]
 8012798:	4618      	mov	r0, r3
 801279a:	f7f8 f8be 	bl	800a91a <lwip_htonl>
 801279e:	4603      	mov	r3, r0
 80127a0:	461a      	mov	r2, r3
 80127a2:	4629      	mov	r1, r5
 80127a4:	4620      	mov	r0, r4
 80127a6:	f001 f817 	bl	80137d8 <dhcp_option_long>
 80127aa:	4603      	mov	r3, r0
 80127ac:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80127ae:	89b8      	ldrh	r0, [r7, #12]
 80127b0:	693b      	ldr	r3, [r7, #16]
 80127b2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80127b6:	2303      	movs	r3, #3
 80127b8:	2237      	movs	r2, #55	; 0x37
 80127ba:	f000 ff81 	bl	80136c0 <dhcp_option>
 80127be:	4603      	mov	r3, r0
 80127c0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80127c2:	2300      	movs	r3, #0
 80127c4:	77bb      	strb	r3, [r7, #30]
 80127c6:	e00e      	b.n	80127e6 <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80127c8:	89b8      	ldrh	r0, [r7, #12]
 80127ca:	693b      	ldr	r3, [r7, #16]
 80127cc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80127d0:	7fbb      	ldrb	r3, [r7, #30]
 80127d2:	4a30      	ldr	r2, [pc, #192]	; (8012894 <dhcp_select+0x1e4>)
 80127d4:	5cd3      	ldrb	r3, [r2, r3]
 80127d6:	461a      	mov	r2, r3
 80127d8:	f000 ffa6 	bl	8013728 <dhcp_option_byte>
 80127dc:	4603      	mov	r3, r0
 80127de:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80127e0:	7fbb      	ldrb	r3, [r7, #30]
 80127e2:	3301      	adds	r3, #1
 80127e4:	77bb      	strb	r3, [r7, #30]
 80127e6:	7fbb      	ldrb	r3, [r7, #30]
 80127e8:	2b02      	cmp	r3, #2
 80127ea:	d9ed      	bls.n	80127c8 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80127ec:	89b8      	ldrh	r0, [r7, #12]
 80127ee:	693b      	ldr	r3, [r7, #16]
 80127f0:	33f0      	adds	r3, #240	; 0xf0
 80127f2:	697a      	ldr	r2, [r7, #20]
 80127f4:	4619      	mov	r1, r3
 80127f6:	f001 fcab 	bl	8014150 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80127fa:	4b27      	ldr	r3, [pc, #156]	; (8012898 <dhcp_select+0x1e8>)
 80127fc:	6818      	ldr	r0, [r3, #0]
 80127fe:	4b27      	ldr	r3, [pc, #156]	; (801289c <dhcp_select+0x1ec>)
 8012800:	9301      	str	r3, [sp, #4]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	9300      	str	r3, [sp, #0]
 8012806:	2343      	movs	r3, #67	; 0x43
 8012808:	4a25      	ldr	r2, [pc, #148]	; (80128a0 <dhcp_select+0x1f0>)
 801280a:	6979      	ldr	r1, [r7, #20]
 801280c:	f7ff fbda 	bl	8011fc4 <udp_sendto_if_src>
 8012810:	4603      	mov	r3, r0
 8012812:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8012814:	6978      	ldr	r0, [r7, #20]
 8012816:	f7f9 fc23 	bl	800c060 <pbuf_free>
 801281a:	e001      	b.n	8012820 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801281c:	23ff      	movs	r3, #255	; 0xff
 801281e:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8012820:	69bb      	ldr	r3, [r7, #24]
 8012822:	799b      	ldrb	r3, [r3, #6]
 8012824:	2bff      	cmp	r3, #255	; 0xff
 8012826:	d005      	beq.n	8012834 <dhcp_select+0x184>
    dhcp->tries++;
 8012828:	69bb      	ldr	r3, [r7, #24]
 801282a:	799b      	ldrb	r3, [r3, #6]
 801282c:	3301      	adds	r3, #1
 801282e:	b2da      	uxtb	r2, r3
 8012830:	69bb      	ldr	r3, [r7, #24]
 8012832:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8012834:	69bb      	ldr	r3, [r7, #24]
 8012836:	799b      	ldrb	r3, [r3, #6]
 8012838:	2b05      	cmp	r3, #5
 801283a:	d80d      	bhi.n	8012858 <dhcp_select+0x1a8>
 801283c:	69bb      	ldr	r3, [r7, #24]
 801283e:	799b      	ldrb	r3, [r3, #6]
 8012840:	461a      	mov	r2, r3
 8012842:	2301      	movs	r3, #1
 8012844:	4093      	lsls	r3, r2
 8012846:	b29b      	uxth	r3, r3
 8012848:	461a      	mov	r2, r3
 801284a:	0152      	lsls	r2, r2, #5
 801284c:	1ad2      	subs	r2, r2, r3
 801284e:	0092      	lsls	r2, r2, #2
 8012850:	4413      	add	r3, r2
 8012852:	00db      	lsls	r3, r3, #3
 8012854:	b29b      	uxth	r3, r3
 8012856:	e001      	b.n	801285c <dhcp_select+0x1ac>
 8012858:	f64e 2360 	movw	r3, #60000	; 0xea60
 801285c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801285e:	89fb      	ldrh	r3, [r7, #14]
 8012860:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8012864:	4a0f      	ldr	r2, [pc, #60]	; (80128a4 <dhcp_select+0x1f4>)
 8012866:	fb82 1203 	smull	r1, r2, r2, r3
 801286a:	1152      	asrs	r2, r2, #5
 801286c:	17db      	asrs	r3, r3, #31
 801286e:	1ad3      	subs	r3, r2, r3
 8012870:	b29a      	uxth	r2, r3
 8012872:	69bb      	ldr	r3, [r7, #24]
 8012874:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8012876:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801287a:	4618      	mov	r0, r3
 801287c:	3720      	adds	r7, #32
 801287e:	46bd      	mov	sp, r7
 8012880:	bdb0      	pop	{r4, r5, r7, pc}
 8012882:	bf00      	nop
 8012884:	0801bb84 	.word	0x0801bb84
 8012888:	0801bc30 	.word	0x0801bc30
 801288c:	0801bbe4 	.word	0x0801bbe4
 8012890:	0801bc4c 	.word	0x0801bc4c
 8012894:	2000001c 	.word	0x2000001c
 8012898:	20004bb4 	.word	0x20004bb4
 801289c:	0801c798 	.word	0x0801c798
 80128a0:	0801c79c 	.word	0x0801c79c
 80128a4:	10624dd3 	.word	0x10624dd3

080128a8 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b082      	sub	sp, #8
 80128ac:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 80128ae:	4b27      	ldr	r3, [pc, #156]	; (801294c <dhcp_coarse_tmr+0xa4>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	607b      	str	r3, [r7, #4]
 80128b4:	e042      	b.n	801293c <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80128ba:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 80128bc:	683b      	ldr	r3, [r7, #0]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d039      	beq.n	8012936 <dhcp_coarse_tmr+0x8e>
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	795b      	ldrb	r3, [r3, #5]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d035      	beq.n	8012936 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	8a9b      	ldrh	r3, [r3, #20]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d012      	beq.n	80128f8 <dhcp_coarse_tmr+0x50>
 80128d2:	683b      	ldr	r3, [r7, #0]
 80128d4:	8a5b      	ldrh	r3, [r3, #18]
 80128d6:	3301      	adds	r3, #1
 80128d8:	b29a      	uxth	r2, r3
 80128da:	683b      	ldr	r3, [r7, #0]
 80128dc:	825a      	strh	r2, [r3, #18]
 80128de:	683b      	ldr	r3, [r7, #0]
 80128e0:	8a5a      	ldrh	r2, [r3, #18]
 80128e2:	683b      	ldr	r3, [r7, #0]
 80128e4:	8a9b      	ldrh	r3, [r3, #20]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d106      	bne.n	80128f8 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 80128ea:	6878      	ldr	r0, [r7, #4]
 80128ec:	f000 fe34 	bl	8013558 <dhcp_release_and_stop>
        dhcp_start(netif);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f000 f96b 	bl	8012bcc <dhcp_start>
 80128f6:	e01e      	b.n	8012936 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	8a1b      	ldrh	r3, [r3, #16]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d00b      	beq.n	8012918 <dhcp_coarse_tmr+0x70>
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	8a1b      	ldrh	r3, [r3, #16]
 8012904:	1e5a      	subs	r2, r3, #1
 8012906:	b291      	uxth	r1, r2
 8012908:	683a      	ldr	r2, [r7, #0]
 801290a:	8211      	strh	r1, [r2, #16]
 801290c:	2b01      	cmp	r3, #1
 801290e:	d103      	bne.n	8012918 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8012910:	6878      	ldr	r0, [r7, #4]
 8012912:	f000 f8c7 	bl	8012aa4 <dhcp_t2_timeout>
 8012916:	e00e      	b.n	8012936 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8012918:	683b      	ldr	r3, [r7, #0]
 801291a:	89db      	ldrh	r3, [r3, #14]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d00a      	beq.n	8012936 <dhcp_coarse_tmr+0x8e>
 8012920:	683b      	ldr	r3, [r7, #0]
 8012922:	89db      	ldrh	r3, [r3, #14]
 8012924:	1e5a      	subs	r2, r3, #1
 8012926:	b291      	uxth	r1, r2
 8012928:	683a      	ldr	r2, [r7, #0]
 801292a:	81d1      	strh	r1, [r2, #14]
 801292c:	2b01      	cmp	r3, #1
 801292e:	d102      	bne.n	8012936 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8012930:	6878      	ldr	r0, [r7, #4]
 8012932:	f000 f888 	bl	8012a46 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	607b      	str	r3, [r7, #4]
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d1b9      	bne.n	80128b6 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8012942:	bf00      	nop
 8012944:	bf00      	nop
 8012946:	3708      	adds	r7, #8
 8012948:	46bd      	mov	sp, r7
 801294a:	bd80      	pop	{r7, pc}
 801294c:	20012ca0 	.word	0x20012ca0

08012950 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b082      	sub	sp, #8
 8012954:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8012956:	4b16      	ldr	r3, [pc, #88]	; (80129b0 <dhcp_fine_tmr+0x60>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	607b      	str	r3, [r7, #4]
 801295c:	e020      	b.n	80129a0 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012962:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8012964:	683b      	ldr	r3, [r7, #0]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d017      	beq.n	801299a <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 801296a:	683b      	ldr	r3, [r7, #0]
 801296c:	891b      	ldrh	r3, [r3, #8]
 801296e:	2b01      	cmp	r3, #1
 8012970:	d906      	bls.n	8012980 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8012972:	683b      	ldr	r3, [r7, #0]
 8012974:	891b      	ldrh	r3, [r3, #8]
 8012976:	3b01      	subs	r3, #1
 8012978:	b29a      	uxth	r2, r3
 801297a:	683b      	ldr	r3, [r7, #0]
 801297c:	811a      	strh	r2, [r3, #8]
 801297e:	e00c      	b.n	801299a <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8012980:	683b      	ldr	r3, [r7, #0]
 8012982:	891b      	ldrh	r3, [r3, #8]
 8012984:	2b01      	cmp	r3, #1
 8012986:	d108      	bne.n	801299a <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8012988:	683b      	ldr	r3, [r7, #0]
 801298a:	891b      	ldrh	r3, [r3, #8]
 801298c:	3b01      	subs	r3, #1
 801298e:	b29a      	uxth	r2, r3
 8012990:	683b      	ldr	r3, [r7, #0]
 8012992:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f000 f80d 	bl	80129b4 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	607b      	str	r3, [r7, #4]
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d1db      	bne.n	801295e <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 80129a6:	bf00      	nop
 80129a8:	bf00      	nop
 80129aa:	3708      	adds	r7, #8
 80129ac:	46bd      	mov	sp, r7
 80129ae:	bd80      	pop	{r7, pc}
 80129b0:	20012ca0 	.word	0x20012ca0

080129b4 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b084      	sub	sp, #16
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129c0:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	795b      	ldrb	r3, [r3, #5]
 80129c6:	2b0c      	cmp	r3, #12
 80129c8:	d003      	beq.n	80129d2 <dhcp_timeout+0x1e>
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	795b      	ldrb	r3, [r3, #5]
 80129ce:	2b06      	cmp	r3, #6
 80129d0:	d103      	bne.n	80129da <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 80129d2:	6878      	ldr	r0, [r7, #4]
 80129d4:	f000 fa56 	bl	8012e84 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 80129d8:	e031      	b.n	8012a3e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	795b      	ldrb	r3, [r3, #5]
 80129de:	2b01      	cmp	r3, #1
 80129e0:	d10e      	bne.n	8012a00 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	799b      	ldrb	r3, [r3, #6]
 80129e6:	2b05      	cmp	r3, #5
 80129e8:	d803      	bhi.n	80129f2 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 80129ea:	6878      	ldr	r0, [r7, #4]
 80129ec:	f7ff fe60 	bl	80126b0 <dhcp_select>
}
 80129f0:	e025      	b.n	8012a3e <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 80129f2:	6878      	ldr	r0, [r7, #4]
 80129f4:	f000 fdb0 	bl	8013558 <dhcp_release_and_stop>
      dhcp_start(netif);
 80129f8:	6878      	ldr	r0, [r7, #4]
 80129fa:	f000 f8e7 	bl	8012bcc <dhcp_start>
}
 80129fe:	e01e      	b.n	8012a3e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	795b      	ldrb	r3, [r3, #5]
 8012a04:	2b08      	cmp	r3, #8
 8012a06:	d10b      	bne.n	8012a20 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	799b      	ldrb	r3, [r3, #6]
 8012a0c:	2b01      	cmp	r3, #1
 8012a0e:	d803      	bhi.n	8012a18 <dhcp_timeout+0x64>
      dhcp_check(netif);
 8012a10:	6878      	ldr	r0, [r7, #4]
 8012a12:	f7ff fdf3 	bl	80125fc <dhcp_check>
}
 8012a16:	e012      	b.n	8012a3e <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f000 fad5 	bl	8012fc8 <dhcp_bind>
}
 8012a1e:	e00e      	b.n	8012a3e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	795b      	ldrb	r3, [r3, #5]
 8012a24:	2b03      	cmp	r3, #3
 8012a26:	d10a      	bne.n	8012a3e <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	799b      	ldrb	r3, [r3, #6]
 8012a2c:	2b01      	cmp	r3, #1
 8012a2e:	d803      	bhi.n	8012a38 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8012a30:	6878      	ldr	r0, [r7, #4]
 8012a32:	f000 fcdb 	bl	80133ec <dhcp_reboot>
}
 8012a36:	e002      	b.n	8012a3e <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8012a38:	6878      	ldr	r0, [r7, #4]
 8012a3a:	f000 fa23 	bl	8012e84 <dhcp_discover>
}
 8012a3e:	bf00      	nop
 8012a40:	3710      	adds	r7, #16
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bd80      	pop	{r7, pc}

08012a46 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8012a46:	b580      	push	{r7, lr}
 8012a48:	b084      	sub	sp, #16
 8012a4a:	af00      	add	r7, sp, #0
 8012a4c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012a52:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	795b      	ldrb	r3, [r3, #5]
 8012a58:	2b01      	cmp	r3, #1
 8012a5a:	d007      	beq.n	8012a6c <dhcp_t1_timeout+0x26>
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	795b      	ldrb	r3, [r3, #5]
 8012a60:	2b0a      	cmp	r3, #10
 8012a62:	d003      	beq.n	8012a6c <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8012a68:	2b05      	cmp	r3, #5
 8012a6a:	d117      	bne.n	8012a9c <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8012a6c:	6878      	ldr	r0, [r7, #4]
 8012a6e:	f000 fb85 	bl	801317c <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	899b      	ldrh	r3, [r3, #12]
 8012a76:	461a      	mov	r2, r3
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	8a5b      	ldrh	r3, [r3, #18]
 8012a7c:	1ad3      	subs	r3, r2, r3
 8012a7e:	2b01      	cmp	r3, #1
 8012a80:	dd0c      	ble.n	8012a9c <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	899b      	ldrh	r3, [r3, #12]
 8012a86:	461a      	mov	r2, r3
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	8a5b      	ldrh	r3, [r3, #18]
 8012a8c:	1ad3      	subs	r3, r2, r3
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	da00      	bge.n	8012a94 <dhcp_t1_timeout+0x4e>
 8012a92:	3301      	adds	r3, #1
 8012a94:	105b      	asrs	r3, r3, #1
 8012a96:	b29a      	uxth	r2, r3
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8012a9c:	bf00      	nop
 8012a9e:	3710      	adds	r7, #16
 8012aa0:	46bd      	mov	sp, r7
 8012aa2:	bd80      	pop	{r7, pc}

08012aa4 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8012aa4:	b580      	push	{r7, lr}
 8012aa6:	b084      	sub	sp, #16
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012ab0:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8012ab2:	68fb      	ldr	r3, [r7, #12]
 8012ab4:	795b      	ldrb	r3, [r3, #5]
 8012ab6:	2b01      	cmp	r3, #1
 8012ab8:	d00b      	beq.n	8012ad2 <dhcp_t2_timeout+0x2e>
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	795b      	ldrb	r3, [r3, #5]
 8012abe:	2b0a      	cmp	r3, #10
 8012ac0:	d007      	beq.n	8012ad2 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8012ac6:	2b05      	cmp	r3, #5
 8012ac8:	d003      	beq.n	8012ad2 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	795b      	ldrb	r3, [r3, #5]
 8012ace:	2b04      	cmp	r3, #4
 8012ad0:	d117      	bne.n	8012b02 <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8012ad2:	6878      	ldr	r0, [r7, #4]
 8012ad4:	f000 fbee 	bl	80132b4 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	8a9b      	ldrh	r3, [r3, #20]
 8012adc:	461a      	mov	r2, r3
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	8a5b      	ldrh	r3, [r3, #18]
 8012ae2:	1ad3      	subs	r3, r2, r3
 8012ae4:	2b01      	cmp	r3, #1
 8012ae6:	dd0c      	ble.n	8012b02 <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8012ae8:	68fb      	ldr	r3, [r7, #12]
 8012aea:	8a9b      	ldrh	r3, [r3, #20]
 8012aec:	461a      	mov	r2, r3
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	8a5b      	ldrh	r3, [r3, #18]
 8012af2:	1ad3      	subs	r3, r2, r3
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	da00      	bge.n	8012afa <dhcp_t2_timeout+0x56>
 8012af8:	3301      	adds	r3, #1
 8012afa:	105b      	asrs	r3, r3, #1
 8012afc:	b29a      	uxth	r2, r3
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8012b02:	bf00      	nop
 8012b04:	3710      	adds	r7, #16
 8012b06:	46bd      	mov	sp, r7
 8012b08:	bd80      	pop	{r7, pc}
	...

08012b0c <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b084      	sub	sp, #16
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
 8012b14:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b1a:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	2200      	movs	r2, #0
 8012b20:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	2200      	movs	r2, #0
 8012b26:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8012b28:	4b26      	ldr	r3, [pc, #152]	; (8012bc4 <dhcp_handle_ack+0xb8>)
 8012b2a:	78db      	ldrb	r3, [r3, #3]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d003      	beq.n	8012b38 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 8012b30:	4b25      	ldr	r3, [pc, #148]	; (8012bc8 <dhcp_handle_ack+0xbc>)
 8012b32:	68da      	ldr	r2, [r3, #12]
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8012b38:	4b22      	ldr	r3, [pc, #136]	; (8012bc4 <dhcp_handle_ack+0xb8>)
 8012b3a:	791b      	ldrb	r3, [r3, #4]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d004      	beq.n	8012b4a <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8012b40:	4b21      	ldr	r3, [pc, #132]	; (8012bc8 <dhcp_handle_ack+0xbc>)
 8012b42:	691a      	ldr	r2, [r3, #16]
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	62da      	str	r2, [r3, #44]	; 0x2c
 8012b48:	e004      	b.n	8012b54 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b4e:	085a      	lsrs	r2, r3, #1
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8012b54:	4b1b      	ldr	r3, [pc, #108]	; (8012bc4 <dhcp_handle_ack+0xb8>)
 8012b56:	795b      	ldrb	r3, [r3, #5]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d004      	beq.n	8012b66 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8012b5c:	4b1a      	ldr	r3, [pc, #104]	; (8012bc8 <dhcp_handle_ack+0xbc>)
 8012b5e:	695a      	ldr	r2, [r3, #20]
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	631a      	str	r2, [r3, #48]	; 0x30
 8012b64:	e007      	b.n	8012b76 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	00db      	lsls	r3, r3, #3
 8012b6e:	1a9b      	subs	r3, r3, r2
 8012b70:	08da      	lsrs	r2, r3, #3
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8012b76:	683b      	ldr	r3, [r7, #0]
 8012b78:	691a      	ldr	r2, [r3, #16]
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8012b7e:	4b11      	ldr	r3, [pc, #68]	; (8012bc4 <dhcp_handle_ack+0xb8>)
 8012b80:	799b      	ldrb	r3, [r3, #6]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d00b      	beq.n	8012b9e <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8012b86:	4b10      	ldr	r3, [pc, #64]	; (8012bc8 <dhcp_handle_ack+0xbc>)
 8012b88:	699b      	ldr	r3, [r3, #24]
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7f7 fec5 	bl	800a91a <lwip_htonl>
 8012b90:	4602      	mov	r2, r0
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	2201      	movs	r2, #1
 8012b9a:	71da      	strb	r2, [r3, #7]
 8012b9c:	e002      	b.n	8012ba4 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8012ba4:	4b07      	ldr	r3, [pc, #28]	; (8012bc4 <dhcp_handle_ack+0xb8>)
 8012ba6:	79db      	ldrb	r3, [r3, #7]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d007      	beq.n	8012bbc <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8012bac:	4b06      	ldr	r3, [pc, #24]	; (8012bc8 <dhcp_handle_ack+0xbc>)
 8012bae:	69db      	ldr	r3, [r3, #28]
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	f7f7 feb2 	bl	800a91a <lwip_htonl>
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8012bbc:	bf00      	nop
 8012bbe:	3710      	adds	r7, #16
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	bd80      	pop	{r7, pc}
 8012bc4:	20012ccc 	.word	0x20012ccc
 8012bc8:	20012cd4 	.word	0x20012cd4

08012bcc <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b084      	sub	sp, #16
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d109      	bne.n	8012bee <dhcp_start+0x22>
 8012bda:	4b37      	ldr	r3, [pc, #220]	; (8012cb8 <dhcp_start+0xec>)
 8012bdc:	f240 22e7 	movw	r2, #743	; 0x2e7
 8012be0:	4936      	ldr	r1, [pc, #216]	; (8012cbc <dhcp_start+0xf0>)
 8012be2:	4837      	ldr	r0, [pc, #220]	; (8012cc0 <dhcp_start+0xf4>)
 8012be4:	f004 fb82 	bl	80172ec <iprintf>
 8012be8:	f06f 030f 	mvn.w	r3, #15
 8012bec:	e060      	b.n	8012cb0 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012bf4:	f003 0301 	and.w	r3, r3, #1
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d109      	bne.n	8012c10 <dhcp_start+0x44>
 8012bfc:	4b2e      	ldr	r3, [pc, #184]	; (8012cb8 <dhcp_start+0xec>)
 8012bfe:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8012c02:	4930      	ldr	r1, [pc, #192]	; (8012cc4 <dhcp_start+0xf8>)
 8012c04:	482e      	ldr	r0, [pc, #184]	; (8012cc0 <dhcp_start+0xf4>)
 8012c06:	f004 fb71 	bl	80172ec <iprintf>
 8012c0a:	f06f 030f 	mvn.w	r3, #15
 8012c0e:	e04f      	b.n	8012cb0 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c14:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012c1a:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8012c1e:	d202      	bcs.n	8012c26 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8012c20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c24:	e044      	b.n	8012cb0 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d10d      	bne.n	8012c48 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8012c2c:	2034      	movs	r0, #52	; 0x34
 8012c2e:	f7f8 f993 	bl	800af58 <mem_malloc>
 8012c32:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d102      	bne.n	8012c40 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 8012c3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c3e:	e037      	b.n	8012cb0 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	68fa      	ldr	r2, [r7, #12]
 8012c44:	625a      	str	r2, [r3, #36]	; 0x24
 8012c46:	e005      	b.n	8012c54 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	791b      	ldrb	r3, [r3, #4]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d001      	beq.n	8012c54 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8012c50:	f7ff fc90 	bl	8012574 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8012c54:	2234      	movs	r2, #52	; 0x34
 8012c56:	2100      	movs	r1, #0
 8012c58:	68f8      	ldr	r0, [r7, #12]
 8012c5a:	f003 fefb 	bl	8016a54 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8012c5e:	f7ff fc37 	bl	80124d0 <dhcp_inc_pcb_refcount>
 8012c62:	4603      	mov	r3, r0
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d002      	beq.n	8012c6e <dhcp_start+0xa2>
    return ERR_MEM;
 8012c68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c6c:	e020      	b.n	8012cb0 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	2201      	movs	r2, #1
 8012c72:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012c7a:	f003 0304 	and.w	r3, r3, #4
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d105      	bne.n	8012c8e <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 8012c82:	2102      	movs	r1, #2
 8012c84:	68f8      	ldr	r0, [r7, #12]
 8012c86:	f000 fd01 	bl	801368c <dhcp_set_state>
    return ERR_OK;
 8012c8a:	2300      	movs	r3, #0
 8012c8c:	e010      	b.n	8012cb0 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8012c8e:	6878      	ldr	r0, [r7, #4]
 8012c90:	f000 f8f8 	bl	8012e84 <dhcp_discover>
 8012c94:	4603      	mov	r3, r0
 8012c96:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8012c98:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d005      	beq.n	8012cac <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8012ca0:	6878      	ldr	r0, [r7, #4]
 8012ca2:	f000 fc59 	bl	8013558 <dhcp_release_and_stop>
    return ERR_MEM;
 8012ca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012caa:	e001      	b.n	8012cb0 <dhcp_start+0xe4>
  }
  return result;
 8012cac:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	3710      	adds	r7, #16
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	bd80      	pop	{r7, pc}
 8012cb8:	0801bb84 	.word	0x0801bb84
 8012cbc:	0801bc68 	.word	0x0801bc68
 8012cc0:	0801bbe4 	.word	0x0801bbe4
 8012cc4:	0801bcac 	.word	0x0801bcac

08012cc8 <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 8012cc8:	b580      	push	{r7, lr}
 8012cca:	b084      	sub	sp, #16
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012cd4:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d025      	beq.n	8012d28 <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	795b      	ldrb	r3, [r3, #5]
 8012ce0:	2b0a      	cmp	r3, #10
 8012ce2:	d008      	beq.n	8012cf6 <dhcp_network_changed+0x2e>
 8012ce4:	2b0a      	cmp	r3, #10
 8012ce6:	dc0d      	bgt.n	8012d04 <dhcp_network_changed+0x3c>
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d01f      	beq.n	8012d2c <dhcp_network_changed+0x64>
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	db09      	blt.n	8012d04 <dhcp_network_changed+0x3c>
 8012cf0:	3b03      	subs	r3, #3
 8012cf2:	2b02      	cmp	r3, #2
 8012cf4:	d806      	bhi.n	8012d04 <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	2200      	movs	r2, #0
 8012cfa:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 8012cfc:	6878      	ldr	r0, [r7, #4]
 8012cfe:	f000 fb75 	bl	80133ec <dhcp_reboot>
      break;
 8012d02:	e014      	b.n	8012d2e <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	795b      	ldrb	r3, [r3, #5]
 8012d08:	2b0c      	cmp	r3, #12
 8012d0a:	d906      	bls.n	8012d1a <dhcp_network_changed+0x52>
 8012d0c:	4b09      	ldr	r3, [pc, #36]	; (8012d34 <dhcp_network_changed+0x6c>)
 8012d0e:	f240 326d 	movw	r2, #877	; 0x36d
 8012d12:	4909      	ldr	r1, [pc, #36]	; (8012d38 <dhcp_network_changed+0x70>)
 8012d14:	4809      	ldr	r0, [pc, #36]	; (8012d3c <dhcp_network_changed+0x74>)
 8012d16:	f004 fae9 	bl	80172ec <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	2200      	movs	r2, #0
 8012d1e:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f000 f8af 	bl	8012e84 <dhcp_discover>
      break;
 8012d26:	e002      	b.n	8012d2e <dhcp_network_changed+0x66>
    return;
 8012d28:	bf00      	nop
 8012d2a:	e000      	b.n	8012d2e <dhcp_network_changed+0x66>
      break;
 8012d2c:	bf00      	nop
  }
}
 8012d2e:	3710      	adds	r7, #16
 8012d30:	46bd      	mov	sp, r7
 8012d32:	bd80      	pop	{r7, pc}
 8012d34:	0801bb84 	.word	0x0801bb84
 8012d38:	0801bcd0 	.word	0x0801bcd0
 8012d3c:	0801bbe4 	.word	0x0801bbe4

08012d40 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8012d40:	b580      	push	{r7, lr}
 8012d42:	b084      	sub	sp, #16
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	6078      	str	r0, [r7, #4]
 8012d48:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d107      	bne.n	8012d60 <dhcp_arp_reply+0x20>
 8012d50:	4b0e      	ldr	r3, [pc, #56]	; (8012d8c <dhcp_arp_reply+0x4c>)
 8012d52:	f240 328b 	movw	r2, #907	; 0x38b
 8012d56:	490e      	ldr	r1, [pc, #56]	; (8012d90 <dhcp_arp_reply+0x50>)
 8012d58:	480e      	ldr	r0, [pc, #56]	; (8012d94 <dhcp_arp_reply+0x54>)
 8012d5a:	f004 fac7 	bl	80172ec <iprintf>
 8012d5e:	e012      	b.n	8012d86 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d64:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d00c      	beq.n	8012d86 <dhcp_arp_reply+0x46>
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	795b      	ldrb	r3, [r3, #5]
 8012d70:	2b08      	cmp	r3, #8
 8012d72:	d108      	bne.n	8012d86 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8012d74:	683b      	ldr	r3, [r7, #0]
 8012d76:	681a      	ldr	r2, [r3, #0]
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	69db      	ldr	r3, [r3, #28]
 8012d7c:	429a      	cmp	r2, r3
 8012d7e:	d102      	bne.n	8012d86 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8012d80:	6878      	ldr	r0, [r7, #4]
 8012d82:	f000 f809 	bl	8012d98 <dhcp_decline>
    }
  }
}
 8012d86:	3710      	adds	r7, #16
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	bd80      	pop	{r7, pc}
 8012d8c:	0801bb84 	.word	0x0801bb84
 8012d90:	0801bc68 	.word	0x0801bc68
 8012d94:	0801bbe4 	.word	0x0801bbe4

08012d98 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8012d98:	b5b0      	push	{r4, r5, r7, lr}
 8012d9a:	b08a      	sub	sp, #40	; 0x28
 8012d9c:	af02      	add	r7, sp, #8
 8012d9e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012da4:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8012da6:	210c      	movs	r1, #12
 8012da8:	69b8      	ldr	r0, [r7, #24]
 8012daa:	f000 fc6f 	bl	801368c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8012dae:	f107 030c 	add.w	r3, r7, #12
 8012db2:	2204      	movs	r2, #4
 8012db4:	69b9      	ldr	r1, [r7, #24]
 8012db6:	6878      	ldr	r0, [r7, #4]
 8012db8:	f001 f8f4 	bl	8013fa4 <dhcp_create_msg>
 8012dbc:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8012dbe:	697b      	ldr	r3, [r7, #20]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d035      	beq.n	8012e30 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8012dc4:	697b      	ldr	r3, [r7, #20]
 8012dc6:	685b      	ldr	r3, [r3, #4]
 8012dc8:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8012dca:	89b8      	ldrh	r0, [r7, #12]
 8012dcc:	693b      	ldr	r3, [r7, #16]
 8012dce:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012dd2:	2304      	movs	r3, #4
 8012dd4:	2232      	movs	r2, #50	; 0x32
 8012dd6:	f000 fc73 	bl	80136c0 <dhcp_option>
 8012dda:	4603      	mov	r3, r0
 8012ddc:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8012dde:	89bc      	ldrh	r4, [r7, #12]
 8012de0:	693b      	ldr	r3, [r7, #16]
 8012de2:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8012de6:	69bb      	ldr	r3, [r7, #24]
 8012de8:	69db      	ldr	r3, [r3, #28]
 8012dea:	4618      	mov	r0, r3
 8012dec:	f7f7 fd95 	bl	800a91a <lwip_htonl>
 8012df0:	4603      	mov	r3, r0
 8012df2:	461a      	mov	r2, r3
 8012df4:	4629      	mov	r1, r5
 8012df6:	4620      	mov	r0, r4
 8012df8:	f000 fcee 	bl	80137d8 <dhcp_option_long>
 8012dfc:	4603      	mov	r3, r0
 8012dfe:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8012e00:	89b8      	ldrh	r0, [r7, #12]
 8012e02:	693b      	ldr	r3, [r7, #16]
 8012e04:	33f0      	adds	r3, #240	; 0xf0
 8012e06:	697a      	ldr	r2, [r7, #20]
 8012e08:	4619      	mov	r1, r3
 8012e0a:	f001 f9a1 	bl	8014150 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8012e0e:	4b19      	ldr	r3, [pc, #100]	; (8012e74 <dhcp_decline+0xdc>)
 8012e10:	6818      	ldr	r0, [r3, #0]
 8012e12:	4b19      	ldr	r3, [pc, #100]	; (8012e78 <dhcp_decline+0xe0>)
 8012e14:	9301      	str	r3, [sp, #4]
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	9300      	str	r3, [sp, #0]
 8012e1a:	2343      	movs	r3, #67	; 0x43
 8012e1c:	4a17      	ldr	r2, [pc, #92]	; (8012e7c <dhcp_decline+0xe4>)
 8012e1e:	6979      	ldr	r1, [r7, #20]
 8012e20:	f7ff f8d0 	bl	8011fc4 <udp_sendto_if_src>
 8012e24:	4603      	mov	r3, r0
 8012e26:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8012e28:	6978      	ldr	r0, [r7, #20]
 8012e2a:	f7f9 f919 	bl	800c060 <pbuf_free>
 8012e2e:	e001      	b.n	8012e34 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8012e30:	23ff      	movs	r3, #255	; 0xff
 8012e32:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8012e34:	69bb      	ldr	r3, [r7, #24]
 8012e36:	799b      	ldrb	r3, [r3, #6]
 8012e38:	2bff      	cmp	r3, #255	; 0xff
 8012e3a:	d005      	beq.n	8012e48 <dhcp_decline+0xb0>
    dhcp->tries++;
 8012e3c:	69bb      	ldr	r3, [r7, #24]
 8012e3e:	799b      	ldrb	r3, [r3, #6]
 8012e40:	3301      	adds	r3, #1
 8012e42:	b2da      	uxtb	r2, r3
 8012e44:	69bb      	ldr	r3, [r7, #24]
 8012e46:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8012e48:	f242 7310 	movw	r3, #10000	; 0x2710
 8012e4c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8012e4e:	89fb      	ldrh	r3, [r7, #14]
 8012e50:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8012e54:	4a0a      	ldr	r2, [pc, #40]	; (8012e80 <dhcp_decline+0xe8>)
 8012e56:	fb82 1203 	smull	r1, r2, r2, r3
 8012e5a:	1152      	asrs	r2, r2, #5
 8012e5c:	17db      	asrs	r3, r3, #31
 8012e5e:	1ad3      	subs	r3, r2, r3
 8012e60:	b29a      	uxth	r2, r3
 8012e62:	69bb      	ldr	r3, [r7, #24]
 8012e64:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8012e66:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	3720      	adds	r7, #32
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	bdb0      	pop	{r4, r5, r7, pc}
 8012e72:	bf00      	nop
 8012e74:	20004bb4 	.word	0x20004bb4
 8012e78:	0801c798 	.word	0x0801c798
 8012e7c:	0801c79c 	.word	0x0801c79c
 8012e80:	10624dd3 	.word	0x10624dd3

08012e84 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b08a      	sub	sp, #40	; 0x28
 8012e88:	af02      	add	r7, sp, #8
 8012e8a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e90:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8012e92:	2300      	movs	r3, #0
 8012e94:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	2200      	movs	r2, #0
 8012e9a:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8012e9c:	2106      	movs	r1, #6
 8012e9e:	69b8      	ldr	r0, [r7, #24]
 8012ea0:	f000 fbf4 	bl	801368c <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8012ea4:	f107 0308 	add.w	r3, r7, #8
 8012ea8:	2201      	movs	r2, #1
 8012eaa:	69b9      	ldr	r1, [r7, #24]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f001 f879 	bl	8013fa4 <dhcp_create_msg>
 8012eb2:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8012eb4:	693b      	ldr	r3, [r7, #16]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d04b      	beq.n	8012f52 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8012eba:	693b      	ldr	r3, [r7, #16]
 8012ebc:	685b      	ldr	r3, [r3, #4]
 8012ebe:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8012ec0:	8938      	ldrh	r0, [r7, #8]
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012ec8:	2302      	movs	r3, #2
 8012eca:	2239      	movs	r2, #57	; 0x39
 8012ecc:	f000 fbf8 	bl	80136c0 <dhcp_option>
 8012ed0:	4603      	mov	r3, r0
 8012ed2:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8012ed4:	8938      	ldrh	r0, [r7, #8]
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012ee0:	461a      	mov	r2, r3
 8012ee2:	f000 fc47 	bl	8013774 <dhcp_option_short>
 8012ee6:	4603      	mov	r3, r0
 8012ee8:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8012eea:	8938      	ldrh	r0, [r7, #8]
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012ef2:	2303      	movs	r3, #3
 8012ef4:	2237      	movs	r2, #55	; 0x37
 8012ef6:	f000 fbe3 	bl	80136c0 <dhcp_option>
 8012efa:	4603      	mov	r3, r0
 8012efc:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8012efe:	2300      	movs	r3, #0
 8012f00:	77fb      	strb	r3, [r7, #31]
 8012f02:	e00e      	b.n	8012f22 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8012f04:	8938      	ldrh	r0, [r7, #8]
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8012f0c:	7ffb      	ldrb	r3, [r7, #31]
 8012f0e:	4a29      	ldr	r2, [pc, #164]	; (8012fb4 <dhcp_discover+0x130>)
 8012f10:	5cd3      	ldrb	r3, [r2, r3]
 8012f12:	461a      	mov	r2, r3
 8012f14:	f000 fc08 	bl	8013728 <dhcp_option_byte>
 8012f18:	4603      	mov	r3, r0
 8012f1a:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8012f1c:	7ffb      	ldrb	r3, [r7, #31]
 8012f1e:	3301      	adds	r3, #1
 8012f20:	77fb      	strb	r3, [r7, #31]
 8012f22:	7ffb      	ldrb	r3, [r7, #31]
 8012f24:	2b02      	cmp	r3, #2
 8012f26:	d9ed      	bls.n	8012f04 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8012f28:	8938      	ldrh	r0, [r7, #8]
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	33f0      	adds	r3, #240	; 0xf0
 8012f2e:	693a      	ldr	r2, [r7, #16]
 8012f30:	4619      	mov	r1, r3
 8012f32:	f001 f90d 	bl	8014150 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8012f36:	4b20      	ldr	r3, [pc, #128]	; (8012fb8 <dhcp_discover+0x134>)
 8012f38:	6818      	ldr	r0, [r3, #0]
 8012f3a:	4b20      	ldr	r3, [pc, #128]	; (8012fbc <dhcp_discover+0x138>)
 8012f3c:	9301      	str	r3, [sp, #4]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	9300      	str	r3, [sp, #0]
 8012f42:	2343      	movs	r3, #67	; 0x43
 8012f44:	4a1e      	ldr	r2, [pc, #120]	; (8012fc0 <dhcp_discover+0x13c>)
 8012f46:	6939      	ldr	r1, [r7, #16]
 8012f48:	f7ff f83c 	bl	8011fc4 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8012f4c:	6938      	ldr	r0, [r7, #16]
 8012f4e:	f7f9 f887 	bl	800c060 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 8012f52:	69bb      	ldr	r3, [r7, #24]
 8012f54:	799b      	ldrb	r3, [r3, #6]
 8012f56:	2bff      	cmp	r3, #255	; 0xff
 8012f58:	d005      	beq.n	8012f66 <dhcp_discover+0xe2>
    dhcp->tries++;
 8012f5a:	69bb      	ldr	r3, [r7, #24]
 8012f5c:	799b      	ldrb	r3, [r3, #6]
 8012f5e:	3301      	adds	r3, #1
 8012f60:	b2da      	uxtb	r2, r3
 8012f62:	69bb      	ldr	r3, [r7, #24]
 8012f64:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8012f66:	69bb      	ldr	r3, [r7, #24]
 8012f68:	799b      	ldrb	r3, [r3, #6]
 8012f6a:	2b05      	cmp	r3, #5
 8012f6c:	d80d      	bhi.n	8012f8a <dhcp_discover+0x106>
 8012f6e:	69bb      	ldr	r3, [r7, #24]
 8012f70:	799b      	ldrb	r3, [r3, #6]
 8012f72:	461a      	mov	r2, r3
 8012f74:	2301      	movs	r3, #1
 8012f76:	4093      	lsls	r3, r2
 8012f78:	b29b      	uxth	r3, r3
 8012f7a:	461a      	mov	r2, r3
 8012f7c:	0152      	lsls	r2, r2, #5
 8012f7e:	1ad2      	subs	r2, r2, r3
 8012f80:	0092      	lsls	r2, r2, #2
 8012f82:	4413      	add	r3, r2
 8012f84:	00db      	lsls	r3, r3, #3
 8012f86:	b29b      	uxth	r3, r3
 8012f88:	e001      	b.n	8012f8e <dhcp_discover+0x10a>
 8012f8a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8012f8e:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8012f90:	897b      	ldrh	r3, [r7, #10]
 8012f92:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8012f96:	4a0b      	ldr	r2, [pc, #44]	; (8012fc4 <dhcp_discover+0x140>)
 8012f98:	fb82 1203 	smull	r1, r2, r2, r3
 8012f9c:	1152      	asrs	r2, r2, #5
 8012f9e:	17db      	asrs	r3, r3, #31
 8012fa0:	1ad3      	subs	r3, r2, r3
 8012fa2:	b29a      	uxth	r2, r3
 8012fa4:	69bb      	ldr	r3, [r7, #24]
 8012fa6:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8012fa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012fac:	4618      	mov	r0, r3
 8012fae:	3720      	adds	r7, #32
 8012fb0:	46bd      	mov	sp, r7
 8012fb2:	bd80      	pop	{r7, pc}
 8012fb4:	2000001c 	.word	0x2000001c
 8012fb8:	20004bb4 	.word	0x20004bb4
 8012fbc:	0801c798 	.word	0x0801c798
 8012fc0:	0801c79c 	.word	0x0801c79c
 8012fc4:	10624dd3 	.word	0x10624dd3

08012fc8 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b088      	sub	sp, #32
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d107      	bne.n	8012fe6 <dhcp_bind+0x1e>
 8012fd6:	4b64      	ldr	r3, [pc, #400]	; (8013168 <dhcp_bind+0x1a0>)
 8012fd8:	f240 4215 	movw	r2, #1045	; 0x415
 8012fdc:	4963      	ldr	r1, [pc, #396]	; (801316c <dhcp_bind+0x1a4>)
 8012fde:	4864      	ldr	r0, [pc, #400]	; (8013170 <dhcp_bind+0x1a8>)
 8012fe0:	f004 f984 	bl	80172ec <iprintf>
 8012fe4:	e0bc      	b.n	8013160 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012fea:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8012fec:	69bb      	ldr	r3, [r7, #24]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d107      	bne.n	8013002 <dhcp_bind+0x3a>
 8012ff2:	4b5d      	ldr	r3, [pc, #372]	; (8013168 <dhcp_bind+0x1a0>)
 8012ff4:	f240 4217 	movw	r2, #1047	; 0x417
 8012ff8:	495e      	ldr	r1, [pc, #376]	; (8013174 <dhcp_bind+0x1ac>)
 8012ffa:	485d      	ldr	r0, [pc, #372]	; (8013170 <dhcp_bind+0x1a8>)
 8012ffc:	f004 f976 	bl	80172ec <iprintf>
 8013000:	e0ae      	b.n	8013160 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 8013002:	69bb      	ldr	r3, [r7, #24]
 8013004:	2200      	movs	r2, #0
 8013006:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8013008:	69bb      	ldr	r3, [r7, #24]
 801300a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801300c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013010:	d019      	beq.n	8013046 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8013012:	69bb      	ldr	r3, [r7, #24]
 8013014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013016:	331e      	adds	r3, #30
 8013018:	4a57      	ldr	r2, [pc, #348]	; (8013178 <dhcp_bind+0x1b0>)
 801301a:	fba2 2303 	umull	r2, r3, r2, r3
 801301e:	095b      	lsrs	r3, r3, #5
 8013020:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8013022:	69fb      	ldr	r3, [r7, #28]
 8013024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013028:	d302      	bcc.n	8013030 <dhcp_bind+0x68>
      timeout = 0xffff;
 801302a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801302e:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 8013030:	69fb      	ldr	r3, [r7, #28]
 8013032:	b29a      	uxth	r2, r3
 8013034:	69bb      	ldr	r3, [r7, #24]
 8013036:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8013038:	69bb      	ldr	r3, [r7, #24]
 801303a:	8a9b      	ldrh	r3, [r3, #20]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d102      	bne.n	8013046 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 8013040:	69bb      	ldr	r3, [r7, #24]
 8013042:	2201      	movs	r2, #1
 8013044:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8013046:	69bb      	ldr	r3, [r7, #24]
 8013048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801304a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801304e:	d01d      	beq.n	801308c <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8013050:	69bb      	ldr	r3, [r7, #24]
 8013052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013054:	331e      	adds	r3, #30
 8013056:	4a48      	ldr	r2, [pc, #288]	; (8013178 <dhcp_bind+0x1b0>)
 8013058:	fba2 2303 	umull	r2, r3, r2, r3
 801305c:	095b      	lsrs	r3, r3, #5
 801305e:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8013060:	69fb      	ldr	r3, [r7, #28]
 8013062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013066:	d302      	bcc.n	801306e <dhcp_bind+0xa6>
      timeout = 0xffff;
 8013068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801306c:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 801306e:	69fb      	ldr	r3, [r7, #28]
 8013070:	b29a      	uxth	r2, r3
 8013072:	69bb      	ldr	r3, [r7, #24]
 8013074:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 8013076:	69bb      	ldr	r3, [r7, #24]
 8013078:	895b      	ldrh	r3, [r3, #10]
 801307a:	2b00      	cmp	r3, #0
 801307c:	d102      	bne.n	8013084 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 801307e:	69bb      	ldr	r3, [r7, #24]
 8013080:	2201      	movs	r2, #1
 8013082:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8013084:	69bb      	ldr	r3, [r7, #24]
 8013086:	895a      	ldrh	r2, [r3, #10]
 8013088:	69bb      	ldr	r3, [r7, #24]
 801308a:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801308c:	69bb      	ldr	r3, [r7, #24]
 801308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013090:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013094:	d01d      	beq.n	80130d2 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8013096:	69bb      	ldr	r3, [r7, #24]
 8013098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801309a:	331e      	adds	r3, #30
 801309c:	4a36      	ldr	r2, [pc, #216]	; (8013178 <dhcp_bind+0x1b0>)
 801309e:	fba2 2303 	umull	r2, r3, r2, r3
 80130a2:	095b      	lsrs	r3, r3, #5
 80130a4:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80130a6:	69fb      	ldr	r3, [r7, #28]
 80130a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130ac:	d302      	bcc.n	80130b4 <dhcp_bind+0xec>
      timeout = 0xffff;
 80130ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80130b2:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 80130b4:	69fb      	ldr	r3, [r7, #28]
 80130b6:	b29a      	uxth	r2, r3
 80130b8:	69bb      	ldr	r3, [r7, #24]
 80130ba:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 80130bc:	69bb      	ldr	r3, [r7, #24]
 80130be:	899b      	ldrh	r3, [r3, #12]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d102      	bne.n	80130ca <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 80130c4:	69bb      	ldr	r3, [r7, #24]
 80130c6:	2201      	movs	r2, #1
 80130c8:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 80130ca:	69bb      	ldr	r3, [r7, #24]
 80130cc:	899a      	ldrh	r2, [r3, #12]
 80130ce:	69bb      	ldr	r3, [r7, #24]
 80130d0:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80130d2:	69bb      	ldr	r3, [r7, #24]
 80130d4:	895a      	ldrh	r2, [r3, #10]
 80130d6:	69bb      	ldr	r3, [r7, #24]
 80130d8:	899b      	ldrh	r3, [r3, #12]
 80130da:	429a      	cmp	r2, r3
 80130dc:	d306      	bcc.n	80130ec <dhcp_bind+0x124>
 80130de:	69bb      	ldr	r3, [r7, #24]
 80130e0:	899b      	ldrh	r3, [r3, #12]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d002      	beq.n	80130ec <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 80130e6:	69bb      	ldr	r3, [r7, #24]
 80130e8:	2200      	movs	r2, #0
 80130ea:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 80130ec:	69bb      	ldr	r3, [r7, #24]
 80130ee:	79db      	ldrb	r3, [r3, #7]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d003      	beq.n	80130fc <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 80130f4:	69bb      	ldr	r3, [r7, #24]
 80130f6:	6a1b      	ldr	r3, [r3, #32]
 80130f8:	613b      	str	r3, [r7, #16]
 80130fa:	e014      	b.n	8013126 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 80130fc:	69bb      	ldr	r3, [r7, #24]
 80130fe:	331c      	adds	r3, #28
 8013100:	781b      	ldrb	r3, [r3, #0]
 8013102:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8013104:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013108:	2b00      	cmp	r3, #0
 801310a:	db02      	blt.n	8013112 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801310c:	23ff      	movs	r3, #255	; 0xff
 801310e:	613b      	str	r3, [r7, #16]
 8013110:	e009      	b.n	8013126 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 8013112:	7dfb      	ldrb	r3, [r7, #23]
 8013114:	2bbf      	cmp	r3, #191	; 0xbf
 8013116:	d903      	bls.n	8013120 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8013118:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801311c:	613b      	str	r3, [r7, #16]
 801311e:	e002      	b.n	8013126 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8013120:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013124:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8013126:	69bb      	ldr	r3, [r7, #24]
 8013128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801312a:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d108      	bne.n	8013144 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8013132:	69bb      	ldr	r3, [r7, #24]
 8013134:	69da      	ldr	r2, [r3, #28]
 8013136:	693b      	ldr	r3, [r7, #16]
 8013138:	4013      	ands	r3, r2
 801313a:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013142:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8013144:	210a      	movs	r1, #10
 8013146:	69b8      	ldr	r0, [r7, #24]
 8013148:	f000 faa0 	bl	801368c <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801314c:	69bb      	ldr	r3, [r7, #24]
 801314e:	f103 011c 	add.w	r1, r3, #28
 8013152:	f107 030c 	add.w	r3, r7, #12
 8013156:	f107 0210 	add.w	r2, r7, #16
 801315a:	6878      	ldr	r0, [r7, #4]
 801315c:	f7f8 fa72 	bl	800b644 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8013160:	3720      	adds	r7, #32
 8013162:	46bd      	mov	sp, r7
 8013164:	bd80      	pop	{r7, pc}
 8013166:	bf00      	nop
 8013168:	0801bb84 	.word	0x0801bb84
 801316c:	0801bce4 	.word	0x0801bce4
 8013170:	0801bbe4 	.word	0x0801bbe4
 8013174:	0801bd00 	.word	0x0801bd00
 8013178:	88888889 	.word	0x88888889

0801317c <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 801317c:	b580      	push	{r7, lr}
 801317e:	b08a      	sub	sp, #40	; 0x28
 8013180:	af02      	add	r7, sp, #8
 8013182:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013188:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 801318a:	2105      	movs	r1, #5
 801318c:	69b8      	ldr	r0, [r7, #24]
 801318e:	f000 fa7d 	bl	801368c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8013192:	f107 030c 	add.w	r3, r7, #12
 8013196:	2203      	movs	r2, #3
 8013198:	69b9      	ldr	r1, [r7, #24]
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f000 ff02 	bl	8013fa4 <dhcp_create_msg>
 80131a0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d04e      	beq.n	8013246 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80131a8:	697b      	ldr	r3, [r7, #20]
 80131aa:	685b      	ldr	r3, [r3, #4]
 80131ac:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80131ae:	89b8      	ldrh	r0, [r7, #12]
 80131b0:	693b      	ldr	r3, [r7, #16]
 80131b2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80131b6:	2302      	movs	r3, #2
 80131b8:	2239      	movs	r2, #57	; 0x39
 80131ba:	f000 fa81 	bl	80136c0 <dhcp_option>
 80131be:	4603      	mov	r3, r0
 80131c0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80131c2:	89b8      	ldrh	r0, [r7, #12]
 80131c4:	693b      	ldr	r3, [r7, #16]
 80131c6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80131ce:	461a      	mov	r2, r3
 80131d0:	f000 fad0 	bl	8013774 <dhcp_option_short>
 80131d4:	4603      	mov	r3, r0
 80131d6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80131d8:	89b8      	ldrh	r0, [r7, #12]
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80131e0:	2303      	movs	r3, #3
 80131e2:	2237      	movs	r2, #55	; 0x37
 80131e4:	f000 fa6c 	bl	80136c0 <dhcp_option>
 80131e8:	4603      	mov	r3, r0
 80131ea:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80131ec:	2300      	movs	r3, #0
 80131ee:	77bb      	strb	r3, [r7, #30]
 80131f0:	e00e      	b.n	8013210 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80131f2:	89b8      	ldrh	r0, [r7, #12]
 80131f4:	693b      	ldr	r3, [r7, #16]
 80131f6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80131fa:	7fbb      	ldrb	r3, [r7, #30]
 80131fc:	4a2a      	ldr	r2, [pc, #168]	; (80132a8 <dhcp_renew+0x12c>)
 80131fe:	5cd3      	ldrb	r3, [r2, r3]
 8013200:	461a      	mov	r2, r3
 8013202:	f000 fa91 	bl	8013728 <dhcp_option_byte>
 8013206:	4603      	mov	r3, r0
 8013208:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801320a:	7fbb      	ldrb	r3, [r7, #30]
 801320c:	3301      	adds	r3, #1
 801320e:	77bb      	strb	r3, [r7, #30]
 8013210:	7fbb      	ldrb	r3, [r7, #30]
 8013212:	2b02      	cmp	r3, #2
 8013214:	d9ed      	bls.n	80131f2 <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8013216:	89b8      	ldrh	r0, [r7, #12]
 8013218:	693b      	ldr	r3, [r7, #16]
 801321a:	33f0      	adds	r3, #240	; 0xf0
 801321c:	697a      	ldr	r2, [r7, #20]
 801321e:	4619      	mov	r1, r3
 8013220:	f000 ff96 	bl	8014150 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8013224:	4b21      	ldr	r3, [pc, #132]	; (80132ac <dhcp_renew+0x130>)
 8013226:	6818      	ldr	r0, [r3, #0]
 8013228:	69bb      	ldr	r3, [r7, #24]
 801322a:	f103 0218 	add.w	r2, r3, #24
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	9300      	str	r3, [sp, #0]
 8013232:	2343      	movs	r3, #67	; 0x43
 8013234:	6979      	ldr	r1, [r7, #20]
 8013236:	f7fe fe51 	bl	8011edc <udp_sendto_if>
 801323a:	4603      	mov	r3, r0
 801323c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801323e:	6978      	ldr	r0, [r7, #20]
 8013240:	f7f8 ff0e 	bl	800c060 <pbuf_free>
 8013244:	e001      	b.n	801324a <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8013246:	23ff      	movs	r3, #255	; 0xff
 8013248:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801324a:	69bb      	ldr	r3, [r7, #24]
 801324c:	799b      	ldrb	r3, [r3, #6]
 801324e:	2bff      	cmp	r3, #255	; 0xff
 8013250:	d005      	beq.n	801325e <dhcp_renew+0xe2>
    dhcp->tries++;
 8013252:	69bb      	ldr	r3, [r7, #24]
 8013254:	799b      	ldrb	r3, [r3, #6]
 8013256:	3301      	adds	r3, #1
 8013258:	b2da      	uxtb	r2, r3
 801325a:	69bb      	ldr	r3, [r7, #24]
 801325c:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801325e:	69bb      	ldr	r3, [r7, #24]
 8013260:	799b      	ldrb	r3, [r3, #6]
 8013262:	2b09      	cmp	r3, #9
 8013264:	d80a      	bhi.n	801327c <dhcp_renew+0x100>
 8013266:	69bb      	ldr	r3, [r7, #24]
 8013268:	799b      	ldrb	r3, [r3, #6]
 801326a:	b29b      	uxth	r3, r3
 801326c:	461a      	mov	r2, r3
 801326e:	0152      	lsls	r2, r2, #5
 8013270:	1ad2      	subs	r2, r2, r3
 8013272:	0092      	lsls	r2, r2, #2
 8013274:	4413      	add	r3, r2
 8013276:	011b      	lsls	r3, r3, #4
 8013278:	b29b      	uxth	r3, r3
 801327a:	e001      	b.n	8013280 <dhcp_renew+0x104>
 801327c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8013280:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013282:	89fb      	ldrh	r3, [r7, #14]
 8013284:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013288:	4a09      	ldr	r2, [pc, #36]	; (80132b0 <dhcp_renew+0x134>)
 801328a:	fb82 1203 	smull	r1, r2, r2, r3
 801328e:	1152      	asrs	r2, r2, #5
 8013290:	17db      	asrs	r3, r3, #31
 8013292:	1ad3      	subs	r3, r2, r3
 8013294:	b29a      	uxth	r2, r3
 8013296:	69bb      	ldr	r3, [r7, #24]
 8013298:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801329a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3720      	adds	r7, #32
 80132a2:	46bd      	mov	sp, r7
 80132a4:	bd80      	pop	{r7, pc}
 80132a6:	bf00      	nop
 80132a8:	2000001c 	.word	0x2000001c
 80132ac:	20004bb4 	.word	0x20004bb4
 80132b0:	10624dd3 	.word	0x10624dd3

080132b4 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b08a      	sub	sp, #40	; 0x28
 80132b8:	af02      	add	r7, sp, #8
 80132ba:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80132c0:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 80132c2:	2104      	movs	r1, #4
 80132c4:	69b8      	ldr	r0, [r7, #24]
 80132c6:	f000 f9e1 	bl	801368c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80132ca:	f107 030c 	add.w	r3, r7, #12
 80132ce:	2203      	movs	r2, #3
 80132d0:	69b9      	ldr	r1, [r7, #24]
 80132d2:	6878      	ldr	r0, [r7, #4]
 80132d4:	f000 fe66 	bl	8013fa4 <dhcp_create_msg>
 80132d8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80132da:	697b      	ldr	r3, [r7, #20]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d04c      	beq.n	801337a <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80132e0:	697b      	ldr	r3, [r7, #20]
 80132e2:	685b      	ldr	r3, [r3, #4]
 80132e4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80132e6:	89b8      	ldrh	r0, [r7, #12]
 80132e8:	693b      	ldr	r3, [r7, #16]
 80132ea:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80132ee:	2302      	movs	r3, #2
 80132f0:	2239      	movs	r2, #57	; 0x39
 80132f2:	f000 f9e5 	bl	80136c0 <dhcp_option>
 80132f6:	4603      	mov	r3, r0
 80132f8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80132fa:	89b8      	ldrh	r0, [r7, #12]
 80132fc:	693b      	ldr	r3, [r7, #16]
 80132fe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013306:	461a      	mov	r2, r3
 8013308:	f000 fa34 	bl	8013774 <dhcp_option_short>
 801330c:	4603      	mov	r3, r0
 801330e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8013310:	89b8      	ldrh	r0, [r7, #12]
 8013312:	693b      	ldr	r3, [r7, #16]
 8013314:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013318:	2303      	movs	r3, #3
 801331a:	2237      	movs	r2, #55	; 0x37
 801331c:	f000 f9d0 	bl	80136c0 <dhcp_option>
 8013320:	4603      	mov	r3, r0
 8013322:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013324:	2300      	movs	r3, #0
 8013326:	77bb      	strb	r3, [r7, #30]
 8013328:	e00e      	b.n	8013348 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801332a:	89b8      	ldrh	r0, [r7, #12]
 801332c:	693b      	ldr	r3, [r7, #16]
 801332e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013332:	7fbb      	ldrb	r3, [r7, #30]
 8013334:	4a29      	ldr	r2, [pc, #164]	; (80133dc <dhcp_rebind+0x128>)
 8013336:	5cd3      	ldrb	r3, [r2, r3]
 8013338:	461a      	mov	r2, r3
 801333a:	f000 f9f5 	bl	8013728 <dhcp_option_byte>
 801333e:	4603      	mov	r3, r0
 8013340:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013342:	7fbb      	ldrb	r3, [r7, #30]
 8013344:	3301      	adds	r3, #1
 8013346:	77bb      	strb	r3, [r7, #30]
 8013348:	7fbb      	ldrb	r3, [r7, #30]
 801334a:	2b02      	cmp	r3, #2
 801334c:	d9ed      	bls.n	801332a <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801334e:	89b8      	ldrh	r0, [r7, #12]
 8013350:	693b      	ldr	r3, [r7, #16]
 8013352:	33f0      	adds	r3, #240	; 0xf0
 8013354:	697a      	ldr	r2, [r7, #20]
 8013356:	4619      	mov	r1, r3
 8013358:	f000 fefa 	bl	8014150 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801335c:	4b20      	ldr	r3, [pc, #128]	; (80133e0 <dhcp_rebind+0x12c>)
 801335e:	6818      	ldr	r0, [r3, #0]
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	9300      	str	r3, [sp, #0]
 8013364:	2343      	movs	r3, #67	; 0x43
 8013366:	4a1f      	ldr	r2, [pc, #124]	; (80133e4 <dhcp_rebind+0x130>)
 8013368:	6979      	ldr	r1, [r7, #20]
 801336a:	f7fe fdb7 	bl	8011edc <udp_sendto_if>
 801336e:	4603      	mov	r3, r0
 8013370:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8013372:	6978      	ldr	r0, [r7, #20]
 8013374:	f7f8 fe74 	bl	800c060 <pbuf_free>
 8013378:	e001      	b.n	801337e <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801337a:	23ff      	movs	r3, #255	; 0xff
 801337c:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801337e:	69bb      	ldr	r3, [r7, #24]
 8013380:	799b      	ldrb	r3, [r3, #6]
 8013382:	2bff      	cmp	r3, #255	; 0xff
 8013384:	d005      	beq.n	8013392 <dhcp_rebind+0xde>
    dhcp->tries++;
 8013386:	69bb      	ldr	r3, [r7, #24]
 8013388:	799b      	ldrb	r3, [r3, #6]
 801338a:	3301      	adds	r3, #1
 801338c:	b2da      	uxtb	r2, r3
 801338e:	69bb      	ldr	r3, [r7, #24]
 8013390:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8013392:	69bb      	ldr	r3, [r7, #24]
 8013394:	799b      	ldrb	r3, [r3, #6]
 8013396:	2b09      	cmp	r3, #9
 8013398:	d80a      	bhi.n	80133b0 <dhcp_rebind+0xfc>
 801339a:	69bb      	ldr	r3, [r7, #24]
 801339c:	799b      	ldrb	r3, [r3, #6]
 801339e:	b29b      	uxth	r3, r3
 80133a0:	461a      	mov	r2, r3
 80133a2:	0152      	lsls	r2, r2, #5
 80133a4:	1ad2      	subs	r2, r2, r3
 80133a6:	0092      	lsls	r2, r2, #2
 80133a8:	4413      	add	r3, r2
 80133aa:	00db      	lsls	r3, r3, #3
 80133ac:	b29b      	uxth	r3, r3
 80133ae:	e001      	b.n	80133b4 <dhcp_rebind+0x100>
 80133b0:	f242 7310 	movw	r3, #10000	; 0x2710
 80133b4:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80133b6:	89fb      	ldrh	r3, [r7, #14]
 80133b8:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80133bc:	4a0a      	ldr	r2, [pc, #40]	; (80133e8 <dhcp_rebind+0x134>)
 80133be:	fb82 1203 	smull	r1, r2, r2, r3
 80133c2:	1152      	asrs	r2, r2, #5
 80133c4:	17db      	asrs	r3, r3, #31
 80133c6:	1ad3      	subs	r3, r2, r3
 80133c8:	b29a      	uxth	r2, r3
 80133ca:	69bb      	ldr	r3, [r7, #24]
 80133cc:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80133ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80133d2:	4618      	mov	r0, r3
 80133d4:	3720      	adds	r7, #32
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	2000001c 	.word	0x2000001c
 80133e0:	20004bb4 	.word	0x20004bb4
 80133e4:	0801c79c 	.word	0x0801c79c
 80133e8:	10624dd3 	.word	0x10624dd3

080133ec <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 80133ec:	b5b0      	push	{r4, r5, r7, lr}
 80133ee:	b08a      	sub	sp, #40	; 0x28
 80133f0:	af02      	add	r7, sp, #8
 80133f2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133f8:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 80133fa:	2103      	movs	r1, #3
 80133fc:	69b8      	ldr	r0, [r7, #24]
 80133fe:	f000 f945 	bl	801368c <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8013402:	f107 030c 	add.w	r3, r7, #12
 8013406:	2203      	movs	r2, #3
 8013408:	69b9      	ldr	r1, [r7, #24]
 801340a:	6878      	ldr	r0, [r7, #4]
 801340c:	f000 fdca 	bl	8013fa4 <dhcp_create_msg>
 8013410:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8013412:	697b      	ldr	r3, [r7, #20]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d066      	beq.n	80134e6 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8013418:	697b      	ldr	r3, [r7, #20]
 801341a:	685b      	ldr	r3, [r3, #4]
 801341c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801341e:	89b8      	ldrh	r0, [r7, #12]
 8013420:	693b      	ldr	r3, [r7, #16]
 8013422:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013426:	2302      	movs	r3, #2
 8013428:	2239      	movs	r2, #57	; 0x39
 801342a:	f000 f949 	bl	80136c0 <dhcp_option>
 801342e:	4603      	mov	r3, r0
 8013430:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8013432:	89b8      	ldrh	r0, [r7, #12]
 8013434:	693b      	ldr	r3, [r7, #16]
 8013436:	33f0      	adds	r3, #240	; 0xf0
 8013438:	f44f 7210 	mov.w	r2, #576	; 0x240
 801343c:	4619      	mov	r1, r3
 801343e:	f000 f999 	bl	8013774 <dhcp_option_short>
 8013442:	4603      	mov	r3, r0
 8013444:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8013446:	89b8      	ldrh	r0, [r7, #12]
 8013448:	693b      	ldr	r3, [r7, #16]
 801344a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801344e:	2304      	movs	r3, #4
 8013450:	2232      	movs	r2, #50	; 0x32
 8013452:	f000 f935 	bl	80136c0 <dhcp_option>
 8013456:	4603      	mov	r3, r0
 8013458:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801345a:	89bc      	ldrh	r4, [r7, #12]
 801345c:	693b      	ldr	r3, [r7, #16]
 801345e:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8013462:	69bb      	ldr	r3, [r7, #24]
 8013464:	69db      	ldr	r3, [r3, #28]
 8013466:	4618      	mov	r0, r3
 8013468:	f7f7 fa57 	bl	800a91a <lwip_htonl>
 801346c:	4603      	mov	r3, r0
 801346e:	461a      	mov	r2, r3
 8013470:	4629      	mov	r1, r5
 8013472:	4620      	mov	r0, r4
 8013474:	f000 f9b0 	bl	80137d8 <dhcp_option_long>
 8013478:	4603      	mov	r3, r0
 801347a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801347c:	89b8      	ldrh	r0, [r7, #12]
 801347e:	693b      	ldr	r3, [r7, #16]
 8013480:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013484:	2303      	movs	r3, #3
 8013486:	2237      	movs	r2, #55	; 0x37
 8013488:	f000 f91a 	bl	80136c0 <dhcp_option>
 801348c:	4603      	mov	r3, r0
 801348e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013490:	2300      	movs	r3, #0
 8013492:	77bb      	strb	r3, [r7, #30]
 8013494:	e00e      	b.n	80134b4 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8013496:	89b8      	ldrh	r0, [r7, #12]
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801349e:	7fbb      	ldrb	r3, [r7, #30]
 80134a0:	4a29      	ldr	r2, [pc, #164]	; (8013548 <dhcp_reboot+0x15c>)
 80134a2:	5cd3      	ldrb	r3, [r2, r3]
 80134a4:	461a      	mov	r2, r3
 80134a6:	f000 f93f 	bl	8013728 <dhcp_option_byte>
 80134aa:	4603      	mov	r3, r0
 80134ac:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80134ae:	7fbb      	ldrb	r3, [r7, #30]
 80134b0:	3301      	adds	r3, #1
 80134b2:	77bb      	strb	r3, [r7, #30]
 80134b4:	7fbb      	ldrb	r3, [r7, #30]
 80134b6:	2b02      	cmp	r3, #2
 80134b8:	d9ed      	bls.n	8013496 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80134ba:	89b8      	ldrh	r0, [r7, #12]
 80134bc:	693b      	ldr	r3, [r7, #16]
 80134be:	33f0      	adds	r3, #240	; 0xf0
 80134c0:	697a      	ldr	r2, [r7, #20]
 80134c2:	4619      	mov	r1, r3
 80134c4:	f000 fe44 	bl	8014150 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80134c8:	4b20      	ldr	r3, [pc, #128]	; (801354c <dhcp_reboot+0x160>)
 80134ca:	6818      	ldr	r0, [r3, #0]
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	9300      	str	r3, [sp, #0]
 80134d0:	2343      	movs	r3, #67	; 0x43
 80134d2:	4a1f      	ldr	r2, [pc, #124]	; (8013550 <dhcp_reboot+0x164>)
 80134d4:	6979      	ldr	r1, [r7, #20]
 80134d6:	f7fe fd01 	bl	8011edc <udp_sendto_if>
 80134da:	4603      	mov	r3, r0
 80134dc:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80134de:	6978      	ldr	r0, [r7, #20]
 80134e0:	f7f8 fdbe 	bl	800c060 <pbuf_free>
 80134e4:	e001      	b.n	80134ea <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80134e6:	23ff      	movs	r3, #255	; 0xff
 80134e8:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80134ea:	69bb      	ldr	r3, [r7, #24]
 80134ec:	799b      	ldrb	r3, [r3, #6]
 80134ee:	2bff      	cmp	r3, #255	; 0xff
 80134f0:	d005      	beq.n	80134fe <dhcp_reboot+0x112>
    dhcp->tries++;
 80134f2:	69bb      	ldr	r3, [r7, #24]
 80134f4:	799b      	ldrb	r3, [r3, #6]
 80134f6:	3301      	adds	r3, #1
 80134f8:	b2da      	uxtb	r2, r3
 80134fa:	69bb      	ldr	r3, [r7, #24]
 80134fc:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 80134fe:	69bb      	ldr	r3, [r7, #24]
 8013500:	799b      	ldrb	r3, [r3, #6]
 8013502:	2b09      	cmp	r3, #9
 8013504:	d80a      	bhi.n	801351c <dhcp_reboot+0x130>
 8013506:	69bb      	ldr	r3, [r7, #24]
 8013508:	799b      	ldrb	r3, [r3, #6]
 801350a:	b29b      	uxth	r3, r3
 801350c:	461a      	mov	r2, r3
 801350e:	0152      	lsls	r2, r2, #5
 8013510:	1ad2      	subs	r2, r2, r3
 8013512:	0092      	lsls	r2, r2, #2
 8013514:	4413      	add	r3, r2
 8013516:	00db      	lsls	r3, r3, #3
 8013518:	b29b      	uxth	r3, r3
 801351a:	e001      	b.n	8013520 <dhcp_reboot+0x134>
 801351c:	f242 7310 	movw	r3, #10000	; 0x2710
 8013520:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013522:	89fb      	ldrh	r3, [r7, #14]
 8013524:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013528:	4a0a      	ldr	r2, [pc, #40]	; (8013554 <dhcp_reboot+0x168>)
 801352a:	fb82 1203 	smull	r1, r2, r2, r3
 801352e:	1152      	asrs	r2, r2, #5
 8013530:	17db      	asrs	r3, r3, #31
 8013532:	1ad3      	subs	r3, r2, r3
 8013534:	b29a      	uxth	r2, r3
 8013536:	69bb      	ldr	r3, [r7, #24]
 8013538:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801353a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801353e:	4618      	mov	r0, r3
 8013540:	3720      	adds	r7, #32
 8013542:	46bd      	mov	sp, r7
 8013544:	bdb0      	pop	{r4, r5, r7, pc}
 8013546:	bf00      	nop
 8013548:	2000001c 	.word	0x2000001c
 801354c:	20004bb4 	.word	0x20004bb4
 8013550:	0801c79c 	.word	0x0801c79c
 8013554:	10624dd3 	.word	0x10624dd3

08013558 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 8013558:	b5b0      	push	{r4, r5, r7, lr}
 801355a:	b08a      	sub	sp, #40	; 0x28
 801355c:	af02      	add	r7, sp, #8
 801355e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013564:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 8013566:	69fb      	ldr	r3, [r7, #28]
 8013568:	2b00      	cmp	r3, #0
 801356a:	f000 8084 	beq.w	8013676 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 801356e:	69fb      	ldr	r3, [r7, #28]
 8013570:	795b      	ldrb	r3, [r3, #5]
 8013572:	2b00      	cmp	r3, #0
 8013574:	f000 8081 	beq.w	801367a <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	699b      	ldr	r3, [r3, #24]
 801357c:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801357e:	69fb      	ldr	r3, [r7, #28]
 8013580:	2200      	movs	r2, #0
 8013582:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8013584:	69fb      	ldr	r3, [r7, #28]
 8013586:	2200      	movs	r2, #0
 8013588:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801358a:	69fb      	ldr	r3, [r7, #28]
 801358c:	2200      	movs	r2, #0
 801358e:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8013590:	69fb      	ldr	r3, [r7, #28]
 8013592:	2200      	movs	r2, #0
 8013594:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8013596:	69fb      	ldr	r3, [r7, #28]
 8013598:	2200      	movs	r2, #0
 801359a:	631a      	str	r2, [r3, #48]	; 0x30
 801359c:	69fb      	ldr	r3, [r7, #28]
 801359e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80135a0:	69fb      	ldr	r3, [r7, #28]
 80135a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80135a4:	69fb      	ldr	r3, [r7, #28]
 80135a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80135a8:	69fb      	ldr	r3, [r7, #28]
 80135aa:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	2200      	movs	r2, #0
 80135b0:	829a      	strh	r2, [r3, #20]
 80135b2:	69fb      	ldr	r3, [r7, #28]
 80135b4:	8a9a      	ldrh	r2, [r3, #20]
 80135b6:	69fb      	ldr	r3, [r7, #28]
 80135b8:	825a      	strh	r2, [r3, #18]
 80135ba:	69fb      	ldr	r3, [r7, #28]
 80135bc:	8a5a      	ldrh	r2, [r3, #18]
 80135be:	69fb      	ldr	r3, [r7, #28]
 80135c0:	821a      	strh	r2, [r3, #16]
 80135c2:	69fb      	ldr	r3, [r7, #28]
 80135c4:	8a1a      	ldrh	r2, [r3, #16]
 80135c6:	69fb      	ldr	r3, [r7, #28]
 80135c8:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 80135ca:	6878      	ldr	r0, [r7, #4]
 80135cc:	f000 fdee 	bl	80141ac <dhcp_supplied_address>
 80135d0:	4603      	mov	r3, r0
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d03b      	beq.n	801364e <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 80135d6:	f107 030e 	add.w	r3, r7, #14
 80135da:	2207      	movs	r2, #7
 80135dc:	69f9      	ldr	r1, [r7, #28]
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f000 fce0 	bl	8013fa4 <dhcp_create_msg>
 80135e4:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 80135e6:	69bb      	ldr	r3, [r7, #24]
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d030      	beq.n	801364e <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80135ec:	69bb      	ldr	r3, [r7, #24]
 80135ee:	685b      	ldr	r3, [r3, #4]
 80135f0:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80135f2:	89f8      	ldrh	r0, [r7, #14]
 80135f4:	697b      	ldr	r3, [r7, #20]
 80135f6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80135fa:	2304      	movs	r3, #4
 80135fc:	2236      	movs	r2, #54	; 0x36
 80135fe:	f000 f85f 	bl	80136c0 <dhcp_option>
 8013602:	4603      	mov	r3, r0
 8013604:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8013606:	89fc      	ldrh	r4, [r7, #14]
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801360e:	693b      	ldr	r3, [r7, #16]
 8013610:	4618      	mov	r0, r3
 8013612:	f7f7 f982 	bl	800a91a <lwip_htonl>
 8013616:	4603      	mov	r3, r0
 8013618:	461a      	mov	r2, r3
 801361a:	4629      	mov	r1, r5
 801361c:	4620      	mov	r0, r4
 801361e:	f000 f8db 	bl	80137d8 <dhcp_option_long>
 8013622:	4603      	mov	r3, r0
 8013624:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8013626:	89f8      	ldrh	r0, [r7, #14]
 8013628:	697b      	ldr	r3, [r7, #20]
 801362a:	33f0      	adds	r3, #240	; 0xf0
 801362c:	69ba      	ldr	r2, [r7, #24]
 801362e:	4619      	mov	r1, r3
 8013630:	f000 fd8e 	bl	8014150 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8013634:	4b13      	ldr	r3, [pc, #76]	; (8013684 <dhcp_release_and_stop+0x12c>)
 8013636:	6818      	ldr	r0, [r3, #0]
 8013638:	f107 0210 	add.w	r2, r7, #16
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	9300      	str	r3, [sp, #0]
 8013640:	2343      	movs	r3, #67	; 0x43
 8013642:	69b9      	ldr	r1, [r7, #24]
 8013644:	f7fe fc4a 	bl	8011edc <udp_sendto_if>
      pbuf_free(p_out);
 8013648:	69b8      	ldr	r0, [r7, #24]
 801364a:	f7f8 fd09 	bl	800c060 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801364e:	4b0e      	ldr	r3, [pc, #56]	; (8013688 <dhcp_release_and_stop+0x130>)
 8013650:	4a0d      	ldr	r2, [pc, #52]	; (8013688 <dhcp_release_and_stop+0x130>)
 8013652:	490d      	ldr	r1, [pc, #52]	; (8013688 <dhcp_release_and_stop+0x130>)
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	f7f7 fff5 	bl	800b644 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 801365a:	2100      	movs	r1, #0
 801365c:	69f8      	ldr	r0, [r7, #28]
 801365e:	f000 f815 	bl	801368c <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8013662:	69fb      	ldr	r3, [r7, #28]
 8013664:	791b      	ldrb	r3, [r3, #4]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d008      	beq.n	801367c <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801366a:	f7fe ff83 	bl	8012574 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801366e:	69fb      	ldr	r3, [r7, #28]
 8013670:	2200      	movs	r2, #0
 8013672:	711a      	strb	r2, [r3, #4]
 8013674:	e002      	b.n	801367c <dhcp_release_and_stop+0x124>
    return;
 8013676:	bf00      	nop
 8013678:	e000      	b.n	801367c <dhcp_release_and_stop+0x124>
    return;
 801367a:	bf00      	nop
  }
}
 801367c:	3720      	adds	r7, #32
 801367e:	46bd      	mov	sp, r7
 8013680:	bdb0      	pop	{r4, r5, r7, pc}
 8013682:	bf00      	nop
 8013684:	20004bb4 	.word	0x20004bb4
 8013688:	0801c798 	.word	0x0801c798

0801368c <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 801368c:	b480      	push	{r7}
 801368e:	b083      	sub	sp, #12
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
 8013694:	460b      	mov	r3, r1
 8013696:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	795b      	ldrb	r3, [r3, #5]
 801369c:	78fa      	ldrb	r2, [r7, #3]
 801369e:	429a      	cmp	r2, r3
 80136a0:	d008      	beq.n	80136b4 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	78fa      	ldrb	r2, [r7, #3]
 80136a6:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	2200      	movs	r2, #0
 80136ac:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	2200      	movs	r2, #0
 80136b2:	811a      	strh	r2, [r3, #8]
  }
}
 80136b4:	bf00      	nop
 80136b6:	370c      	adds	r7, #12
 80136b8:	46bd      	mov	sp, r7
 80136ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136be:	4770      	bx	lr

080136c0 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b082      	sub	sp, #8
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	6039      	str	r1, [r7, #0]
 80136c8:	4611      	mov	r1, r2
 80136ca:	461a      	mov	r2, r3
 80136cc:	4603      	mov	r3, r0
 80136ce:	80fb      	strh	r3, [r7, #6]
 80136d0:	460b      	mov	r3, r1
 80136d2:	717b      	strb	r3, [r7, #5]
 80136d4:	4613      	mov	r3, r2
 80136d6:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80136d8:	88fa      	ldrh	r2, [r7, #6]
 80136da:	793b      	ldrb	r3, [r7, #4]
 80136dc:	4413      	add	r3, r2
 80136de:	3302      	adds	r3, #2
 80136e0:	2b44      	cmp	r3, #68	; 0x44
 80136e2:	d906      	bls.n	80136f2 <dhcp_option+0x32>
 80136e4:	4b0d      	ldr	r3, [pc, #52]	; (801371c <dhcp_option+0x5c>)
 80136e6:	f240 529a 	movw	r2, #1434	; 0x59a
 80136ea:	490d      	ldr	r1, [pc, #52]	; (8013720 <dhcp_option+0x60>)
 80136ec:	480d      	ldr	r0, [pc, #52]	; (8013724 <dhcp_option+0x64>)
 80136ee:	f003 fdfd 	bl	80172ec <iprintf>
  options[options_out_len++] = option_type;
 80136f2:	88fb      	ldrh	r3, [r7, #6]
 80136f4:	1c5a      	adds	r2, r3, #1
 80136f6:	80fa      	strh	r2, [r7, #6]
 80136f8:	461a      	mov	r2, r3
 80136fa:	683b      	ldr	r3, [r7, #0]
 80136fc:	4413      	add	r3, r2
 80136fe:	797a      	ldrb	r2, [r7, #5]
 8013700:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8013702:	88fb      	ldrh	r3, [r7, #6]
 8013704:	1c5a      	adds	r2, r3, #1
 8013706:	80fa      	strh	r2, [r7, #6]
 8013708:	461a      	mov	r2, r3
 801370a:	683b      	ldr	r3, [r7, #0]
 801370c:	4413      	add	r3, r2
 801370e:	793a      	ldrb	r2, [r7, #4]
 8013710:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8013712:	88fb      	ldrh	r3, [r7, #6]
}
 8013714:	4618      	mov	r0, r3
 8013716:	3708      	adds	r7, #8
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}
 801371c:	0801bb84 	.word	0x0801bb84
 8013720:	0801bd18 	.word	0x0801bd18
 8013724:	0801bbe4 	.word	0x0801bbe4

08013728 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b082      	sub	sp, #8
 801372c:	af00      	add	r7, sp, #0
 801372e:	4603      	mov	r3, r0
 8013730:	6039      	str	r1, [r7, #0]
 8013732:	80fb      	strh	r3, [r7, #6]
 8013734:	4613      	mov	r3, r2
 8013736:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8013738:	88fb      	ldrh	r3, [r7, #6]
 801373a:	2b43      	cmp	r3, #67	; 0x43
 801373c:	d906      	bls.n	801374c <dhcp_option_byte+0x24>
 801373e:	4b0a      	ldr	r3, [pc, #40]	; (8013768 <dhcp_option_byte+0x40>)
 8013740:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8013744:	4909      	ldr	r1, [pc, #36]	; (801376c <dhcp_option_byte+0x44>)
 8013746:	480a      	ldr	r0, [pc, #40]	; (8013770 <dhcp_option_byte+0x48>)
 8013748:	f003 fdd0 	bl	80172ec <iprintf>
  options[options_out_len++] = value;
 801374c:	88fb      	ldrh	r3, [r7, #6]
 801374e:	1c5a      	adds	r2, r3, #1
 8013750:	80fa      	strh	r2, [r7, #6]
 8013752:	461a      	mov	r2, r3
 8013754:	683b      	ldr	r3, [r7, #0]
 8013756:	4413      	add	r3, r2
 8013758:	797a      	ldrb	r2, [r7, #5]
 801375a:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801375c:	88fb      	ldrh	r3, [r7, #6]
}
 801375e:	4618      	mov	r0, r3
 8013760:	3708      	adds	r7, #8
 8013762:	46bd      	mov	sp, r7
 8013764:	bd80      	pop	{r7, pc}
 8013766:	bf00      	nop
 8013768:	0801bb84 	.word	0x0801bb84
 801376c:	0801bd5c 	.word	0x0801bd5c
 8013770:	0801bbe4 	.word	0x0801bbe4

08013774 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b082      	sub	sp, #8
 8013778:	af00      	add	r7, sp, #0
 801377a:	4603      	mov	r3, r0
 801377c:	6039      	str	r1, [r7, #0]
 801377e:	80fb      	strh	r3, [r7, #6]
 8013780:	4613      	mov	r3, r2
 8013782:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8013784:	88fb      	ldrh	r3, [r7, #6]
 8013786:	3302      	adds	r3, #2
 8013788:	2b44      	cmp	r3, #68	; 0x44
 801378a:	d906      	bls.n	801379a <dhcp_option_short+0x26>
 801378c:	4b0f      	ldr	r3, [pc, #60]	; (80137cc <dhcp_option_short+0x58>)
 801378e:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8013792:	490f      	ldr	r1, [pc, #60]	; (80137d0 <dhcp_option_short+0x5c>)
 8013794:	480f      	ldr	r0, [pc, #60]	; (80137d4 <dhcp_option_short+0x60>)
 8013796:	f003 fda9 	bl	80172ec <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801379a:	88bb      	ldrh	r3, [r7, #4]
 801379c:	0a1b      	lsrs	r3, r3, #8
 801379e:	b29a      	uxth	r2, r3
 80137a0:	88fb      	ldrh	r3, [r7, #6]
 80137a2:	1c59      	adds	r1, r3, #1
 80137a4:	80f9      	strh	r1, [r7, #6]
 80137a6:	4619      	mov	r1, r3
 80137a8:	683b      	ldr	r3, [r7, #0]
 80137aa:	440b      	add	r3, r1
 80137ac:	b2d2      	uxtb	r2, r2
 80137ae:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 80137b0:	88fb      	ldrh	r3, [r7, #6]
 80137b2:	1c5a      	adds	r2, r3, #1
 80137b4:	80fa      	strh	r2, [r7, #6]
 80137b6:	461a      	mov	r2, r3
 80137b8:	683b      	ldr	r3, [r7, #0]
 80137ba:	4413      	add	r3, r2
 80137bc:	88ba      	ldrh	r2, [r7, #4]
 80137be:	b2d2      	uxtb	r2, r2
 80137c0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80137c2:	88fb      	ldrh	r3, [r7, #6]
}
 80137c4:	4618      	mov	r0, r3
 80137c6:	3708      	adds	r7, #8
 80137c8:	46bd      	mov	sp, r7
 80137ca:	bd80      	pop	{r7, pc}
 80137cc:	0801bb84 	.word	0x0801bb84
 80137d0:	0801bd94 	.word	0x0801bd94
 80137d4:	0801bbe4 	.word	0x0801bbe4

080137d8 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b084      	sub	sp, #16
 80137dc:	af00      	add	r7, sp, #0
 80137de:	4603      	mov	r3, r0
 80137e0:	60b9      	str	r1, [r7, #8]
 80137e2:	607a      	str	r2, [r7, #4]
 80137e4:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 80137e6:	89fb      	ldrh	r3, [r7, #14]
 80137e8:	3304      	adds	r3, #4
 80137ea:	2b44      	cmp	r3, #68	; 0x44
 80137ec:	d906      	bls.n	80137fc <dhcp_option_long+0x24>
 80137ee:	4b19      	ldr	r3, [pc, #100]	; (8013854 <dhcp_option_long+0x7c>)
 80137f0:	f240 52b7 	movw	r2, #1463	; 0x5b7
 80137f4:	4918      	ldr	r1, [pc, #96]	; (8013858 <dhcp_option_long+0x80>)
 80137f6:	4819      	ldr	r0, [pc, #100]	; (801385c <dhcp_option_long+0x84>)
 80137f8:	f003 fd78 	bl	80172ec <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	0e1a      	lsrs	r2, r3, #24
 8013800:	89fb      	ldrh	r3, [r7, #14]
 8013802:	1c59      	adds	r1, r3, #1
 8013804:	81f9      	strh	r1, [r7, #14]
 8013806:	4619      	mov	r1, r3
 8013808:	68bb      	ldr	r3, [r7, #8]
 801380a:	440b      	add	r3, r1
 801380c:	b2d2      	uxtb	r2, r2
 801380e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	0c1a      	lsrs	r2, r3, #16
 8013814:	89fb      	ldrh	r3, [r7, #14]
 8013816:	1c59      	adds	r1, r3, #1
 8013818:	81f9      	strh	r1, [r7, #14]
 801381a:	4619      	mov	r1, r3
 801381c:	68bb      	ldr	r3, [r7, #8]
 801381e:	440b      	add	r3, r1
 8013820:	b2d2      	uxtb	r2, r2
 8013822:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	0a1a      	lsrs	r2, r3, #8
 8013828:	89fb      	ldrh	r3, [r7, #14]
 801382a:	1c59      	adds	r1, r3, #1
 801382c:	81f9      	strh	r1, [r7, #14]
 801382e:	4619      	mov	r1, r3
 8013830:	68bb      	ldr	r3, [r7, #8]
 8013832:	440b      	add	r3, r1
 8013834:	b2d2      	uxtb	r2, r2
 8013836:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8013838:	89fb      	ldrh	r3, [r7, #14]
 801383a:	1c5a      	adds	r2, r3, #1
 801383c:	81fa      	strh	r2, [r7, #14]
 801383e:	461a      	mov	r2, r3
 8013840:	68bb      	ldr	r3, [r7, #8]
 8013842:	4413      	add	r3, r2
 8013844:	687a      	ldr	r2, [r7, #4]
 8013846:	b2d2      	uxtb	r2, r2
 8013848:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801384a:	89fb      	ldrh	r3, [r7, #14]
}
 801384c:	4618      	mov	r0, r3
 801384e:	3710      	adds	r7, #16
 8013850:	46bd      	mov	sp, r7
 8013852:	bd80      	pop	{r7, pc}
 8013854:	0801bb84 	.word	0x0801bb84
 8013858:	0801bdd0 	.word	0x0801bdd0
 801385c:	0801bbe4 	.word	0x0801bbe4

08013860 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	b090      	sub	sp, #64	; 0x40
 8013864:	af00      	add	r7, sp, #0
 8013866:	6078      	str	r0, [r7, #4]
 8013868:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 801386a:	2300      	movs	r3, #0
 801386c:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 801386e:	2300      	movs	r3, #0
 8013870:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8013872:	2208      	movs	r2, #8
 8013874:	2100      	movs	r1, #0
 8013876:	48be      	ldr	r0, [pc, #760]	; (8013b70 <dhcp_parse_reply+0x310>)
 8013878:	f003 f8ec 	bl	8016a54 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	895b      	ldrh	r3, [r3, #10]
 8013880:	2b2b      	cmp	r3, #43	; 0x2b
 8013882:	d802      	bhi.n	801388a <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8013884:	f06f 0301 	mvn.w	r3, #1
 8013888:	e2a8      	b.n	8013ddc <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	685b      	ldr	r3, [r3, #4]
 801388e:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8013890:	23f0      	movs	r3, #240	; 0xf0
 8013892:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	891b      	ldrh	r3, [r3, #8]
 8013898:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801389e:	e00c      	b.n	80138ba <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 80138a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138a2:	895b      	ldrh	r3, [r3, #10]
 80138a4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80138a6:	1ad3      	subs	r3, r2, r3
 80138a8:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 80138aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138ac:	895b      	ldrh	r3, [r3, #10]
 80138ae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80138b0:	1ad3      	subs	r3, r2, r3
 80138b2:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 80138b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 80138ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d004      	beq.n	80138ca <dhcp_parse_reply+0x6a>
 80138c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138c2:	895b      	ldrh	r3, [r3, #10]
 80138c4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80138c6:	429a      	cmp	r2, r3
 80138c8:	d2ea      	bcs.n	80138a0 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 80138ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d102      	bne.n	80138d6 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 80138d0:	f06f 0301 	mvn.w	r3, #1
 80138d4:	e282      	b.n	8013ddc <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 80138d6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80138d8:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 80138da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80138dc:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 80138de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138e0:	685b      	ldr	r3, [r3, #4]
 80138e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80138e4:	e23a      	b.n	8013d5c <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 80138e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80138e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80138ea:	4413      	add	r3, r2
 80138ec:	781b      	ldrb	r3, [r3, #0]
 80138ee:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 80138f0:	2300      	movs	r3, #0
 80138f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 80138f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80138fa:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 80138fc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80138fe:	3302      	adds	r3, #2
 8013900:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8013902:	8bfa      	ldrh	r2, [r7, #30]
 8013904:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013906:	429a      	cmp	r2, r3
 8013908:	d202      	bcs.n	8013910 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 801390a:	f06f 0301 	mvn.w	r3, #1
 801390e:	e265      	b.n	8013ddc <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8013910:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013912:	3301      	adds	r3, #1
 8013914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013916:	8952      	ldrh	r2, [r2, #10]
 8013918:	4293      	cmp	r3, r2
 801391a:	da07      	bge.n	801392c <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 801391c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801391e:	3301      	adds	r3, #1
 8013920:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013922:	4413      	add	r3, r2
 8013924:	781b      	ldrb	r3, [r3, #0]
 8013926:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801392a:	e00b      	b.n	8013944 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d004      	beq.n	801393e <dhcp_parse_reply+0xde>
 8013934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	685b      	ldr	r3, [r3, #4]
 801393a:	781b      	ldrb	r3, [r3, #0]
 801393c:	e000      	b.n	8013940 <dhcp_parse_reply+0xe0>
 801393e:	2300      	movs	r3, #0
 8013940:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8013944:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013948:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 801394c:	7dfb      	ldrb	r3, [r7, #23]
 801394e:	2b3b      	cmp	r3, #59	; 0x3b
 8013950:	f200 812d 	bhi.w	8013bae <dhcp_parse_reply+0x34e>
 8013954:	a201      	add	r2, pc, #4	; (adr r2, 801395c <dhcp_parse_reply+0xfc>)
 8013956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801395a:	bf00      	nop
 801395c:	08013a4d 	.word	0x08013a4d
 8013960:	08013a5d 	.word	0x08013a5d
 8013964:	08013baf 	.word	0x08013baf
 8013968:	08013a7f 	.word	0x08013a7f
 801396c:	08013baf 	.word	0x08013baf
 8013970:	08013baf 	.word	0x08013baf
 8013974:	08013baf 	.word	0x08013baf
 8013978:	08013baf 	.word	0x08013baf
 801397c:	08013baf 	.word	0x08013baf
 8013980:	08013baf 	.word	0x08013baf
 8013984:	08013baf 	.word	0x08013baf
 8013988:	08013baf 	.word	0x08013baf
 801398c:	08013baf 	.word	0x08013baf
 8013990:	08013baf 	.word	0x08013baf
 8013994:	08013baf 	.word	0x08013baf
 8013998:	08013baf 	.word	0x08013baf
 801399c:	08013baf 	.word	0x08013baf
 80139a0:	08013baf 	.word	0x08013baf
 80139a4:	08013baf 	.word	0x08013baf
 80139a8:	08013baf 	.word	0x08013baf
 80139ac:	08013baf 	.word	0x08013baf
 80139b0:	08013baf 	.word	0x08013baf
 80139b4:	08013baf 	.word	0x08013baf
 80139b8:	08013baf 	.word	0x08013baf
 80139bc:	08013baf 	.word	0x08013baf
 80139c0:	08013baf 	.word	0x08013baf
 80139c4:	08013baf 	.word	0x08013baf
 80139c8:	08013baf 	.word	0x08013baf
 80139cc:	08013baf 	.word	0x08013baf
 80139d0:	08013baf 	.word	0x08013baf
 80139d4:	08013baf 	.word	0x08013baf
 80139d8:	08013baf 	.word	0x08013baf
 80139dc:	08013baf 	.word	0x08013baf
 80139e0:	08013baf 	.word	0x08013baf
 80139e4:	08013baf 	.word	0x08013baf
 80139e8:	08013baf 	.word	0x08013baf
 80139ec:	08013baf 	.word	0x08013baf
 80139f0:	08013baf 	.word	0x08013baf
 80139f4:	08013baf 	.word	0x08013baf
 80139f8:	08013baf 	.word	0x08013baf
 80139fc:	08013baf 	.word	0x08013baf
 8013a00:	08013baf 	.word	0x08013baf
 8013a04:	08013baf 	.word	0x08013baf
 8013a08:	08013baf 	.word	0x08013baf
 8013a0c:	08013baf 	.word	0x08013baf
 8013a10:	08013baf 	.word	0x08013baf
 8013a14:	08013baf 	.word	0x08013baf
 8013a18:	08013baf 	.word	0x08013baf
 8013a1c:	08013baf 	.word	0x08013baf
 8013a20:	08013baf 	.word	0x08013baf
 8013a24:	08013baf 	.word	0x08013baf
 8013a28:	08013aab 	.word	0x08013aab
 8013a2c:	08013acd 	.word	0x08013acd
 8013a30:	08013b09 	.word	0x08013b09
 8013a34:	08013b2b 	.word	0x08013b2b
 8013a38:	08013baf 	.word	0x08013baf
 8013a3c:	08013baf 	.word	0x08013baf
 8013a40:	08013baf 	.word	0x08013baf
 8013a44:	08013b4d 	.word	0x08013b4d
 8013a48:	08013b8d 	.word	0x08013b8d
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8013a4c:	2300      	movs	r3, #0
 8013a4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013a52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013a56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 8013a5a:	e0ac      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8013a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013a60:	2b04      	cmp	r3, #4
 8013a62:	d009      	beq.n	8013a78 <dhcp_parse_reply+0x218>
 8013a64:	4b43      	ldr	r3, [pc, #268]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013a66:	f240 622e 	movw	r2, #1582	; 0x62e
 8013a6a:	4943      	ldr	r1, [pc, #268]	; (8013b78 <dhcp_parse_reply+0x318>)
 8013a6c:	4843      	ldr	r0, [pc, #268]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013a6e:	f003 fc3d 	bl	80172ec <iprintf>
 8013a72:	f06f 0305 	mvn.w	r3, #5
 8013a76:	e1b1      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8013a78:	2306      	movs	r3, #6
 8013a7a:	623b      	str	r3, [r7, #32]
        break;
 8013a7c:	e09b      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8013a7e:	2304      	movs	r3, #4
 8013a80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8013a84:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8013a88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d209      	bcs.n	8013aa4 <dhcp_parse_reply+0x244>
 8013a90:	4b38      	ldr	r3, [pc, #224]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013a92:	f240 6233 	movw	r2, #1587	; 0x633
 8013a96:	493a      	ldr	r1, [pc, #232]	; (8013b80 <dhcp_parse_reply+0x320>)
 8013a98:	4838      	ldr	r0, [pc, #224]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013a9a:	f003 fc27 	bl	80172ec <iprintf>
 8013a9e:	f06f 0305 	mvn.w	r3, #5
 8013aa2:	e19b      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8013aa4:	2307      	movs	r3, #7
 8013aa6:	623b      	str	r3, [r7, #32]
        break;
 8013aa8:	e085      	b.n	8013bb6 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8013aaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013aae:	2b04      	cmp	r3, #4
 8013ab0:	d009      	beq.n	8013ac6 <dhcp_parse_reply+0x266>
 8013ab2:	4b30      	ldr	r3, [pc, #192]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013ab4:	f240 6241 	movw	r2, #1601	; 0x641
 8013ab8:	492f      	ldr	r1, [pc, #188]	; (8013b78 <dhcp_parse_reply+0x318>)
 8013aba:	4830      	ldr	r0, [pc, #192]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013abc:	f003 fc16 	bl	80172ec <iprintf>
 8013ac0:	f06f 0305 	mvn.w	r3, #5
 8013ac4:	e18a      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8013ac6:	2303      	movs	r3, #3
 8013ac8:	623b      	str	r3, [r7, #32]
        break;
 8013aca:	e074      	b.n	8013bb6 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8013acc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013ad0:	2b01      	cmp	r3, #1
 8013ad2:	d009      	beq.n	8013ae8 <dhcp_parse_reply+0x288>
 8013ad4:	4b27      	ldr	r3, [pc, #156]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013ad6:	f240 624f 	movw	r2, #1615	; 0x64f
 8013ada:	492a      	ldr	r1, [pc, #168]	; (8013b84 <dhcp_parse_reply+0x324>)
 8013adc:	4827      	ldr	r0, [pc, #156]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013ade:	f003 fc05 	bl	80172ec <iprintf>
 8013ae2:	f06f 0305 	mvn.w	r3, #5
 8013ae6:	e179      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8013ae8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013aea:	2bf0      	cmp	r3, #240	; 0xf0
 8013aec:	d009      	beq.n	8013b02 <dhcp_parse_reply+0x2a2>
 8013aee:	4b21      	ldr	r3, [pc, #132]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013af0:	f240 6251 	movw	r2, #1617	; 0x651
 8013af4:	4924      	ldr	r1, [pc, #144]	; (8013b88 <dhcp_parse_reply+0x328>)
 8013af6:	4821      	ldr	r0, [pc, #132]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013af8:	f003 fbf8 	bl	80172ec <iprintf>
 8013afc:	f06f 0305 	mvn.w	r3, #5
 8013b00:	e16c      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8013b02:	2300      	movs	r3, #0
 8013b04:	623b      	str	r3, [r7, #32]
        break;
 8013b06:	e056      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8013b08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b0c:	2b01      	cmp	r3, #1
 8013b0e:	d009      	beq.n	8013b24 <dhcp_parse_reply+0x2c4>
 8013b10:	4b18      	ldr	r3, [pc, #96]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013b12:	f240 6255 	movw	r2, #1621	; 0x655
 8013b16:	491b      	ldr	r1, [pc, #108]	; (8013b84 <dhcp_parse_reply+0x324>)
 8013b18:	4818      	ldr	r0, [pc, #96]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013b1a:	f003 fbe7 	bl	80172ec <iprintf>
 8013b1e:	f06f 0305 	mvn.w	r3, #5
 8013b22:	e15b      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8013b24:	2301      	movs	r3, #1
 8013b26:	623b      	str	r3, [r7, #32]
        break;
 8013b28:	e045      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8013b2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b2e:	2b04      	cmp	r3, #4
 8013b30:	d009      	beq.n	8013b46 <dhcp_parse_reply+0x2e6>
 8013b32:	4b10      	ldr	r3, [pc, #64]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013b34:	f240 6259 	movw	r2, #1625	; 0x659
 8013b38:	490f      	ldr	r1, [pc, #60]	; (8013b78 <dhcp_parse_reply+0x318>)
 8013b3a:	4810      	ldr	r0, [pc, #64]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013b3c:	f003 fbd6 	bl	80172ec <iprintf>
 8013b40:	f06f 0305 	mvn.w	r3, #5
 8013b44:	e14a      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8013b46:	2302      	movs	r3, #2
 8013b48:	623b      	str	r3, [r7, #32]
        break;
 8013b4a:	e034      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8013b4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b50:	2b04      	cmp	r3, #4
 8013b52:	d009      	beq.n	8013b68 <dhcp_parse_reply+0x308>
 8013b54:	4b07      	ldr	r3, [pc, #28]	; (8013b74 <dhcp_parse_reply+0x314>)
 8013b56:	f240 625d 	movw	r2, #1629	; 0x65d
 8013b5a:	4907      	ldr	r1, [pc, #28]	; (8013b78 <dhcp_parse_reply+0x318>)
 8013b5c:	4807      	ldr	r0, [pc, #28]	; (8013b7c <dhcp_parse_reply+0x31c>)
 8013b5e:	f003 fbc5 	bl	80172ec <iprintf>
 8013b62:	f06f 0305 	mvn.w	r3, #5
 8013b66:	e139      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8013b68:	2304      	movs	r3, #4
 8013b6a:	623b      	str	r3, [r7, #32]
        break;
 8013b6c:	e023      	b.n	8013bb6 <dhcp_parse_reply+0x356>
 8013b6e:	bf00      	nop
 8013b70:	20012ccc 	.word	0x20012ccc
 8013b74:	0801bb84 	.word	0x0801bb84
 8013b78:	0801be0c 	.word	0x0801be0c
 8013b7c:	0801bbe4 	.word	0x0801bbe4
 8013b80:	0801be18 	.word	0x0801be18
 8013b84:	0801be2c 	.word	0x0801be2c
 8013b88:	0801be38 	.word	0x0801be38
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8013b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b90:	2b04      	cmp	r3, #4
 8013b92:	d009      	beq.n	8013ba8 <dhcp_parse_reply+0x348>
 8013b94:	4b93      	ldr	r3, [pc, #588]	; (8013de4 <dhcp_parse_reply+0x584>)
 8013b96:	f240 6261 	movw	r2, #1633	; 0x661
 8013b9a:	4993      	ldr	r1, [pc, #588]	; (8013de8 <dhcp_parse_reply+0x588>)
 8013b9c:	4893      	ldr	r0, [pc, #588]	; (8013dec <dhcp_parse_reply+0x58c>)
 8013b9e:	f003 fba5 	bl	80172ec <iprintf>
 8013ba2:	f06f 0305 	mvn.w	r3, #5
 8013ba6:	e119      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8013ba8:	2305      	movs	r3, #5
 8013baa:	623b      	str	r3, [r7, #32]
        break;
 8013bac:	e003      	b.n	8013bb6 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 8013bae:	2300      	movs	r3, #0
 8013bb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8013bb4:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8013bb6:	7dfb      	ldrb	r3, [r7, #23]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d103      	bne.n	8013bc4 <dhcp_parse_reply+0x364>
      offset++;
 8013bbc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013bbe:	3301      	adds	r3, #1
 8013bc0:	877b      	strh	r3, [r7, #58]	; 0x3a
 8013bc2:	e0a1      	b.n	8013d08 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8013bc4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013bc6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013bca:	4413      	add	r3, r2
 8013bcc:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8013bd0:	4293      	cmp	r3, r2
 8013bd2:	dd02      	ble.n	8013bda <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 8013bd4:	f06f 0301 	mvn.w	r3, #1
 8013bd8:	e100      	b.n	8013ddc <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 8013bda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013bde:	b29a      	uxth	r2, r3
 8013be0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013be2:	4413      	add	r3, r2
 8013be4:	b29b      	uxth	r3, r3
 8013be6:	3302      	adds	r3, #2
 8013be8:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 8013bea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	f000 808a 	beq.w	8013d08 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8013bf8:	6a3b      	ldr	r3, [r7, #32]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	db02      	blt.n	8013c04 <dhcp_parse_reply+0x3a4>
 8013bfe:	6a3b      	ldr	r3, [r7, #32]
 8013c00:	2b07      	cmp	r3, #7
 8013c02:	dd06      	ble.n	8013c12 <dhcp_parse_reply+0x3b2>
 8013c04:	4b77      	ldr	r3, [pc, #476]	; (8013de4 <dhcp_parse_reply+0x584>)
 8013c06:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8013c0a:	4979      	ldr	r1, [pc, #484]	; (8013df0 <dhcp_parse_reply+0x590>)
 8013c0c:	4877      	ldr	r0, [pc, #476]	; (8013dec <dhcp_parse_reply+0x58c>)
 8013c0e:	f003 fb6d 	bl	80172ec <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 8013c12:	4a78      	ldr	r2, [pc, #480]	; (8013df4 <dhcp_parse_reply+0x594>)
 8013c14:	6a3b      	ldr	r3, [r7, #32]
 8013c16:	4413      	add	r3, r2
 8013c18:	781b      	ldrb	r3, [r3, #0]
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d174      	bne.n	8013d08 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 8013c1e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013c22:	2b04      	cmp	r3, #4
 8013c24:	bf28      	it	cs
 8013c26:	2304      	movcs	r3, #4
 8013c28:	b2db      	uxtb	r3, r3
 8013c2a:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8013c2c:	8bfb      	ldrh	r3, [r7, #30]
 8013c2e:	8aba      	ldrh	r2, [r7, #20]
 8013c30:	f107 0108 	add.w	r1, r7, #8
 8013c34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013c36:	f7f8 fc19 	bl	800c46c <pbuf_copy_partial>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	461a      	mov	r2, r3
 8013c3e:	8abb      	ldrh	r3, [r7, #20]
 8013c40:	4293      	cmp	r3, r2
 8013c42:	d002      	beq.n	8013c4a <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 8013c44:	f06f 0301 	mvn.w	r3, #1
 8013c48:	e0c8      	b.n	8013ddc <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 8013c4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013c4e:	2b04      	cmp	r3, #4
 8013c50:	d933      	bls.n	8013cba <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8013c52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013c56:	f003 0303 	and.w	r3, r3, #3
 8013c5a:	b2db      	uxtb	r3, r3
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d009      	beq.n	8013c74 <dhcp_parse_reply+0x414>
 8013c60:	4b60      	ldr	r3, [pc, #384]	; (8013de4 <dhcp_parse_reply+0x584>)
 8013c62:	f240 6281 	movw	r2, #1665	; 0x681
 8013c66:	4964      	ldr	r1, [pc, #400]	; (8013df8 <dhcp_parse_reply+0x598>)
 8013c68:	4860      	ldr	r0, [pc, #384]	; (8013dec <dhcp_parse_reply+0x58c>)
 8013c6a:	f003 fb3f 	bl	80172ec <iprintf>
 8013c6e:	f06f 0305 	mvn.w	r3, #5
 8013c72:	e0b3      	b.n	8013ddc <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 8013c74:	4a5f      	ldr	r2, [pc, #380]	; (8013df4 <dhcp_parse_reply+0x594>)
 8013c76:	6a3b      	ldr	r3, [r7, #32]
 8013c78:	4413      	add	r3, r2
 8013c7a:	2201      	movs	r2, #1
 8013c7c:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8013c7e:	68bb      	ldr	r3, [r7, #8]
 8013c80:	4618      	mov	r0, r3
 8013c82:	f7f6 fe4a 	bl	800a91a <lwip_htonl>
 8013c86:	4602      	mov	r2, r0
 8013c88:	495c      	ldr	r1, [pc, #368]	; (8013dfc <dhcp_parse_reply+0x59c>)
 8013c8a:	6a3b      	ldr	r3, [r7, #32]
 8013c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8013c90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013c94:	3b04      	subs	r3, #4
 8013c96:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8013c9a:	8bfb      	ldrh	r3, [r7, #30]
 8013c9c:	3304      	adds	r3, #4
 8013c9e:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 8013ca0:	8a7a      	ldrh	r2, [r7, #18]
 8013ca2:	8bfb      	ldrh	r3, [r7, #30]
 8013ca4:	429a      	cmp	r2, r3
 8013ca6:	d202      	bcs.n	8013cae <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 8013ca8:	f06f 0301 	mvn.w	r3, #1
 8013cac:	e096      	b.n	8013ddc <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 8013cae:	8a7b      	ldrh	r3, [r7, #18]
 8013cb0:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 8013cb2:	6a3b      	ldr	r3, [r7, #32]
 8013cb4:	3301      	adds	r3, #1
 8013cb6:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8013cb8:	e79e      	b.n	8013bf8 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 8013cba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013cbe:	2b04      	cmp	r3, #4
 8013cc0:	d106      	bne.n	8013cd0 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 8013cc2:	68bb      	ldr	r3, [r7, #8]
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	f7f6 fe28 	bl	800a91a <lwip_htonl>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	60bb      	str	r3, [r7, #8]
 8013cce:	e011      	b.n	8013cf4 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8013cd0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013cd4:	2b01      	cmp	r3, #1
 8013cd6:	d009      	beq.n	8013cec <dhcp_parse_reply+0x48c>
 8013cd8:	4b42      	ldr	r3, [pc, #264]	; (8013de4 <dhcp_parse_reply+0x584>)
 8013cda:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8013cde:	4948      	ldr	r1, [pc, #288]	; (8013e00 <dhcp_parse_reply+0x5a0>)
 8013ce0:	4842      	ldr	r0, [pc, #264]	; (8013dec <dhcp_parse_reply+0x58c>)
 8013ce2:	f003 fb03 	bl	80172ec <iprintf>
 8013ce6:	f06f 0305 	mvn.w	r3, #5
 8013cea:	e077      	b.n	8013ddc <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 8013cec:	f107 0308 	add.w	r3, r7, #8
 8013cf0:	781b      	ldrb	r3, [r3, #0]
 8013cf2:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 8013cf4:	4a3f      	ldr	r2, [pc, #252]	; (8013df4 <dhcp_parse_reply+0x594>)
 8013cf6:	6a3b      	ldr	r3, [r7, #32]
 8013cf8:	4413      	add	r3, r2
 8013cfa:	2201      	movs	r2, #1
 8013cfc:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 8013cfe:	68ba      	ldr	r2, [r7, #8]
 8013d00:	493e      	ldr	r1, [pc, #248]	; (8013dfc <dhcp_parse_reply+0x59c>)
 8013d02:	6a3b      	ldr	r3, [r7, #32]
 8013d04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8013d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d0a:	895b      	ldrh	r3, [r3, #10]
 8013d0c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013d0e:	429a      	cmp	r2, r3
 8013d10:	d324      	bcc.n	8013d5c <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 8013d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d14:	895b      	ldrh	r3, [r3, #10]
 8013d16:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013d18:	1ad3      	subs	r3, r2, r3
 8013d1a:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8013d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d1e:	895b      	ldrh	r3, [r3, #10]
 8013d20:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8013d22:	1ad3      	subs	r3, r2, r3
 8013d24:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 8013d26:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013d28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8013d2a:	429a      	cmp	r2, r3
 8013d2c:	d213      	bcs.n	8013d56 <dhcp_parse_reply+0x4f6>
        q = q->next;
 8013d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8013d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d109      	bne.n	8013d4e <dhcp_parse_reply+0x4ee>
 8013d3a:	4b2a      	ldr	r3, [pc, #168]	; (8013de4 <dhcp_parse_reply+0x584>)
 8013d3c:	f240 629d 	movw	r2, #1693	; 0x69d
 8013d40:	4930      	ldr	r1, [pc, #192]	; (8013e04 <dhcp_parse_reply+0x5a4>)
 8013d42:	482a      	ldr	r0, [pc, #168]	; (8013dec <dhcp_parse_reply+0x58c>)
 8013d44:	f003 fad2 	bl	80172ec <iprintf>
 8013d48:	f06f 0305 	mvn.w	r3, #5
 8013d4c:	e046      	b.n	8013ddc <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 8013d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d50:	685b      	ldr	r3, [r3, #4]
 8013d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013d54:	e002      	b.n	8013d5c <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8013d56:	f06f 0301 	mvn.w	r3, #1
 8013d5a:	e03f      	b.n	8013ddc <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8013d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d00a      	beq.n	8013d78 <dhcp_parse_reply+0x518>
 8013d62:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013d64:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8013d66:	429a      	cmp	r2, r3
 8013d68:	d206      	bcs.n	8013d78 <dhcp_parse_reply+0x518>
 8013d6a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013d6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013d6e:	4413      	add	r3, r2
 8013d70:	781b      	ldrb	r3, [r3, #0]
 8013d72:	2bff      	cmp	r3, #255	; 0xff
 8013d74:	f47f adb7 	bne.w	80138e6 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8013d78:	4b1e      	ldr	r3, [pc, #120]	; (8013df4 <dhcp_parse_reply+0x594>)
 8013d7a:	781b      	ldrb	r3, [r3, #0]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d018      	beq.n	8013db2 <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8013d80:	4b1e      	ldr	r3, [pc, #120]	; (8013dfc <dhcp_parse_reply+0x59c>)
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8013d86:	4b1b      	ldr	r3, [pc, #108]	; (8013df4 <dhcp_parse_reply+0x594>)
 8013d88:	2200      	movs	r2, #0
 8013d8a:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	2b01      	cmp	r3, #1
 8013d90:	d102      	bne.n	8013d98 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 8013d92:	2301      	movs	r3, #1
 8013d94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013d96:	e00c      	b.n	8013db2 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	2b02      	cmp	r3, #2
 8013d9c:	d102      	bne.n	8013da4 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 8013d9e:	2301      	movs	r3, #1
 8013da0:	62bb      	str	r3, [r7, #40]	; 0x28
 8013da2:	e006      	b.n	8013db2 <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	2b03      	cmp	r3, #3
 8013da8:	d103      	bne.n	8013db2 <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 8013daa:	2301      	movs	r3, #1
 8013dac:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 8013dae:	2301      	movs	r3, #1
 8013db0:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 8013db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	d006      	beq.n	8013dc6 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8013db8:	2300      	movs	r3, #0
 8013dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 8013dbc:	236c      	movs	r3, #108	; 0x6c
 8013dbe:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 8013dc0:	23ec      	movs	r3, #236	; 0xec
 8013dc2:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 8013dc4:	e569      	b.n	801389a <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 8013dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d006      	beq.n	8013dda <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 8013dcc:	2300      	movs	r3, #0
 8013dce:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 8013dd0:	232c      	movs	r3, #44	; 0x2c
 8013dd2:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 8013dd4:	236c      	movs	r3, #108	; 0x6c
 8013dd6:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 8013dd8:	e55f      	b.n	801389a <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 8013dda:	2300      	movs	r3, #0
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3740      	adds	r7, #64	; 0x40
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}
 8013de4:	0801bb84 	.word	0x0801bb84
 8013de8:	0801be0c 	.word	0x0801be0c
 8013dec:	0801bbe4 	.word	0x0801bbe4
 8013df0:	0801be50 	.word	0x0801be50
 8013df4:	20012ccc 	.word	0x20012ccc
 8013df8:	0801be64 	.word	0x0801be64
 8013dfc:	20012cd4 	.word	0x20012cd4
 8013e00:	0801be7c 	.word	0x0801be7c
 8013e04:	0801be90 	.word	0x0801be90

08013e08 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8013e08:	b580      	push	{r7, lr}
 8013e0a:	b08a      	sub	sp, #40	; 0x28
 8013e0c:	af00      	add	r7, sp, #0
 8013e0e:	60f8      	str	r0, [r7, #12]
 8013e10:	60b9      	str	r1, [r7, #8]
 8013e12:	607a      	str	r2, [r7, #4]
 8013e14:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 8013e16:	4b60      	ldr	r3, [pc, #384]	; (8013f98 <dhcp_recv+0x190>)
 8013e18:	685b      	ldr	r3, [r3, #4]
 8013e1a:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013e1c:	6a3b      	ldr	r3, [r7, #32]
 8013e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e20:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	685b      	ldr	r3, [r3, #4]
 8013e26:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8013e28:	69fb      	ldr	r3, [r7, #28]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	f000 809d 	beq.w	8013f6a <dhcp_recv+0x162>
 8013e30:	69fb      	ldr	r3, [r7, #28]
 8013e32:	791b      	ldrb	r3, [r3, #4]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	f000 8098 	beq.w	8013f6a <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	895b      	ldrh	r3, [r3, #10]
 8013e3e:	2b2b      	cmp	r3, #43	; 0x2b
 8013e40:	f240 8095 	bls.w	8013f6e <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8013e44:	69bb      	ldr	r3, [r7, #24]
 8013e46:	781b      	ldrb	r3, [r3, #0]
 8013e48:	2b02      	cmp	r3, #2
 8013e4a:	f040 8092 	bne.w	8013f72 <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8013e4e:	2300      	movs	r3, #0
 8013e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013e54:	e012      	b.n	8013e7c <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8013e56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013e5a:	6a3a      	ldr	r2, [r7, #32]
 8013e5c:	4413      	add	r3, r2
 8013e5e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8013e62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013e66:	69b9      	ldr	r1, [r7, #24]
 8013e68:	440b      	add	r3, r1
 8013e6a:	7f1b      	ldrb	r3, [r3, #28]
 8013e6c:	429a      	cmp	r2, r3
 8013e6e:	f040 8082 	bne.w	8013f76 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8013e72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013e76:	3301      	adds	r3, #1
 8013e78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013e7c:	6a3b      	ldr	r3, [r7, #32]
 8013e7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013e82:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d203      	bcs.n	8013e92 <dhcp_recv+0x8a>
 8013e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013e8e:	2b05      	cmp	r3, #5
 8013e90:	d9e1      	bls.n	8013e56 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8013e92:	69bb      	ldr	r3, [r7, #24]
 8013e94:	685b      	ldr	r3, [r3, #4]
 8013e96:	4618      	mov	r0, r3
 8013e98:	f7f6 fd3f 	bl	800a91a <lwip_htonl>
 8013e9c:	4602      	mov	r2, r0
 8013e9e:	69fb      	ldr	r3, [r7, #28]
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	429a      	cmp	r2, r3
 8013ea4:	d169      	bne.n	8013f7a <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8013ea6:	69f9      	ldr	r1, [r7, #28]
 8013ea8:	6878      	ldr	r0, [r7, #4]
 8013eaa:	f7ff fcd9 	bl	8013860 <dhcp_parse_reply>
 8013eae:	4603      	mov	r3, r0
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d164      	bne.n	8013f7e <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8013eb4:	4b39      	ldr	r3, [pc, #228]	; (8013f9c <dhcp_recv+0x194>)
 8013eb6:	785b      	ldrb	r3, [r3, #1]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d062      	beq.n	8013f82 <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	685b      	ldr	r3, [r3, #4]
 8013ec0:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 8013ec2:	4b37      	ldr	r3, [pc, #220]	; (8013fa0 <dhcp_recv+0x198>)
 8013ec4:	685b      	ldr	r3, [r3, #4]
 8013ec6:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 8013ec8:	7cfb      	ldrb	r3, [r7, #19]
 8013eca:	2b05      	cmp	r3, #5
 8013ecc:	d12a      	bne.n	8013f24 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 8013ece:	69fb      	ldr	r3, [r7, #28]
 8013ed0:	795b      	ldrb	r3, [r3, #5]
 8013ed2:	2b01      	cmp	r3, #1
 8013ed4:	d112      	bne.n	8013efc <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 8013ed6:	6979      	ldr	r1, [r7, #20]
 8013ed8:	6a38      	ldr	r0, [r7, #32]
 8013eda:	f7fe fe17 	bl	8012b0c <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 8013ede:	6a3b      	ldr	r3, [r7, #32]
 8013ee0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013ee4:	f003 0308 	and.w	r3, r3, #8
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d003      	beq.n	8013ef4 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 8013eec:	6a38      	ldr	r0, [r7, #32]
 8013eee:	f7fe fb85 	bl	80125fc <dhcp_check>
 8013ef2:	e049      	b.n	8013f88 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 8013ef4:	6a38      	ldr	r0, [r7, #32]
 8013ef6:	f7ff f867 	bl	8012fc8 <dhcp_bind>
 8013efa:	e045      	b.n	8013f88 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8013efc:	69fb      	ldr	r3, [r7, #28]
 8013efe:	795b      	ldrb	r3, [r3, #5]
 8013f00:	2b03      	cmp	r3, #3
 8013f02:	d007      	beq.n	8013f14 <dhcp_recv+0x10c>
 8013f04:	69fb      	ldr	r3, [r7, #28]
 8013f06:	795b      	ldrb	r3, [r3, #5]
 8013f08:	2b04      	cmp	r3, #4
 8013f0a:	d003      	beq.n	8013f14 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 8013f0c:	69fb      	ldr	r3, [r7, #28]
 8013f0e:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8013f10:	2b05      	cmp	r3, #5
 8013f12:	d139      	bne.n	8013f88 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 8013f14:	6979      	ldr	r1, [r7, #20]
 8013f16:	6a38      	ldr	r0, [r7, #32]
 8013f18:	f7fe fdf8 	bl	8012b0c <dhcp_handle_ack>
      dhcp_bind(netif);
 8013f1c:	6a38      	ldr	r0, [r7, #32]
 8013f1e:	f7ff f853 	bl	8012fc8 <dhcp_bind>
 8013f22:	e031      	b.n	8013f88 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8013f24:	7cfb      	ldrb	r3, [r7, #19]
 8013f26:	2b06      	cmp	r3, #6
 8013f28:	d113      	bne.n	8013f52 <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8013f2a:	69fb      	ldr	r3, [r7, #28]
 8013f2c:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 8013f2e:	2b03      	cmp	r3, #3
 8013f30:	d00b      	beq.n	8013f4a <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8013f32:	69fb      	ldr	r3, [r7, #28]
 8013f34:	795b      	ldrb	r3, [r3, #5]
 8013f36:	2b01      	cmp	r3, #1
 8013f38:	d007      	beq.n	8013f4a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8013f3a:	69fb      	ldr	r3, [r7, #28]
 8013f3c:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8013f3e:	2b04      	cmp	r3, #4
 8013f40:	d003      	beq.n	8013f4a <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8013f42:	69fb      	ldr	r3, [r7, #28]
 8013f44:	795b      	ldrb	r3, [r3, #5]
 8013f46:	2b05      	cmp	r3, #5
 8013f48:	d103      	bne.n	8013f52 <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8013f4a:	6a38      	ldr	r0, [r7, #32]
 8013f4c:	f7fe fb3c 	bl	80125c8 <dhcp_handle_nak>
 8013f50:	e01a      	b.n	8013f88 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8013f52:	7cfb      	ldrb	r3, [r7, #19]
 8013f54:	2b02      	cmp	r3, #2
 8013f56:	d116      	bne.n	8013f86 <dhcp_recv+0x17e>
 8013f58:	69fb      	ldr	r3, [r7, #28]
 8013f5a:	795b      	ldrb	r3, [r3, #5]
 8013f5c:	2b06      	cmp	r3, #6
 8013f5e:	d112      	bne.n	8013f86 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8013f60:	6979      	ldr	r1, [r7, #20]
 8013f62:	6a38      	ldr	r0, [r7, #32]
 8013f64:	f7fe fb7e 	bl	8012664 <dhcp_handle_offer>
 8013f68:	e00e      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f6a:	bf00      	nop
 8013f6c:	e00c      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f6e:	bf00      	nop
 8013f70:	e00a      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f72:	bf00      	nop
 8013f74:	e008      	b.n	8013f88 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 8013f76:	bf00      	nop
 8013f78:	e006      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f7a:	bf00      	nop
 8013f7c:	e004      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f7e:	bf00      	nop
 8013f80:	e002      	b.n	8013f88 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8013f82:	bf00      	nop
 8013f84:	e000      	b.n	8013f88 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 8013f86:	bf00      	nop
  pbuf_free(p);
 8013f88:	6878      	ldr	r0, [r7, #4]
 8013f8a:	f7f8 f869 	bl	800c060 <pbuf_free>
}
 8013f8e:	bf00      	nop
 8013f90:	3728      	adds	r7, #40	; 0x28
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}
 8013f96:	bf00      	nop
 8013f98:	2000f57c 	.word	0x2000f57c
 8013f9c:	20012ccc 	.word	0x20012ccc
 8013fa0:	20012cd4 	.word	0x20012cd4

08013fa4 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b088      	sub	sp, #32
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	60f8      	str	r0, [r7, #12]
 8013fac:	60b9      	str	r1, [r7, #8]
 8013fae:	603b      	str	r3, [r7, #0]
 8013fb0:	4613      	mov	r3, r2
 8013fb2:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d108      	bne.n	8013fcc <dhcp_create_msg+0x28>
 8013fba:	4b5f      	ldr	r3, [pc, #380]	; (8014138 <dhcp_create_msg+0x194>)
 8013fbc:	f240 7269 	movw	r2, #1897	; 0x769
 8013fc0:	495e      	ldr	r1, [pc, #376]	; (801413c <dhcp_create_msg+0x198>)
 8013fc2:	485f      	ldr	r0, [pc, #380]	; (8014140 <dhcp_create_msg+0x19c>)
 8013fc4:	f003 f992 	bl	80172ec <iprintf>
 8013fc8:	2300      	movs	r3, #0
 8013fca:	e0b1      	b.n	8014130 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8013fcc:	68bb      	ldr	r3, [r7, #8]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d108      	bne.n	8013fe4 <dhcp_create_msg+0x40>
 8013fd2:	4b59      	ldr	r3, [pc, #356]	; (8014138 <dhcp_create_msg+0x194>)
 8013fd4:	f240 726a 	movw	r2, #1898	; 0x76a
 8013fd8:	495a      	ldr	r1, [pc, #360]	; (8014144 <dhcp_create_msg+0x1a0>)
 8013fda:	4859      	ldr	r0, [pc, #356]	; (8014140 <dhcp_create_msg+0x19c>)
 8013fdc:	f003 f986 	bl	80172ec <iprintf>
 8013fe0:	2300      	movs	r3, #0
 8013fe2:	e0a5      	b.n	8014130 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8013fe4:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013fe8:	f44f 719a 	mov.w	r1, #308	; 0x134
 8013fec:	2036      	movs	r0, #54	; 0x36
 8013fee:	f7f7 fd53 	bl	800ba98 <pbuf_alloc>
 8013ff2:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 8013ff4:	69bb      	ldr	r3, [r7, #24]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d101      	bne.n	8013ffe <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	e098      	b.n	8014130 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8013ffe:	69bb      	ldr	r3, [r7, #24]
 8014000:	895b      	ldrh	r3, [r3, #10]
 8014002:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 8014006:	d206      	bcs.n	8014016 <dhcp_create_msg+0x72>
 8014008:	4b4b      	ldr	r3, [pc, #300]	; (8014138 <dhcp_create_msg+0x194>)
 801400a:	f240 7271 	movw	r2, #1905	; 0x771
 801400e:	494e      	ldr	r1, [pc, #312]	; (8014148 <dhcp_create_msg+0x1a4>)
 8014010:	484b      	ldr	r0, [pc, #300]	; (8014140 <dhcp_create_msg+0x19c>)
 8014012:	f003 f96b 	bl	80172ec <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8014016:	79fb      	ldrb	r3, [r7, #7]
 8014018:	2b03      	cmp	r3, #3
 801401a:	d103      	bne.n	8014024 <dhcp_create_msg+0x80>
 801401c:	68bb      	ldr	r3, [r7, #8]
 801401e:	795b      	ldrb	r3, [r3, #5]
 8014020:	2b03      	cmp	r3, #3
 8014022:	d10d      	bne.n	8014040 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8014024:	68bb      	ldr	r3, [r7, #8]
 8014026:	799b      	ldrb	r3, [r3, #6]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d105      	bne.n	8014038 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801402c:	f003 f976 	bl	801731c <rand>
 8014030:	4603      	mov	r3, r0
 8014032:	461a      	mov	r2, r3
 8014034:	4b45      	ldr	r3, [pc, #276]	; (801414c <dhcp_create_msg+0x1a8>)
 8014036:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8014038:	4b44      	ldr	r3, [pc, #272]	; (801414c <dhcp_create_msg+0x1a8>)
 801403a:	681a      	ldr	r2, [r3, #0]
 801403c:	68bb      	ldr	r3, [r7, #8]
 801403e:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8014040:	69bb      	ldr	r3, [r7, #24]
 8014042:	685b      	ldr	r3, [r3, #4]
 8014044:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8014046:	f44f 729a 	mov.w	r2, #308	; 0x134
 801404a:	2100      	movs	r1, #0
 801404c:	6978      	ldr	r0, [r7, #20]
 801404e:	f002 fd01 	bl	8016a54 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	2201      	movs	r2, #1
 8014056:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8014058:	697b      	ldr	r3, [r7, #20]
 801405a:	2201      	movs	r2, #1
 801405c:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8014068:	68bb      	ldr	r3, [r7, #8]
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	4618      	mov	r0, r3
 801406e:	f7f6 fc54 	bl	800a91a <lwip_htonl>
 8014072:	4602      	mov	r2, r0
 8014074:	697b      	ldr	r3, [r7, #20]
 8014076:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8014078:	79fb      	ldrb	r3, [r7, #7]
 801407a:	2b08      	cmp	r3, #8
 801407c:	d010      	beq.n	80140a0 <dhcp_create_msg+0xfc>
 801407e:	79fb      	ldrb	r3, [r7, #7]
 8014080:	2b04      	cmp	r3, #4
 8014082:	d00d      	beq.n	80140a0 <dhcp_create_msg+0xfc>
 8014084:	79fb      	ldrb	r3, [r7, #7]
 8014086:	2b07      	cmp	r3, #7
 8014088:	d00a      	beq.n	80140a0 <dhcp_create_msg+0xfc>
 801408a:	79fb      	ldrb	r3, [r7, #7]
 801408c:	2b03      	cmp	r3, #3
 801408e:	d10c      	bne.n	80140aa <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8014090:	68bb      	ldr	r3, [r7, #8]
 8014092:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8014094:	2b05      	cmp	r3, #5
 8014096:	d003      	beq.n	80140a0 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8014098:	68bb      	ldr	r3, [r7, #8]
 801409a:	795b      	ldrb	r3, [r3, #5]
 801409c:	2b04      	cmp	r3, #4
 801409e:	d104      	bne.n	80140aa <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	3304      	adds	r3, #4
 80140a4:	681a      	ldr	r2, [r3, #0]
 80140a6:	697b      	ldr	r3, [r7, #20]
 80140a8:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80140aa:	2300      	movs	r3, #0
 80140ac:	83fb      	strh	r3, [r7, #30]
 80140ae:	e00c      	b.n	80140ca <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 80140b0:	8bfa      	ldrh	r2, [r7, #30]
 80140b2:	8bfb      	ldrh	r3, [r7, #30]
 80140b4:	68f9      	ldr	r1, [r7, #12]
 80140b6:	440a      	add	r2, r1
 80140b8:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 80140bc:	697a      	ldr	r2, [r7, #20]
 80140be:	4413      	add	r3, r2
 80140c0:	460a      	mov	r2, r1
 80140c2:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80140c4:	8bfb      	ldrh	r3, [r7, #30]
 80140c6:	3301      	adds	r3, #1
 80140c8:	83fb      	strh	r3, [r7, #30]
 80140ca:	8bfb      	ldrh	r3, [r7, #30]
 80140cc:	2b05      	cmp	r3, #5
 80140ce:	d9ef      	bls.n	80140b0 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80140d0:	697b      	ldr	r3, [r7, #20]
 80140d2:	2200      	movs	r2, #0
 80140d4:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80140d8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80140dc:	2200      	movs	r2, #0
 80140de:	f062 027d 	orn	r2, r2, #125	; 0x7d
 80140e2:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 80140e6:	2200      	movs	r2, #0
 80140e8:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80140ec:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80140f0:	2200      	movs	r2, #0
 80140f2:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80140f6:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 80140fa:	697b      	ldr	r3, [r7, #20]
 80140fc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014100:	2301      	movs	r3, #1
 8014102:	2235      	movs	r2, #53	; 0x35
 8014104:	2000      	movs	r0, #0
 8014106:	f7ff fadb 	bl	80136c0 <dhcp_option>
 801410a:	4603      	mov	r3, r0
 801410c:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801410e:	697b      	ldr	r3, [r7, #20]
 8014110:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014114:	79fa      	ldrb	r2, [r7, #7]
 8014116:	8a7b      	ldrh	r3, [r7, #18]
 8014118:	4618      	mov	r0, r3
 801411a:	f7ff fb05 	bl	8013728 <dhcp_option_byte>
 801411e:	4603      	mov	r3, r0
 8014120:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8014122:	683b      	ldr	r3, [r7, #0]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d002      	beq.n	801412e <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8014128:	683b      	ldr	r3, [r7, #0]
 801412a:	8a7a      	ldrh	r2, [r7, #18]
 801412c:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801412e:	69bb      	ldr	r3, [r7, #24]
}
 8014130:	4618      	mov	r0, r3
 8014132:	3720      	adds	r7, #32
 8014134:	46bd      	mov	sp, r7
 8014136:	bd80      	pop	{r7, pc}
 8014138:	0801bb84 	.word	0x0801bb84
 801413c:	0801bea4 	.word	0x0801bea4
 8014140:	0801bbe4 	.word	0x0801bbe4
 8014144:	0801bec4 	.word	0x0801bec4
 8014148:	0801bee4 	.word	0x0801bee4
 801414c:	20004bbc 	.word	0x20004bbc

08014150 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b084      	sub	sp, #16
 8014154:	af00      	add	r7, sp, #0
 8014156:	4603      	mov	r3, r0
 8014158:	60b9      	str	r1, [r7, #8]
 801415a:	607a      	str	r2, [r7, #4]
 801415c:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801415e:	89fb      	ldrh	r3, [r7, #14]
 8014160:	1c5a      	adds	r2, r3, #1
 8014162:	81fa      	strh	r2, [r7, #14]
 8014164:	461a      	mov	r2, r3
 8014166:	68bb      	ldr	r3, [r7, #8]
 8014168:	4413      	add	r3, r2
 801416a:	22ff      	movs	r2, #255	; 0xff
 801416c:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801416e:	e007      	b.n	8014180 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8014170:	89fb      	ldrh	r3, [r7, #14]
 8014172:	1c5a      	adds	r2, r3, #1
 8014174:	81fa      	strh	r2, [r7, #14]
 8014176:	461a      	mov	r2, r3
 8014178:	68bb      	ldr	r3, [r7, #8]
 801417a:	4413      	add	r3, r2
 801417c:	2200      	movs	r2, #0
 801417e:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8014180:	89fb      	ldrh	r3, [r7, #14]
 8014182:	2b43      	cmp	r3, #67	; 0x43
 8014184:	d904      	bls.n	8014190 <dhcp_option_trailer+0x40>
 8014186:	89fb      	ldrh	r3, [r7, #14]
 8014188:	f003 0303 	and.w	r3, r3, #3
 801418c:	2b00      	cmp	r3, #0
 801418e:	d002      	beq.n	8014196 <dhcp_option_trailer+0x46>
 8014190:	89fb      	ldrh	r3, [r7, #14]
 8014192:	2b43      	cmp	r3, #67	; 0x43
 8014194:	d9ec      	bls.n	8014170 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8014196:	89fb      	ldrh	r3, [r7, #14]
 8014198:	33f0      	adds	r3, #240	; 0xf0
 801419a:	b29b      	uxth	r3, r3
 801419c:	4619      	mov	r1, r3
 801419e:	6878      	ldr	r0, [r7, #4]
 80141a0:	f7f7 fdd8 	bl	800bd54 <pbuf_realloc>
}
 80141a4:	bf00      	nop
 80141a6:	3710      	adds	r7, #16
 80141a8:	46bd      	mov	sp, r7
 80141aa:	bd80      	pop	{r7, pc}

080141ac <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 80141ac:	b480      	push	{r7}
 80141ae:	b085      	sub	sp, #20
 80141b0:	af00      	add	r7, sp, #0
 80141b2:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d017      	beq.n	80141ea <dhcp_supplied_address+0x3e>
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d013      	beq.n	80141ea <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141c6:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	795b      	ldrb	r3, [r3, #5]
 80141cc:	2b0a      	cmp	r3, #10
 80141ce:	d007      	beq.n	80141e0 <dhcp_supplied_address+0x34>
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	795b      	ldrb	r3, [r3, #5]
 80141d4:	2b05      	cmp	r3, #5
 80141d6:	d003      	beq.n	80141e0 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80141dc:	2b04      	cmp	r3, #4
 80141de:	d101      	bne.n	80141e4 <dhcp_supplied_address+0x38>
 80141e0:	2301      	movs	r3, #1
 80141e2:	e000      	b.n	80141e6 <dhcp_supplied_address+0x3a>
 80141e4:	2300      	movs	r3, #0
 80141e6:	b2db      	uxtb	r3, r3
 80141e8:	e000      	b.n	80141ec <dhcp_supplied_address+0x40>
  }
  return 0;
 80141ea:	2300      	movs	r3, #0
}
 80141ec:	4618      	mov	r0, r3
 80141ee:	3714      	adds	r7, #20
 80141f0:	46bd      	mov	sp, r7
 80141f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f6:	4770      	bx	lr

080141f8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b082      	sub	sp, #8
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8014200:	4915      	ldr	r1, [pc, #84]	; (8014258 <etharp_free_entry+0x60>)
 8014202:	687a      	ldr	r2, [r7, #4]
 8014204:	4613      	mov	r3, r2
 8014206:	005b      	lsls	r3, r3, #1
 8014208:	4413      	add	r3, r2
 801420a:	00db      	lsls	r3, r3, #3
 801420c:	440b      	add	r3, r1
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	2b00      	cmp	r3, #0
 8014212:	d013      	beq.n	801423c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8014214:	4910      	ldr	r1, [pc, #64]	; (8014258 <etharp_free_entry+0x60>)
 8014216:	687a      	ldr	r2, [r7, #4]
 8014218:	4613      	mov	r3, r2
 801421a:	005b      	lsls	r3, r3, #1
 801421c:	4413      	add	r3, r2
 801421e:	00db      	lsls	r3, r3, #3
 8014220:	440b      	add	r3, r1
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	4618      	mov	r0, r3
 8014226:	f7f7 ff1b 	bl	800c060 <pbuf_free>
    arp_table[i].q = NULL;
 801422a:	490b      	ldr	r1, [pc, #44]	; (8014258 <etharp_free_entry+0x60>)
 801422c:	687a      	ldr	r2, [r7, #4]
 801422e:	4613      	mov	r3, r2
 8014230:	005b      	lsls	r3, r3, #1
 8014232:	4413      	add	r3, r2
 8014234:	00db      	lsls	r3, r3, #3
 8014236:	440b      	add	r3, r1
 8014238:	2200      	movs	r2, #0
 801423a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801423c:	4906      	ldr	r1, [pc, #24]	; (8014258 <etharp_free_entry+0x60>)
 801423e:	687a      	ldr	r2, [r7, #4]
 8014240:	4613      	mov	r3, r2
 8014242:	005b      	lsls	r3, r3, #1
 8014244:	4413      	add	r3, r2
 8014246:	00db      	lsls	r3, r3, #3
 8014248:	440b      	add	r3, r1
 801424a:	3314      	adds	r3, #20
 801424c:	2200      	movs	r2, #0
 801424e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8014250:	bf00      	nop
 8014252:	3708      	adds	r7, #8
 8014254:	46bd      	mov	sp, r7
 8014256:	bd80      	pop	{r7, pc}
 8014258:	20004bc0 	.word	0x20004bc0

0801425c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801425c:	b580      	push	{r7, lr}
 801425e:	b082      	sub	sp, #8
 8014260:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014262:	2300      	movs	r3, #0
 8014264:	607b      	str	r3, [r7, #4]
 8014266:	e096      	b.n	8014396 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8014268:	494f      	ldr	r1, [pc, #316]	; (80143a8 <etharp_tmr+0x14c>)
 801426a:	687a      	ldr	r2, [r7, #4]
 801426c:	4613      	mov	r3, r2
 801426e:	005b      	lsls	r3, r3, #1
 8014270:	4413      	add	r3, r2
 8014272:	00db      	lsls	r3, r3, #3
 8014274:	440b      	add	r3, r1
 8014276:	3314      	adds	r3, #20
 8014278:	781b      	ldrb	r3, [r3, #0]
 801427a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801427c:	78fb      	ldrb	r3, [r7, #3]
 801427e:	2b00      	cmp	r3, #0
 8014280:	f000 8086 	beq.w	8014390 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8014284:	4948      	ldr	r1, [pc, #288]	; (80143a8 <etharp_tmr+0x14c>)
 8014286:	687a      	ldr	r2, [r7, #4]
 8014288:	4613      	mov	r3, r2
 801428a:	005b      	lsls	r3, r3, #1
 801428c:	4413      	add	r3, r2
 801428e:	00db      	lsls	r3, r3, #3
 8014290:	440b      	add	r3, r1
 8014292:	3312      	adds	r3, #18
 8014294:	881b      	ldrh	r3, [r3, #0]
 8014296:	3301      	adds	r3, #1
 8014298:	b298      	uxth	r0, r3
 801429a:	4943      	ldr	r1, [pc, #268]	; (80143a8 <etharp_tmr+0x14c>)
 801429c:	687a      	ldr	r2, [r7, #4]
 801429e:	4613      	mov	r3, r2
 80142a0:	005b      	lsls	r3, r3, #1
 80142a2:	4413      	add	r3, r2
 80142a4:	00db      	lsls	r3, r3, #3
 80142a6:	440b      	add	r3, r1
 80142a8:	3312      	adds	r3, #18
 80142aa:	4602      	mov	r2, r0
 80142ac:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80142ae:	493e      	ldr	r1, [pc, #248]	; (80143a8 <etharp_tmr+0x14c>)
 80142b0:	687a      	ldr	r2, [r7, #4]
 80142b2:	4613      	mov	r3, r2
 80142b4:	005b      	lsls	r3, r3, #1
 80142b6:	4413      	add	r3, r2
 80142b8:	00db      	lsls	r3, r3, #3
 80142ba:	440b      	add	r3, r1
 80142bc:	3312      	adds	r3, #18
 80142be:	881b      	ldrh	r3, [r3, #0]
 80142c0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80142c4:	d215      	bcs.n	80142f2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80142c6:	4938      	ldr	r1, [pc, #224]	; (80143a8 <etharp_tmr+0x14c>)
 80142c8:	687a      	ldr	r2, [r7, #4]
 80142ca:	4613      	mov	r3, r2
 80142cc:	005b      	lsls	r3, r3, #1
 80142ce:	4413      	add	r3, r2
 80142d0:	00db      	lsls	r3, r3, #3
 80142d2:	440b      	add	r3, r1
 80142d4:	3314      	adds	r3, #20
 80142d6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80142d8:	2b01      	cmp	r3, #1
 80142da:	d10e      	bne.n	80142fa <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80142dc:	4932      	ldr	r1, [pc, #200]	; (80143a8 <etharp_tmr+0x14c>)
 80142de:	687a      	ldr	r2, [r7, #4]
 80142e0:	4613      	mov	r3, r2
 80142e2:	005b      	lsls	r3, r3, #1
 80142e4:	4413      	add	r3, r2
 80142e6:	00db      	lsls	r3, r3, #3
 80142e8:	440b      	add	r3, r1
 80142ea:	3312      	adds	r3, #18
 80142ec:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80142ee:	2b04      	cmp	r3, #4
 80142f0:	d903      	bls.n	80142fa <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80142f2:	6878      	ldr	r0, [r7, #4]
 80142f4:	f7ff ff80 	bl	80141f8 <etharp_free_entry>
 80142f8:	e04a      	b.n	8014390 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80142fa:	492b      	ldr	r1, [pc, #172]	; (80143a8 <etharp_tmr+0x14c>)
 80142fc:	687a      	ldr	r2, [r7, #4]
 80142fe:	4613      	mov	r3, r2
 8014300:	005b      	lsls	r3, r3, #1
 8014302:	4413      	add	r3, r2
 8014304:	00db      	lsls	r3, r3, #3
 8014306:	440b      	add	r3, r1
 8014308:	3314      	adds	r3, #20
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	2b03      	cmp	r3, #3
 801430e:	d10a      	bne.n	8014326 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8014310:	4925      	ldr	r1, [pc, #148]	; (80143a8 <etharp_tmr+0x14c>)
 8014312:	687a      	ldr	r2, [r7, #4]
 8014314:	4613      	mov	r3, r2
 8014316:	005b      	lsls	r3, r3, #1
 8014318:	4413      	add	r3, r2
 801431a:	00db      	lsls	r3, r3, #3
 801431c:	440b      	add	r3, r1
 801431e:	3314      	adds	r3, #20
 8014320:	2204      	movs	r2, #4
 8014322:	701a      	strb	r2, [r3, #0]
 8014324:	e034      	b.n	8014390 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8014326:	4920      	ldr	r1, [pc, #128]	; (80143a8 <etharp_tmr+0x14c>)
 8014328:	687a      	ldr	r2, [r7, #4]
 801432a:	4613      	mov	r3, r2
 801432c:	005b      	lsls	r3, r3, #1
 801432e:	4413      	add	r3, r2
 8014330:	00db      	lsls	r3, r3, #3
 8014332:	440b      	add	r3, r1
 8014334:	3314      	adds	r3, #20
 8014336:	781b      	ldrb	r3, [r3, #0]
 8014338:	2b04      	cmp	r3, #4
 801433a:	d10a      	bne.n	8014352 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801433c:	491a      	ldr	r1, [pc, #104]	; (80143a8 <etharp_tmr+0x14c>)
 801433e:	687a      	ldr	r2, [r7, #4]
 8014340:	4613      	mov	r3, r2
 8014342:	005b      	lsls	r3, r3, #1
 8014344:	4413      	add	r3, r2
 8014346:	00db      	lsls	r3, r3, #3
 8014348:	440b      	add	r3, r1
 801434a:	3314      	adds	r3, #20
 801434c:	2202      	movs	r2, #2
 801434e:	701a      	strb	r2, [r3, #0]
 8014350:	e01e      	b.n	8014390 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014352:	4915      	ldr	r1, [pc, #84]	; (80143a8 <etharp_tmr+0x14c>)
 8014354:	687a      	ldr	r2, [r7, #4]
 8014356:	4613      	mov	r3, r2
 8014358:	005b      	lsls	r3, r3, #1
 801435a:	4413      	add	r3, r2
 801435c:	00db      	lsls	r3, r3, #3
 801435e:	440b      	add	r3, r1
 8014360:	3314      	adds	r3, #20
 8014362:	781b      	ldrb	r3, [r3, #0]
 8014364:	2b01      	cmp	r3, #1
 8014366:	d113      	bne.n	8014390 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8014368:	490f      	ldr	r1, [pc, #60]	; (80143a8 <etharp_tmr+0x14c>)
 801436a:	687a      	ldr	r2, [r7, #4]
 801436c:	4613      	mov	r3, r2
 801436e:	005b      	lsls	r3, r3, #1
 8014370:	4413      	add	r3, r2
 8014372:	00db      	lsls	r3, r3, #3
 8014374:	440b      	add	r3, r1
 8014376:	3308      	adds	r3, #8
 8014378:	6818      	ldr	r0, [r3, #0]
 801437a:	687a      	ldr	r2, [r7, #4]
 801437c:	4613      	mov	r3, r2
 801437e:	005b      	lsls	r3, r3, #1
 8014380:	4413      	add	r3, r2
 8014382:	00db      	lsls	r3, r3, #3
 8014384:	4a08      	ldr	r2, [pc, #32]	; (80143a8 <etharp_tmr+0x14c>)
 8014386:	4413      	add	r3, r2
 8014388:	3304      	adds	r3, #4
 801438a:	4619      	mov	r1, r3
 801438c:	f000 fe72 	bl	8015074 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	3301      	adds	r3, #1
 8014394:	607b      	str	r3, [r7, #4]
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	2b09      	cmp	r3, #9
 801439a:	f77f af65 	ble.w	8014268 <etharp_tmr+0xc>
      }
    }
  }
}
 801439e:	bf00      	nop
 80143a0:	bf00      	nop
 80143a2:	3708      	adds	r7, #8
 80143a4:	46bd      	mov	sp, r7
 80143a6:	bd80      	pop	{r7, pc}
 80143a8:	20004bc0 	.word	0x20004bc0

080143ac <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b08a      	sub	sp, #40	; 0x28
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	60f8      	str	r0, [r7, #12]
 80143b4:	460b      	mov	r3, r1
 80143b6:	607a      	str	r2, [r7, #4]
 80143b8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80143ba:	230a      	movs	r3, #10
 80143bc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80143be:	230a      	movs	r3, #10
 80143c0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80143c2:	230a      	movs	r3, #10
 80143c4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80143c6:	2300      	movs	r3, #0
 80143c8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80143ca:	230a      	movs	r3, #10
 80143cc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80143ce:	2300      	movs	r3, #0
 80143d0:	83bb      	strh	r3, [r7, #28]
 80143d2:	2300      	movs	r3, #0
 80143d4:	837b      	strh	r3, [r7, #26]
 80143d6:	2300      	movs	r3, #0
 80143d8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80143da:	2300      	movs	r3, #0
 80143dc:	843b      	strh	r3, [r7, #32]
 80143de:	e0ae      	b.n	801453e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80143e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80143e4:	49a6      	ldr	r1, [pc, #664]	; (8014680 <etharp_find_entry+0x2d4>)
 80143e6:	4613      	mov	r3, r2
 80143e8:	005b      	lsls	r3, r3, #1
 80143ea:	4413      	add	r3, r2
 80143ec:	00db      	lsls	r3, r3, #3
 80143ee:	440b      	add	r3, r1
 80143f0:	3314      	adds	r3, #20
 80143f2:	781b      	ldrb	r3, [r3, #0]
 80143f4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80143f6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80143fa:	2b0a      	cmp	r3, #10
 80143fc:	d105      	bne.n	801440a <etharp_find_entry+0x5e>
 80143fe:	7dfb      	ldrb	r3, [r7, #23]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d102      	bne.n	801440a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8014404:	8c3b      	ldrh	r3, [r7, #32]
 8014406:	847b      	strh	r3, [r7, #34]	; 0x22
 8014408:	e095      	b.n	8014536 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801440a:	7dfb      	ldrb	r3, [r7, #23]
 801440c:	2b00      	cmp	r3, #0
 801440e:	f000 8092 	beq.w	8014536 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8014412:	7dfb      	ldrb	r3, [r7, #23]
 8014414:	2b01      	cmp	r3, #1
 8014416:	d009      	beq.n	801442c <etharp_find_entry+0x80>
 8014418:	7dfb      	ldrb	r3, [r7, #23]
 801441a:	2b01      	cmp	r3, #1
 801441c:	d806      	bhi.n	801442c <etharp_find_entry+0x80>
 801441e:	4b99      	ldr	r3, [pc, #612]	; (8014684 <etharp_find_entry+0x2d8>)
 8014420:	f240 1223 	movw	r2, #291	; 0x123
 8014424:	4998      	ldr	r1, [pc, #608]	; (8014688 <etharp_find_entry+0x2dc>)
 8014426:	4899      	ldr	r0, [pc, #612]	; (801468c <etharp_find_entry+0x2e0>)
 8014428:	f002 ff60 	bl	80172ec <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	2b00      	cmp	r3, #0
 8014430:	d020      	beq.n	8014474 <etharp_find_entry+0xc8>
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	6819      	ldr	r1, [r3, #0]
 8014436:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801443a:	4891      	ldr	r0, [pc, #580]	; (8014680 <etharp_find_entry+0x2d4>)
 801443c:	4613      	mov	r3, r2
 801443e:	005b      	lsls	r3, r3, #1
 8014440:	4413      	add	r3, r2
 8014442:	00db      	lsls	r3, r3, #3
 8014444:	4403      	add	r3, r0
 8014446:	3304      	adds	r3, #4
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	4299      	cmp	r1, r3
 801444c:	d112      	bne.n	8014474 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d00c      	beq.n	801446e <etharp_find_entry+0xc2>
 8014454:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014458:	4989      	ldr	r1, [pc, #548]	; (8014680 <etharp_find_entry+0x2d4>)
 801445a:	4613      	mov	r3, r2
 801445c:	005b      	lsls	r3, r3, #1
 801445e:	4413      	add	r3, r2
 8014460:	00db      	lsls	r3, r3, #3
 8014462:	440b      	add	r3, r1
 8014464:	3308      	adds	r3, #8
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	687a      	ldr	r2, [r7, #4]
 801446a:	429a      	cmp	r2, r3
 801446c:	d102      	bne.n	8014474 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801446e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014472:	e100      	b.n	8014676 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8014474:	7dfb      	ldrb	r3, [r7, #23]
 8014476:	2b01      	cmp	r3, #1
 8014478:	d140      	bne.n	80144fc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801447a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801447e:	4980      	ldr	r1, [pc, #512]	; (8014680 <etharp_find_entry+0x2d4>)
 8014480:	4613      	mov	r3, r2
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	4413      	add	r3, r2
 8014486:	00db      	lsls	r3, r3, #3
 8014488:	440b      	add	r3, r1
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d01a      	beq.n	80144c6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8014490:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014494:	497a      	ldr	r1, [pc, #488]	; (8014680 <etharp_find_entry+0x2d4>)
 8014496:	4613      	mov	r3, r2
 8014498:	005b      	lsls	r3, r3, #1
 801449a:	4413      	add	r3, r2
 801449c:	00db      	lsls	r3, r3, #3
 801449e:	440b      	add	r3, r1
 80144a0:	3312      	adds	r3, #18
 80144a2:	881b      	ldrh	r3, [r3, #0]
 80144a4:	8bba      	ldrh	r2, [r7, #28]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d845      	bhi.n	8014536 <etharp_find_entry+0x18a>
            old_queue = i;
 80144aa:	8c3b      	ldrh	r3, [r7, #32]
 80144ac:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80144ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80144b2:	4973      	ldr	r1, [pc, #460]	; (8014680 <etharp_find_entry+0x2d4>)
 80144b4:	4613      	mov	r3, r2
 80144b6:	005b      	lsls	r3, r3, #1
 80144b8:	4413      	add	r3, r2
 80144ba:	00db      	lsls	r3, r3, #3
 80144bc:	440b      	add	r3, r1
 80144be:	3312      	adds	r3, #18
 80144c0:	881b      	ldrh	r3, [r3, #0]
 80144c2:	83bb      	strh	r3, [r7, #28]
 80144c4:	e037      	b.n	8014536 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80144c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80144ca:	496d      	ldr	r1, [pc, #436]	; (8014680 <etharp_find_entry+0x2d4>)
 80144cc:	4613      	mov	r3, r2
 80144ce:	005b      	lsls	r3, r3, #1
 80144d0:	4413      	add	r3, r2
 80144d2:	00db      	lsls	r3, r3, #3
 80144d4:	440b      	add	r3, r1
 80144d6:	3312      	adds	r3, #18
 80144d8:	881b      	ldrh	r3, [r3, #0]
 80144da:	8b7a      	ldrh	r2, [r7, #26]
 80144dc:	429a      	cmp	r2, r3
 80144de:	d82a      	bhi.n	8014536 <etharp_find_entry+0x18a>
            old_pending = i;
 80144e0:	8c3b      	ldrh	r3, [r7, #32]
 80144e2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80144e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80144e8:	4965      	ldr	r1, [pc, #404]	; (8014680 <etharp_find_entry+0x2d4>)
 80144ea:	4613      	mov	r3, r2
 80144ec:	005b      	lsls	r3, r3, #1
 80144ee:	4413      	add	r3, r2
 80144f0:	00db      	lsls	r3, r3, #3
 80144f2:	440b      	add	r3, r1
 80144f4:	3312      	adds	r3, #18
 80144f6:	881b      	ldrh	r3, [r3, #0]
 80144f8:	837b      	strh	r3, [r7, #26]
 80144fa:	e01c      	b.n	8014536 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80144fc:	7dfb      	ldrb	r3, [r7, #23]
 80144fe:	2b01      	cmp	r3, #1
 8014500:	d919      	bls.n	8014536 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8014502:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014506:	495e      	ldr	r1, [pc, #376]	; (8014680 <etharp_find_entry+0x2d4>)
 8014508:	4613      	mov	r3, r2
 801450a:	005b      	lsls	r3, r3, #1
 801450c:	4413      	add	r3, r2
 801450e:	00db      	lsls	r3, r3, #3
 8014510:	440b      	add	r3, r1
 8014512:	3312      	adds	r3, #18
 8014514:	881b      	ldrh	r3, [r3, #0]
 8014516:	8b3a      	ldrh	r2, [r7, #24]
 8014518:	429a      	cmp	r2, r3
 801451a:	d80c      	bhi.n	8014536 <etharp_find_entry+0x18a>
            old_stable = i;
 801451c:	8c3b      	ldrh	r3, [r7, #32]
 801451e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8014520:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014524:	4956      	ldr	r1, [pc, #344]	; (8014680 <etharp_find_entry+0x2d4>)
 8014526:	4613      	mov	r3, r2
 8014528:	005b      	lsls	r3, r3, #1
 801452a:	4413      	add	r3, r2
 801452c:	00db      	lsls	r3, r3, #3
 801452e:	440b      	add	r3, r1
 8014530:	3312      	adds	r3, #18
 8014532:	881b      	ldrh	r3, [r3, #0]
 8014534:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014536:	8c3b      	ldrh	r3, [r7, #32]
 8014538:	3301      	adds	r3, #1
 801453a:	b29b      	uxth	r3, r3
 801453c:	843b      	strh	r3, [r7, #32]
 801453e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014542:	2b09      	cmp	r3, #9
 8014544:	f77f af4c 	ble.w	80143e0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8014548:	7afb      	ldrb	r3, [r7, #11]
 801454a:	f003 0302 	and.w	r3, r3, #2
 801454e:	2b00      	cmp	r3, #0
 8014550:	d108      	bne.n	8014564 <etharp_find_entry+0x1b8>
 8014552:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8014556:	2b0a      	cmp	r3, #10
 8014558:	d107      	bne.n	801456a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801455a:	7afb      	ldrb	r3, [r7, #11]
 801455c:	f003 0301 	and.w	r3, r3, #1
 8014560:	2b00      	cmp	r3, #0
 8014562:	d102      	bne.n	801456a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8014564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014568:	e085      	b.n	8014676 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801456a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801456e:	2b09      	cmp	r3, #9
 8014570:	dc02      	bgt.n	8014578 <etharp_find_entry+0x1cc>
    i = empty;
 8014572:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014574:	843b      	strh	r3, [r7, #32]
 8014576:	e039      	b.n	80145ec <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8014578:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801457c:	2b09      	cmp	r3, #9
 801457e:	dc14      	bgt.n	80145aa <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8014580:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014582:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8014584:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014588:	493d      	ldr	r1, [pc, #244]	; (8014680 <etharp_find_entry+0x2d4>)
 801458a:	4613      	mov	r3, r2
 801458c:	005b      	lsls	r3, r3, #1
 801458e:	4413      	add	r3, r2
 8014590:	00db      	lsls	r3, r3, #3
 8014592:	440b      	add	r3, r1
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d018      	beq.n	80145cc <etharp_find_entry+0x220>
 801459a:	4b3a      	ldr	r3, [pc, #232]	; (8014684 <etharp_find_entry+0x2d8>)
 801459c:	f240 126d 	movw	r2, #365	; 0x16d
 80145a0:	493b      	ldr	r1, [pc, #236]	; (8014690 <etharp_find_entry+0x2e4>)
 80145a2:	483a      	ldr	r0, [pc, #232]	; (801468c <etharp_find_entry+0x2e0>)
 80145a4:	f002 fea2 	bl	80172ec <iprintf>
 80145a8:	e010      	b.n	80145cc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80145aa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80145ae:	2b09      	cmp	r3, #9
 80145b0:	dc02      	bgt.n	80145b8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80145b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80145b4:	843b      	strh	r3, [r7, #32]
 80145b6:	e009      	b.n	80145cc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80145b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80145bc:	2b09      	cmp	r3, #9
 80145be:	dc02      	bgt.n	80145c6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80145c0:	8bfb      	ldrh	r3, [r7, #30]
 80145c2:	843b      	strh	r3, [r7, #32]
 80145c4:	e002      	b.n	80145cc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80145c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80145ca:	e054      	b.n	8014676 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80145cc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80145d0:	2b09      	cmp	r3, #9
 80145d2:	dd06      	ble.n	80145e2 <etharp_find_entry+0x236>
 80145d4:	4b2b      	ldr	r3, [pc, #172]	; (8014684 <etharp_find_entry+0x2d8>)
 80145d6:	f240 127f 	movw	r2, #383	; 0x17f
 80145da:	492e      	ldr	r1, [pc, #184]	; (8014694 <etharp_find_entry+0x2e8>)
 80145dc:	482b      	ldr	r0, [pc, #172]	; (801468c <etharp_find_entry+0x2e0>)
 80145de:	f002 fe85 	bl	80172ec <iprintf>
    etharp_free_entry(i);
 80145e2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80145e6:	4618      	mov	r0, r3
 80145e8:	f7ff fe06 	bl	80141f8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80145ec:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80145f0:	2b09      	cmp	r3, #9
 80145f2:	dd06      	ble.n	8014602 <etharp_find_entry+0x256>
 80145f4:	4b23      	ldr	r3, [pc, #140]	; (8014684 <etharp_find_entry+0x2d8>)
 80145f6:	f240 1283 	movw	r2, #387	; 0x183
 80145fa:	4926      	ldr	r1, [pc, #152]	; (8014694 <etharp_find_entry+0x2e8>)
 80145fc:	4823      	ldr	r0, [pc, #140]	; (801468c <etharp_find_entry+0x2e0>)
 80145fe:	f002 fe75 	bl	80172ec <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8014602:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014606:	491e      	ldr	r1, [pc, #120]	; (8014680 <etharp_find_entry+0x2d4>)
 8014608:	4613      	mov	r3, r2
 801460a:	005b      	lsls	r3, r3, #1
 801460c:	4413      	add	r3, r2
 801460e:	00db      	lsls	r3, r3, #3
 8014610:	440b      	add	r3, r1
 8014612:	3314      	adds	r3, #20
 8014614:	781b      	ldrb	r3, [r3, #0]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d006      	beq.n	8014628 <etharp_find_entry+0x27c>
 801461a:	4b1a      	ldr	r3, [pc, #104]	; (8014684 <etharp_find_entry+0x2d8>)
 801461c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8014620:	491d      	ldr	r1, [pc, #116]	; (8014698 <etharp_find_entry+0x2ec>)
 8014622:	481a      	ldr	r0, [pc, #104]	; (801468c <etharp_find_entry+0x2e0>)
 8014624:	f002 fe62 	bl	80172ec <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	2b00      	cmp	r3, #0
 801462c:	d00b      	beq.n	8014646 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801462e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014632:	68fb      	ldr	r3, [r7, #12]
 8014634:	6819      	ldr	r1, [r3, #0]
 8014636:	4812      	ldr	r0, [pc, #72]	; (8014680 <etharp_find_entry+0x2d4>)
 8014638:	4613      	mov	r3, r2
 801463a:	005b      	lsls	r3, r3, #1
 801463c:	4413      	add	r3, r2
 801463e:	00db      	lsls	r3, r3, #3
 8014640:	4403      	add	r3, r0
 8014642:	3304      	adds	r3, #4
 8014644:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8014646:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801464a:	490d      	ldr	r1, [pc, #52]	; (8014680 <etharp_find_entry+0x2d4>)
 801464c:	4613      	mov	r3, r2
 801464e:	005b      	lsls	r3, r3, #1
 8014650:	4413      	add	r3, r2
 8014652:	00db      	lsls	r3, r3, #3
 8014654:	440b      	add	r3, r1
 8014656:	3312      	adds	r3, #18
 8014658:	2200      	movs	r2, #0
 801465a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801465c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014660:	4907      	ldr	r1, [pc, #28]	; (8014680 <etharp_find_entry+0x2d4>)
 8014662:	4613      	mov	r3, r2
 8014664:	005b      	lsls	r3, r3, #1
 8014666:	4413      	add	r3, r2
 8014668:	00db      	lsls	r3, r3, #3
 801466a:	440b      	add	r3, r1
 801466c:	3308      	adds	r3, #8
 801466e:	687a      	ldr	r2, [r7, #4]
 8014670:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8014672:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8014676:	4618      	mov	r0, r3
 8014678:	3728      	adds	r7, #40	; 0x28
 801467a:	46bd      	mov	sp, r7
 801467c:	bd80      	pop	{r7, pc}
 801467e:	bf00      	nop
 8014680:	20004bc0 	.word	0x20004bc0
 8014684:	0801bf24 	.word	0x0801bf24
 8014688:	0801bf5c 	.word	0x0801bf5c
 801468c:	0801bf9c 	.word	0x0801bf9c
 8014690:	0801bfc4 	.word	0x0801bfc4
 8014694:	0801bfdc 	.word	0x0801bfdc
 8014698:	0801bff0 	.word	0x0801bff0

0801469c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801469c:	b580      	push	{r7, lr}
 801469e:	b088      	sub	sp, #32
 80146a0:	af02      	add	r7, sp, #8
 80146a2:	60f8      	str	r0, [r7, #12]
 80146a4:	60b9      	str	r1, [r7, #8]
 80146a6:	607a      	str	r2, [r7, #4]
 80146a8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80146b0:	2b06      	cmp	r3, #6
 80146b2:	d006      	beq.n	80146c2 <etharp_update_arp_entry+0x26>
 80146b4:	4b48      	ldr	r3, [pc, #288]	; (80147d8 <etharp_update_arp_entry+0x13c>)
 80146b6:	f240 12a9 	movw	r2, #425	; 0x1a9
 80146ba:	4948      	ldr	r1, [pc, #288]	; (80147dc <etharp_update_arp_entry+0x140>)
 80146bc:	4848      	ldr	r0, [pc, #288]	; (80147e0 <etharp_update_arp_entry+0x144>)
 80146be:	f002 fe15 	bl	80172ec <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80146c2:	68bb      	ldr	r3, [r7, #8]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d012      	beq.n	80146ee <etharp_update_arp_entry+0x52>
 80146c8:	68bb      	ldr	r3, [r7, #8]
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d00e      	beq.n	80146ee <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80146d0:	68bb      	ldr	r3, [r7, #8]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	68f9      	ldr	r1, [r7, #12]
 80146d6:	4618      	mov	r0, r3
 80146d8:	f001 f920 	bl	801591c <ip4_addr_isbroadcast_u32>
 80146dc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d105      	bne.n	80146ee <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80146e2:	68bb      	ldr	r3, [r7, #8]
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80146ea:	2be0      	cmp	r3, #224	; 0xe0
 80146ec:	d102      	bne.n	80146f4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80146ee:	f06f 030f 	mvn.w	r3, #15
 80146f2:	e06c      	b.n	80147ce <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80146f4:	78fb      	ldrb	r3, [r7, #3]
 80146f6:	68fa      	ldr	r2, [r7, #12]
 80146f8:	4619      	mov	r1, r3
 80146fa:	68b8      	ldr	r0, [r7, #8]
 80146fc:	f7ff fe56 	bl	80143ac <etharp_find_entry>
 8014700:	4603      	mov	r3, r0
 8014702:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8014704:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014708:	2b00      	cmp	r3, #0
 801470a:	da02      	bge.n	8014712 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801470c:	8afb      	ldrh	r3, [r7, #22]
 801470e:	b25b      	sxtb	r3, r3
 8014710:	e05d      	b.n	80147ce <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8014712:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014716:	4933      	ldr	r1, [pc, #204]	; (80147e4 <etharp_update_arp_entry+0x148>)
 8014718:	4613      	mov	r3, r2
 801471a:	005b      	lsls	r3, r3, #1
 801471c:	4413      	add	r3, r2
 801471e:	00db      	lsls	r3, r3, #3
 8014720:	440b      	add	r3, r1
 8014722:	3314      	adds	r3, #20
 8014724:	2202      	movs	r2, #2
 8014726:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8014728:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801472c:	492d      	ldr	r1, [pc, #180]	; (80147e4 <etharp_update_arp_entry+0x148>)
 801472e:	4613      	mov	r3, r2
 8014730:	005b      	lsls	r3, r3, #1
 8014732:	4413      	add	r3, r2
 8014734:	00db      	lsls	r3, r3, #3
 8014736:	440b      	add	r3, r1
 8014738:	3308      	adds	r3, #8
 801473a:	68fa      	ldr	r2, [r7, #12]
 801473c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801473e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014742:	4613      	mov	r3, r2
 8014744:	005b      	lsls	r3, r3, #1
 8014746:	4413      	add	r3, r2
 8014748:	00db      	lsls	r3, r3, #3
 801474a:	3308      	adds	r3, #8
 801474c:	4a25      	ldr	r2, [pc, #148]	; (80147e4 <etharp_update_arp_entry+0x148>)
 801474e:	4413      	add	r3, r2
 8014750:	3304      	adds	r3, #4
 8014752:	2206      	movs	r2, #6
 8014754:	6879      	ldr	r1, [r7, #4]
 8014756:	4618      	mov	r0, r3
 8014758:	f002 f954 	bl	8016a04 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801475c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014760:	4920      	ldr	r1, [pc, #128]	; (80147e4 <etharp_update_arp_entry+0x148>)
 8014762:	4613      	mov	r3, r2
 8014764:	005b      	lsls	r3, r3, #1
 8014766:	4413      	add	r3, r2
 8014768:	00db      	lsls	r3, r3, #3
 801476a:	440b      	add	r3, r1
 801476c:	3312      	adds	r3, #18
 801476e:	2200      	movs	r2, #0
 8014770:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8014772:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014776:	491b      	ldr	r1, [pc, #108]	; (80147e4 <etharp_update_arp_entry+0x148>)
 8014778:	4613      	mov	r3, r2
 801477a:	005b      	lsls	r3, r3, #1
 801477c:	4413      	add	r3, r2
 801477e:	00db      	lsls	r3, r3, #3
 8014780:	440b      	add	r3, r1
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	2b00      	cmp	r3, #0
 8014786:	d021      	beq.n	80147cc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8014788:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801478c:	4915      	ldr	r1, [pc, #84]	; (80147e4 <etharp_update_arp_entry+0x148>)
 801478e:	4613      	mov	r3, r2
 8014790:	005b      	lsls	r3, r3, #1
 8014792:	4413      	add	r3, r2
 8014794:	00db      	lsls	r3, r3, #3
 8014796:	440b      	add	r3, r1
 8014798:	681b      	ldr	r3, [r3, #0]
 801479a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801479c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80147a0:	4910      	ldr	r1, [pc, #64]	; (80147e4 <etharp_update_arp_entry+0x148>)
 80147a2:	4613      	mov	r3, r2
 80147a4:	005b      	lsls	r3, r3, #1
 80147a6:	4413      	add	r3, r2
 80147a8:	00db      	lsls	r3, r3, #3
 80147aa:	440b      	add	r3, r1
 80147ac:	2200      	movs	r2, #0
 80147ae:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 80147b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80147ba:	9300      	str	r3, [sp, #0]
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	6939      	ldr	r1, [r7, #16]
 80147c0:	68f8      	ldr	r0, [r7, #12]
 80147c2:	f001 ffb3 	bl	801672c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80147c6:	6938      	ldr	r0, [r7, #16]
 80147c8:	f7f7 fc4a 	bl	800c060 <pbuf_free>
  }
  return ERR_OK;
 80147cc:	2300      	movs	r3, #0
}
 80147ce:	4618      	mov	r0, r3
 80147d0:	3718      	adds	r7, #24
 80147d2:	46bd      	mov	sp, r7
 80147d4:	bd80      	pop	{r7, pc}
 80147d6:	bf00      	nop
 80147d8:	0801bf24 	.word	0x0801bf24
 80147dc:	0801c01c 	.word	0x0801c01c
 80147e0:	0801bf9c 	.word	0x0801bf9c
 80147e4:	20004bc0 	.word	0x20004bc0

080147e8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b084      	sub	sp, #16
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80147f0:	2300      	movs	r3, #0
 80147f2:	60fb      	str	r3, [r7, #12]
 80147f4:	e01e      	b.n	8014834 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80147f6:	4913      	ldr	r1, [pc, #76]	; (8014844 <etharp_cleanup_netif+0x5c>)
 80147f8:	68fa      	ldr	r2, [r7, #12]
 80147fa:	4613      	mov	r3, r2
 80147fc:	005b      	lsls	r3, r3, #1
 80147fe:	4413      	add	r3, r2
 8014800:	00db      	lsls	r3, r3, #3
 8014802:	440b      	add	r3, r1
 8014804:	3314      	adds	r3, #20
 8014806:	781b      	ldrb	r3, [r3, #0]
 8014808:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801480a:	7afb      	ldrb	r3, [r7, #11]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d00e      	beq.n	801482e <etharp_cleanup_netif+0x46>
 8014810:	490c      	ldr	r1, [pc, #48]	; (8014844 <etharp_cleanup_netif+0x5c>)
 8014812:	68fa      	ldr	r2, [r7, #12]
 8014814:	4613      	mov	r3, r2
 8014816:	005b      	lsls	r3, r3, #1
 8014818:	4413      	add	r3, r2
 801481a:	00db      	lsls	r3, r3, #3
 801481c:	440b      	add	r3, r1
 801481e:	3308      	adds	r3, #8
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	687a      	ldr	r2, [r7, #4]
 8014824:	429a      	cmp	r2, r3
 8014826:	d102      	bne.n	801482e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8014828:	68f8      	ldr	r0, [r7, #12]
 801482a:	f7ff fce5 	bl	80141f8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	3301      	adds	r3, #1
 8014832:	60fb      	str	r3, [r7, #12]
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	2b09      	cmp	r3, #9
 8014838:	dddd      	ble.n	80147f6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801483a:	bf00      	nop
 801483c:	bf00      	nop
 801483e:	3710      	adds	r7, #16
 8014840:	46bd      	mov	sp, r7
 8014842:	bd80      	pop	{r7, pc}
 8014844:	20004bc0 	.word	0x20004bc0

08014848 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8014848:	b5b0      	push	{r4, r5, r7, lr}
 801484a:	b08a      	sub	sp, #40	; 0x28
 801484c:	af04      	add	r7, sp, #16
 801484e:	6078      	str	r0, [r7, #4]
 8014850:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8014852:	683b      	ldr	r3, [r7, #0]
 8014854:	2b00      	cmp	r3, #0
 8014856:	d107      	bne.n	8014868 <etharp_input+0x20>
 8014858:	4b3f      	ldr	r3, [pc, #252]	; (8014958 <etharp_input+0x110>)
 801485a:	f240 228a 	movw	r2, #650	; 0x28a
 801485e:	493f      	ldr	r1, [pc, #252]	; (801495c <etharp_input+0x114>)
 8014860:	483f      	ldr	r0, [pc, #252]	; (8014960 <etharp_input+0x118>)
 8014862:	f002 fd43 	bl	80172ec <iprintf>
 8014866:	e074      	b.n	8014952 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	685b      	ldr	r3, [r3, #4]
 801486c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801486e:	693b      	ldr	r3, [r7, #16]
 8014870:	881b      	ldrh	r3, [r3, #0]
 8014872:	b29b      	uxth	r3, r3
 8014874:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014878:	d10c      	bne.n	8014894 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801487a:	693b      	ldr	r3, [r7, #16]
 801487c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801487e:	2b06      	cmp	r3, #6
 8014880:	d108      	bne.n	8014894 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014882:	693b      	ldr	r3, [r7, #16]
 8014884:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014886:	2b04      	cmp	r3, #4
 8014888:	d104      	bne.n	8014894 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801488a:	693b      	ldr	r3, [r7, #16]
 801488c:	885b      	ldrh	r3, [r3, #2]
 801488e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014890:	2b08      	cmp	r3, #8
 8014892:	d003      	beq.n	801489c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8014894:	6878      	ldr	r0, [r7, #4]
 8014896:	f7f7 fbe3 	bl	800c060 <pbuf_free>
    return;
 801489a:	e05a      	b.n	8014952 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801489c:	693b      	ldr	r3, [r7, #16]
 801489e:	330e      	adds	r3, #14
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80148a4:	693b      	ldr	r3, [r7, #16]
 80148a6:	3318      	adds	r3, #24
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80148ac:	683b      	ldr	r3, [r7, #0]
 80148ae:	3304      	adds	r3, #4
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d102      	bne.n	80148bc <etharp_input+0x74>
    for_us = 0;
 80148b6:	2300      	movs	r3, #0
 80148b8:	75fb      	strb	r3, [r7, #23]
 80148ba:	e009      	b.n	80148d0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80148bc:	68ba      	ldr	r2, [r7, #8]
 80148be:	683b      	ldr	r3, [r7, #0]
 80148c0:	3304      	adds	r3, #4
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	429a      	cmp	r2, r3
 80148c6:	bf0c      	ite	eq
 80148c8:	2301      	moveq	r3, #1
 80148ca:	2300      	movne	r3, #0
 80148cc:	b2db      	uxtb	r3, r3
 80148ce:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80148d0:	693b      	ldr	r3, [r7, #16]
 80148d2:	f103 0208 	add.w	r2, r3, #8
 80148d6:	7dfb      	ldrb	r3, [r7, #23]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d001      	beq.n	80148e0 <etharp_input+0x98>
 80148dc:	2301      	movs	r3, #1
 80148de:	e000      	b.n	80148e2 <etharp_input+0x9a>
 80148e0:	2302      	movs	r3, #2
 80148e2:	f107 010c 	add.w	r1, r7, #12
 80148e6:	6838      	ldr	r0, [r7, #0]
 80148e8:	f7ff fed8 	bl	801469c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80148ec:	693b      	ldr	r3, [r7, #16]
 80148ee:	88db      	ldrh	r3, [r3, #6]
 80148f0:	b29b      	uxth	r3, r3
 80148f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80148f6:	d003      	beq.n	8014900 <etharp_input+0xb8>
 80148f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80148fc:	d01e      	beq.n	801493c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80148fe:	e025      	b.n	801494c <etharp_input+0x104>
      if (for_us) {
 8014900:	7dfb      	ldrb	r3, [r7, #23]
 8014902:	2b00      	cmp	r3, #0
 8014904:	d021      	beq.n	801494a <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014906:	683b      	ldr	r3, [r7, #0]
 8014908:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801490c:	693b      	ldr	r3, [r7, #16]
 801490e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 8014918:	683b      	ldr	r3, [r7, #0]
 801491a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801491c:	693a      	ldr	r2, [r7, #16]
 801491e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8014920:	2102      	movs	r1, #2
 8014922:	9103      	str	r1, [sp, #12]
 8014924:	f107 010c 	add.w	r1, r7, #12
 8014928:	9102      	str	r1, [sp, #8]
 801492a:	9201      	str	r2, [sp, #4]
 801492c:	9300      	str	r3, [sp, #0]
 801492e:	462b      	mov	r3, r5
 8014930:	4622      	mov	r2, r4
 8014932:	4601      	mov	r1, r0
 8014934:	6838      	ldr	r0, [r7, #0]
 8014936:	f000 faef 	bl	8014f18 <etharp_raw>
      break;
 801493a:	e006      	b.n	801494a <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801493c:	f107 030c 	add.w	r3, r7, #12
 8014940:	4619      	mov	r1, r3
 8014942:	6838      	ldr	r0, [r7, #0]
 8014944:	f7fe f9fc 	bl	8012d40 <dhcp_arp_reply>
      break;
 8014948:	e000      	b.n	801494c <etharp_input+0x104>
      break;
 801494a:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801494c:	6878      	ldr	r0, [r7, #4]
 801494e:	f7f7 fb87 	bl	800c060 <pbuf_free>
}
 8014952:	3718      	adds	r7, #24
 8014954:	46bd      	mov	sp, r7
 8014956:	bdb0      	pop	{r4, r5, r7, pc}
 8014958:	0801bf24 	.word	0x0801bf24
 801495c:	0801c074 	.word	0x0801c074
 8014960:	0801bf9c 	.word	0x0801bf9c

08014964 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8014964:	b580      	push	{r7, lr}
 8014966:	b086      	sub	sp, #24
 8014968:	af02      	add	r7, sp, #8
 801496a:	60f8      	str	r0, [r7, #12]
 801496c:	60b9      	str	r1, [r7, #8]
 801496e:	4613      	mov	r3, r2
 8014970:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8014972:	79fa      	ldrb	r2, [r7, #7]
 8014974:	4944      	ldr	r1, [pc, #272]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 8014976:	4613      	mov	r3, r2
 8014978:	005b      	lsls	r3, r3, #1
 801497a:	4413      	add	r3, r2
 801497c:	00db      	lsls	r3, r3, #3
 801497e:	440b      	add	r3, r1
 8014980:	3314      	adds	r3, #20
 8014982:	781b      	ldrb	r3, [r3, #0]
 8014984:	2b01      	cmp	r3, #1
 8014986:	d806      	bhi.n	8014996 <etharp_output_to_arp_index+0x32>
 8014988:	4b40      	ldr	r3, [pc, #256]	; (8014a8c <etharp_output_to_arp_index+0x128>)
 801498a:	f240 22ee 	movw	r2, #750	; 0x2ee
 801498e:	4940      	ldr	r1, [pc, #256]	; (8014a90 <etharp_output_to_arp_index+0x12c>)
 8014990:	4840      	ldr	r0, [pc, #256]	; (8014a94 <etharp_output_to_arp_index+0x130>)
 8014992:	f002 fcab 	bl	80172ec <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8014996:	79fa      	ldrb	r2, [r7, #7]
 8014998:	493b      	ldr	r1, [pc, #236]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 801499a:	4613      	mov	r3, r2
 801499c:	005b      	lsls	r3, r3, #1
 801499e:	4413      	add	r3, r2
 80149a0:	00db      	lsls	r3, r3, #3
 80149a2:	440b      	add	r3, r1
 80149a4:	3314      	adds	r3, #20
 80149a6:	781b      	ldrb	r3, [r3, #0]
 80149a8:	2b02      	cmp	r3, #2
 80149aa:	d153      	bne.n	8014a54 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80149ac:	79fa      	ldrb	r2, [r7, #7]
 80149ae:	4936      	ldr	r1, [pc, #216]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 80149b0:	4613      	mov	r3, r2
 80149b2:	005b      	lsls	r3, r3, #1
 80149b4:	4413      	add	r3, r2
 80149b6:	00db      	lsls	r3, r3, #3
 80149b8:	440b      	add	r3, r1
 80149ba:	3312      	adds	r3, #18
 80149bc:	881b      	ldrh	r3, [r3, #0]
 80149be:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80149c2:	d919      	bls.n	80149f8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80149c4:	79fa      	ldrb	r2, [r7, #7]
 80149c6:	4613      	mov	r3, r2
 80149c8:	005b      	lsls	r3, r3, #1
 80149ca:	4413      	add	r3, r2
 80149cc:	00db      	lsls	r3, r3, #3
 80149ce:	4a2e      	ldr	r2, [pc, #184]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 80149d0:	4413      	add	r3, r2
 80149d2:	3304      	adds	r3, #4
 80149d4:	4619      	mov	r1, r3
 80149d6:	68f8      	ldr	r0, [r7, #12]
 80149d8:	f000 fb4c 	bl	8015074 <etharp_request>
 80149dc:	4603      	mov	r3, r0
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d138      	bne.n	8014a54 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80149e2:	79fa      	ldrb	r2, [r7, #7]
 80149e4:	4928      	ldr	r1, [pc, #160]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 80149e6:	4613      	mov	r3, r2
 80149e8:	005b      	lsls	r3, r3, #1
 80149ea:	4413      	add	r3, r2
 80149ec:	00db      	lsls	r3, r3, #3
 80149ee:	440b      	add	r3, r1
 80149f0:	3314      	adds	r3, #20
 80149f2:	2203      	movs	r2, #3
 80149f4:	701a      	strb	r2, [r3, #0]
 80149f6:	e02d      	b.n	8014a54 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80149f8:	79fa      	ldrb	r2, [r7, #7]
 80149fa:	4923      	ldr	r1, [pc, #140]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 80149fc:	4613      	mov	r3, r2
 80149fe:	005b      	lsls	r3, r3, #1
 8014a00:	4413      	add	r3, r2
 8014a02:	00db      	lsls	r3, r3, #3
 8014a04:	440b      	add	r3, r1
 8014a06:	3312      	adds	r3, #18
 8014a08:	881b      	ldrh	r3, [r3, #0]
 8014a0a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8014a0e:	d321      	bcc.n	8014a54 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014a10:	79fa      	ldrb	r2, [r7, #7]
 8014a12:	4613      	mov	r3, r2
 8014a14:	005b      	lsls	r3, r3, #1
 8014a16:	4413      	add	r3, r2
 8014a18:	00db      	lsls	r3, r3, #3
 8014a1a:	4a1b      	ldr	r2, [pc, #108]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 8014a1c:	4413      	add	r3, r2
 8014a1e:	1d19      	adds	r1, r3, #4
 8014a20:	79fa      	ldrb	r2, [r7, #7]
 8014a22:	4613      	mov	r3, r2
 8014a24:	005b      	lsls	r3, r3, #1
 8014a26:	4413      	add	r3, r2
 8014a28:	00db      	lsls	r3, r3, #3
 8014a2a:	3308      	adds	r3, #8
 8014a2c:	4a16      	ldr	r2, [pc, #88]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 8014a2e:	4413      	add	r3, r2
 8014a30:	3304      	adds	r3, #4
 8014a32:	461a      	mov	r2, r3
 8014a34:	68f8      	ldr	r0, [r7, #12]
 8014a36:	f000 fafb 	bl	8015030 <etharp_request_dst>
 8014a3a:	4603      	mov	r3, r0
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d109      	bne.n	8014a54 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014a40:	79fa      	ldrb	r2, [r7, #7]
 8014a42:	4911      	ldr	r1, [pc, #68]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 8014a44:	4613      	mov	r3, r2
 8014a46:	005b      	lsls	r3, r3, #1
 8014a48:	4413      	add	r3, r2
 8014a4a:	00db      	lsls	r3, r3, #3
 8014a4c:	440b      	add	r3, r1
 8014a4e:	3314      	adds	r3, #20
 8014a50:	2203      	movs	r2, #3
 8014a52:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 8014a5a:	79fa      	ldrb	r2, [r7, #7]
 8014a5c:	4613      	mov	r3, r2
 8014a5e:	005b      	lsls	r3, r3, #1
 8014a60:	4413      	add	r3, r2
 8014a62:	00db      	lsls	r3, r3, #3
 8014a64:	3308      	adds	r3, #8
 8014a66:	4a08      	ldr	r2, [pc, #32]	; (8014a88 <etharp_output_to_arp_index+0x124>)
 8014a68:	4413      	add	r3, r2
 8014a6a:	3304      	adds	r3, #4
 8014a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014a70:	9200      	str	r2, [sp, #0]
 8014a72:	460a      	mov	r2, r1
 8014a74:	68b9      	ldr	r1, [r7, #8]
 8014a76:	68f8      	ldr	r0, [r7, #12]
 8014a78:	f001 fe58 	bl	801672c <ethernet_output>
 8014a7c:	4603      	mov	r3, r0
}
 8014a7e:	4618      	mov	r0, r3
 8014a80:	3710      	adds	r7, #16
 8014a82:	46bd      	mov	sp, r7
 8014a84:	bd80      	pop	{r7, pc}
 8014a86:	bf00      	nop
 8014a88:	20004bc0 	.word	0x20004bc0
 8014a8c:	0801bf24 	.word	0x0801bf24
 8014a90:	0801c094 	.word	0x0801c094
 8014a94:	0801bf9c 	.word	0x0801bf9c

08014a98 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8014a98:	b580      	push	{r7, lr}
 8014a9a:	b08a      	sub	sp, #40	; 0x28
 8014a9c:	af02      	add	r7, sp, #8
 8014a9e:	60f8      	str	r0, [r7, #12]
 8014aa0:	60b9      	str	r1, [r7, #8]
 8014aa2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d106      	bne.n	8014abc <etharp_output+0x24>
 8014aae:	4b73      	ldr	r3, [pc, #460]	; (8014c7c <etharp_output+0x1e4>)
 8014ab0:	f240 321e 	movw	r2, #798	; 0x31e
 8014ab4:	4972      	ldr	r1, [pc, #456]	; (8014c80 <etharp_output+0x1e8>)
 8014ab6:	4873      	ldr	r0, [pc, #460]	; (8014c84 <etharp_output+0x1ec>)
 8014ab8:	f002 fc18 	bl	80172ec <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014abc:	68bb      	ldr	r3, [r7, #8]
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	d106      	bne.n	8014ad0 <etharp_output+0x38>
 8014ac2:	4b6e      	ldr	r3, [pc, #440]	; (8014c7c <etharp_output+0x1e4>)
 8014ac4:	f240 321f 	movw	r2, #799	; 0x31f
 8014ac8:	496f      	ldr	r1, [pc, #444]	; (8014c88 <etharp_output+0x1f0>)
 8014aca:	486e      	ldr	r0, [pc, #440]	; (8014c84 <etharp_output+0x1ec>)
 8014acc:	f002 fc0e 	bl	80172ec <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d106      	bne.n	8014ae4 <etharp_output+0x4c>
 8014ad6:	4b69      	ldr	r3, [pc, #420]	; (8014c7c <etharp_output+0x1e4>)
 8014ad8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8014adc:	496b      	ldr	r1, [pc, #428]	; (8014c8c <etharp_output+0x1f4>)
 8014ade:	4869      	ldr	r0, [pc, #420]	; (8014c84 <etharp_output+0x1ec>)
 8014ae0:	f002 fc04 	bl	80172ec <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	68f9      	ldr	r1, [r7, #12]
 8014aea:	4618      	mov	r0, r3
 8014aec:	f000 ff16 	bl	801591c <ip4_addr_isbroadcast_u32>
 8014af0:	4603      	mov	r3, r0
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d002      	beq.n	8014afc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8014af6:	4b66      	ldr	r3, [pc, #408]	; (8014c90 <etharp_output+0x1f8>)
 8014af8:	61fb      	str	r3, [r7, #28]
 8014afa:	e0af      	b.n	8014c5c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014b04:	2be0      	cmp	r3, #224	; 0xe0
 8014b06:	d118      	bne.n	8014b3a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8014b08:	2301      	movs	r3, #1
 8014b0a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014b10:	235e      	movs	r3, #94	; 0x5e
 8014b12:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	3301      	adds	r3, #1
 8014b18:	781b      	ldrb	r3, [r3, #0]
 8014b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014b1e:	b2db      	uxtb	r3, r3
 8014b20:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	3302      	adds	r3, #2
 8014b26:	781b      	ldrb	r3, [r3, #0]
 8014b28:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	3303      	adds	r3, #3
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8014b32:	f107 0310 	add.w	r3, r7, #16
 8014b36:	61fb      	str	r3, [r7, #28]
 8014b38:	e090      	b.n	8014c5c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	681a      	ldr	r2, [r3, #0]
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	3304      	adds	r3, #4
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	405a      	eors	r2, r3
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	3308      	adds	r3, #8
 8014b4a:	681b      	ldr	r3, [r3, #0]
 8014b4c:	4013      	ands	r3, r2
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d012      	beq.n	8014b78 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	681b      	ldr	r3, [r3, #0]
 8014b56:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014b58:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8014b5c:	4293      	cmp	r3, r2
 8014b5e:	d00b      	beq.n	8014b78 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014b60:	68fb      	ldr	r3, [r7, #12]
 8014b62:	330c      	adds	r3, #12
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d003      	beq.n	8014b72 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	330c      	adds	r3, #12
 8014b6e:	61bb      	str	r3, [r7, #24]
 8014b70:	e002      	b.n	8014b78 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8014b72:	f06f 0303 	mvn.w	r3, #3
 8014b76:	e07d      	b.n	8014c74 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014b78:	4b46      	ldr	r3, [pc, #280]	; (8014c94 <etharp_output+0x1fc>)
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	4619      	mov	r1, r3
 8014b7e:	4a46      	ldr	r2, [pc, #280]	; (8014c98 <etharp_output+0x200>)
 8014b80:	460b      	mov	r3, r1
 8014b82:	005b      	lsls	r3, r3, #1
 8014b84:	440b      	add	r3, r1
 8014b86:	00db      	lsls	r3, r3, #3
 8014b88:	4413      	add	r3, r2
 8014b8a:	3314      	adds	r3, #20
 8014b8c:	781b      	ldrb	r3, [r3, #0]
 8014b8e:	2b01      	cmp	r3, #1
 8014b90:	d925      	bls.n	8014bde <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014b92:	4b40      	ldr	r3, [pc, #256]	; (8014c94 <etharp_output+0x1fc>)
 8014b94:	781b      	ldrb	r3, [r3, #0]
 8014b96:	4619      	mov	r1, r3
 8014b98:	4a3f      	ldr	r2, [pc, #252]	; (8014c98 <etharp_output+0x200>)
 8014b9a:	460b      	mov	r3, r1
 8014b9c:	005b      	lsls	r3, r3, #1
 8014b9e:	440b      	add	r3, r1
 8014ba0:	00db      	lsls	r3, r3, #3
 8014ba2:	4413      	add	r3, r2
 8014ba4:	3308      	adds	r3, #8
 8014ba6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014ba8:	68fa      	ldr	r2, [r7, #12]
 8014baa:	429a      	cmp	r2, r3
 8014bac:	d117      	bne.n	8014bde <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014bae:	69bb      	ldr	r3, [r7, #24]
 8014bb0:	681a      	ldr	r2, [r3, #0]
 8014bb2:	4b38      	ldr	r3, [pc, #224]	; (8014c94 <etharp_output+0x1fc>)
 8014bb4:	781b      	ldrb	r3, [r3, #0]
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	4937      	ldr	r1, [pc, #220]	; (8014c98 <etharp_output+0x200>)
 8014bba:	4603      	mov	r3, r0
 8014bbc:	005b      	lsls	r3, r3, #1
 8014bbe:	4403      	add	r3, r0
 8014bc0:	00db      	lsls	r3, r3, #3
 8014bc2:	440b      	add	r3, r1
 8014bc4:	3304      	adds	r3, #4
 8014bc6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014bc8:	429a      	cmp	r2, r3
 8014bca:	d108      	bne.n	8014bde <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014bcc:	4b31      	ldr	r3, [pc, #196]	; (8014c94 <etharp_output+0x1fc>)
 8014bce:	781b      	ldrb	r3, [r3, #0]
 8014bd0:	461a      	mov	r2, r3
 8014bd2:	68b9      	ldr	r1, [r7, #8]
 8014bd4:	68f8      	ldr	r0, [r7, #12]
 8014bd6:	f7ff fec5 	bl	8014964 <etharp_output_to_arp_index>
 8014bda:	4603      	mov	r3, r0
 8014bdc:	e04a      	b.n	8014c74 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014bde:	2300      	movs	r3, #0
 8014be0:	75fb      	strb	r3, [r7, #23]
 8014be2:	e031      	b.n	8014c48 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014be4:	7dfa      	ldrb	r2, [r7, #23]
 8014be6:	492c      	ldr	r1, [pc, #176]	; (8014c98 <etharp_output+0x200>)
 8014be8:	4613      	mov	r3, r2
 8014bea:	005b      	lsls	r3, r3, #1
 8014bec:	4413      	add	r3, r2
 8014bee:	00db      	lsls	r3, r3, #3
 8014bf0:	440b      	add	r3, r1
 8014bf2:	3314      	adds	r3, #20
 8014bf4:	781b      	ldrb	r3, [r3, #0]
 8014bf6:	2b01      	cmp	r3, #1
 8014bf8:	d923      	bls.n	8014c42 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8014bfa:	7dfa      	ldrb	r2, [r7, #23]
 8014bfc:	4926      	ldr	r1, [pc, #152]	; (8014c98 <etharp_output+0x200>)
 8014bfe:	4613      	mov	r3, r2
 8014c00:	005b      	lsls	r3, r3, #1
 8014c02:	4413      	add	r3, r2
 8014c04:	00db      	lsls	r3, r3, #3
 8014c06:	440b      	add	r3, r1
 8014c08:	3308      	adds	r3, #8
 8014c0a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014c0c:	68fa      	ldr	r2, [r7, #12]
 8014c0e:	429a      	cmp	r2, r3
 8014c10:	d117      	bne.n	8014c42 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014c12:	69bb      	ldr	r3, [r7, #24]
 8014c14:	6819      	ldr	r1, [r3, #0]
 8014c16:	7dfa      	ldrb	r2, [r7, #23]
 8014c18:	481f      	ldr	r0, [pc, #124]	; (8014c98 <etharp_output+0x200>)
 8014c1a:	4613      	mov	r3, r2
 8014c1c:	005b      	lsls	r3, r3, #1
 8014c1e:	4413      	add	r3, r2
 8014c20:	00db      	lsls	r3, r3, #3
 8014c22:	4403      	add	r3, r0
 8014c24:	3304      	adds	r3, #4
 8014c26:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8014c28:	4299      	cmp	r1, r3
 8014c2a:	d10a      	bne.n	8014c42 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8014c2c:	4a19      	ldr	r2, [pc, #100]	; (8014c94 <etharp_output+0x1fc>)
 8014c2e:	7dfb      	ldrb	r3, [r7, #23]
 8014c30:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8014c32:	7dfb      	ldrb	r3, [r7, #23]
 8014c34:	461a      	mov	r2, r3
 8014c36:	68b9      	ldr	r1, [r7, #8]
 8014c38:	68f8      	ldr	r0, [r7, #12]
 8014c3a:	f7ff fe93 	bl	8014964 <etharp_output_to_arp_index>
 8014c3e:	4603      	mov	r3, r0
 8014c40:	e018      	b.n	8014c74 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014c42:	7dfb      	ldrb	r3, [r7, #23]
 8014c44:	3301      	adds	r3, #1
 8014c46:	75fb      	strb	r3, [r7, #23]
 8014c48:	7dfb      	ldrb	r3, [r7, #23]
 8014c4a:	2b09      	cmp	r3, #9
 8014c4c:	d9ca      	bls.n	8014be4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014c4e:	68ba      	ldr	r2, [r7, #8]
 8014c50:	69b9      	ldr	r1, [r7, #24]
 8014c52:	68f8      	ldr	r0, [r7, #12]
 8014c54:	f000 f822 	bl	8014c9c <etharp_query>
 8014c58:	4603      	mov	r3, r0
 8014c5a:	e00b      	b.n	8014c74 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8014c62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014c66:	9300      	str	r3, [sp, #0]
 8014c68:	69fb      	ldr	r3, [r7, #28]
 8014c6a:	68b9      	ldr	r1, [r7, #8]
 8014c6c:	68f8      	ldr	r0, [r7, #12]
 8014c6e:	f001 fd5d 	bl	801672c <ethernet_output>
 8014c72:	4603      	mov	r3, r0
}
 8014c74:	4618      	mov	r0, r3
 8014c76:	3720      	adds	r7, #32
 8014c78:	46bd      	mov	sp, r7
 8014c7a:	bd80      	pop	{r7, pc}
 8014c7c:	0801bf24 	.word	0x0801bf24
 8014c80:	0801c074 	.word	0x0801c074
 8014c84:	0801bf9c 	.word	0x0801bf9c
 8014c88:	0801c0c4 	.word	0x0801c0c4
 8014c8c:	0801c064 	.word	0x0801c064
 8014c90:	0801c7a0 	.word	0x0801c7a0
 8014c94:	20004cb0 	.word	0x20004cb0
 8014c98:	20004bc0 	.word	0x20004bc0

08014c9c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b08c      	sub	sp, #48	; 0x30
 8014ca0:	af02      	add	r7, sp, #8
 8014ca2:	60f8      	str	r0, [r7, #12]
 8014ca4:	60b9      	str	r1, [r7, #8]
 8014ca6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	332a      	adds	r3, #42	; 0x2a
 8014cac:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014cae:	23ff      	movs	r3, #255	; 0xff
 8014cb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014cb8:	68bb      	ldr	r3, [r7, #8]
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	68f9      	ldr	r1, [r7, #12]
 8014cbe:	4618      	mov	r0, r3
 8014cc0:	f000 fe2c 	bl	801591c <ip4_addr_isbroadcast_u32>
 8014cc4:	4603      	mov	r3, r0
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d10c      	bne.n	8014ce4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014cca:	68bb      	ldr	r3, [r7, #8]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014cd2:	2be0      	cmp	r3, #224	; 0xe0
 8014cd4:	d006      	beq.n	8014ce4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014cd6:	68bb      	ldr	r3, [r7, #8]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d003      	beq.n	8014ce4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014cdc:	68bb      	ldr	r3, [r7, #8]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d102      	bne.n	8014cea <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014ce4:	f06f 030f 	mvn.w	r3, #15
 8014ce8:	e101      	b.n	8014eee <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8014cea:	68fa      	ldr	r2, [r7, #12]
 8014cec:	2101      	movs	r1, #1
 8014cee:	68b8      	ldr	r0, [r7, #8]
 8014cf0:	f7ff fb5c 	bl	80143ac <etharp_find_entry>
 8014cf4:	4603      	mov	r3, r0
 8014cf6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8014cf8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	da02      	bge.n	8014d06 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014d00:	8a7b      	ldrh	r3, [r7, #18]
 8014d02:	b25b      	sxtb	r3, r3
 8014d04:	e0f3      	b.n	8014eee <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8014d06:	8a7b      	ldrh	r3, [r7, #18]
 8014d08:	2b7e      	cmp	r3, #126	; 0x7e
 8014d0a:	d906      	bls.n	8014d1a <etharp_query+0x7e>
 8014d0c:	4b7a      	ldr	r3, [pc, #488]	; (8014ef8 <etharp_query+0x25c>)
 8014d0e:	f240 32c1 	movw	r2, #961	; 0x3c1
 8014d12:	497a      	ldr	r1, [pc, #488]	; (8014efc <etharp_query+0x260>)
 8014d14:	487a      	ldr	r0, [pc, #488]	; (8014f00 <etharp_query+0x264>)
 8014d16:	f002 fae9 	bl	80172ec <iprintf>
  i = (netif_addr_idx_t)i_err;
 8014d1a:	8a7b      	ldrh	r3, [r7, #18]
 8014d1c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8014d1e:	7c7a      	ldrb	r2, [r7, #17]
 8014d20:	4978      	ldr	r1, [pc, #480]	; (8014f04 <etharp_query+0x268>)
 8014d22:	4613      	mov	r3, r2
 8014d24:	005b      	lsls	r3, r3, #1
 8014d26:	4413      	add	r3, r2
 8014d28:	00db      	lsls	r3, r3, #3
 8014d2a:	440b      	add	r3, r1
 8014d2c:	3314      	adds	r3, #20
 8014d2e:	781b      	ldrb	r3, [r3, #0]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d115      	bne.n	8014d60 <etharp_query+0xc4>
    is_new_entry = 1;
 8014d34:	2301      	movs	r3, #1
 8014d36:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014d38:	7c7a      	ldrb	r2, [r7, #17]
 8014d3a:	4972      	ldr	r1, [pc, #456]	; (8014f04 <etharp_query+0x268>)
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	005b      	lsls	r3, r3, #1
 8014d40:	4413      	add	r3, r2
 8014d42:	00db      	lsls	r3, r3, #3
 8014d44:	440b      	add	r3, r1
 8014d46:	3314      	adds	r3, #20
 8014d48:	2201      	movs	r2, #1
 8014d4a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014d4c:	7c7a      	ldrb	r2, [r7, #17]
 8014d4e:	496d      	ldr	r1, [pc, #436]	; (8014f04 <etharp_query+0x268>)
 8014d50:	4613      	mov	r3, r2
 8014d52:	005b      	lsls	r3, r3, #1
 8014d54:	4413      	add	r3, r2
 8014d56:	00db      	lsls	r3, r3, #3
 8014d58:	440b      	add	r3, r1
 8014d5a:	3308      	adds	r3, #8
 8014d5c:	68fa      	ldr	r2, [r7, #12]
 8014d5e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014d60:	7c7a      	ldrb	r2, [r7, #17]
 8014d62:	4968      	ldr	r1, [pc, #416]	; (8014f04 <etharp_query+0x268>)
 8014d64:	4613      	mov	r3, r2
 8014d66:	005b      	lsls	r3, r3, #1
 8014d68:	4413      	add	r3, r2
 8014d6a:	00db      	lsls	r3, r3, #3
 8014d6c:	440b      	add	r3, r1
 8014d6e:	3314      	adds	r3, #20
 8014d70:	781b      	ldrb	r3, [r3, #0]
 8014d72:	2b01      	cmp	r3, #1
 8014d74:	d011      	beq.n	8014d9a <etharp_query+0xfe>
 8014d76:	7c7a      	ldrb	r2, [r7, #17]
 8014d78:	4962      	ldr	r1, [pc, #392]	; (8014f04 <etharp_query+0x268>)
 8014d7a:	4613      	mov	r3, r2
 8014d7c:	005b      	lsls	r3, r3, #1
 8014d7e:	4413      	add	r3, r2
 8014d80:	00db      	lsls	r3, r3, #3
 8014d82:	440b      	add	r3, r1
 8014d84:	3314      	adds	r3, #20
 8014d86:	781b      	ldrb	r3, [r3, #0]
 8014d88:	2b01      	cmp	r3, #1
 8014d8a:	d806      	bhi.n	8014d9a <etharp_query+0xfe>
 8014d8c:	4b5a      	ldr	r3, [pc, #360]	; (8014ef8 <etharp_query+0x25c>)
 8014d8e:	f240 32cd 	movw	r2, #973	; 0x3cd
 8014d92:	495d      	ldr	r1, [pc, #372]	; (8014f08 <etharp_query+0x26c>)
 8014d94:	485a      	ldr	r0, [pc, #360]	; (8014f00 <etharp_query+0x264>)
 8014d96:	f002 faa9 	bl	80172ec <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8014d9a:	6a3b      	ldr	r3, [r7, #32]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d102      	bne.n	8014da6 <etharp_query+0x10a>
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d10c      	bne.n	8014dc0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8014da6:	68b9      	ldr	r1, [r7, #8]
 8014da8:	68f8      	ldr	r0, [r7, #12]
 8014daa:	f000 f963 	bl	8015074 <etharp_request>
 8014dae:	4603      	mov	r3, r0
 8014db0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d102      	bne.n	8014dc0 <etharp_query+0x124>
      return result;
 8014dba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014dbe:	e096      	b.n	8014eee <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d106      	bne.n	8014dd4 <etharp_query+0x138>
 8014dc6:	4b4c      	ldr	r3, [pc, #304]	; (8014ef8 <etharp_query+0x25c>)
 8014dc8:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014dcc:	494f      	ldr	r1, [pc, #316]	; (8014f0c <etharp_query+0x270>)
 8014dce:	484c      	ldr	r0, [pc, #304]	; (8014f00 <etharp_query+0x264>)
 8014dd0:	f002 fa8c 	bl	80172ec <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014dd4:	7c7a      	ldrb	r2, [r7, #17]
 8014dd6:	494b      	ldr	r1, [pc, #300]	; (8014f04 <etharp_query+0x268>)
 8014dd8:	4613      	mov	r3, r2
 8014dda:	005b      	lsls	r3, r3, #1
 8014ddc:	4413      	add	r3, r2
 8014dde:	00db      	lsls	r3, r3, #3
 8014de0:	440b      	add	r3, r1
 8014de2:	3314      	adds	r3, #20
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	2b01      	cmp	r3, #1
 8014de8:	d917      	bls.n	8014e1a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8014dea:	4a49      	ldr	r2, [pc, #292]	; (8014f10 <etharp_query+0x274>)
 8014dec:	7c7b      	ldrb	r3, [r7, #17]
 8014dee:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014df0:	7c7a      	ldrb	r2, [r7, #17]
 8014df2:	4613      	mov	r3, r2
 8014df4:	005b      	lsls	r3, r3, #1
 8014df6:	4413      	add	r3, r2
 8014df8:	00db      	lsls	r3, r3, #3
 8014dfa:	3308      	adds	r3, #8
 8014dfc:	4a41      	ldr	r2, [pc, #260]	; (8014f04 <etharp_query+0x268>)
 8014dfe:	4413      	add	r3, r2
 8014e00:	3304      	adds	r3, #4
 8014e02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014e06:	9200      	str	r2, [sp, #0]
 8014e08:	697a      	ldr	r2, [r7, #20]
 8014e0a:	6879      	ldr	r1, [r7, #4]
 8014e0c:	68f8      	ldr	r0, [r7, #12]
 8014e0e:	f001 fc8d 	bl	801672c <ethernet_output>
 8014e12:	4603      	mov	r3, r0
 8014e14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014e18:	e067      	b.n	8014eea <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014e1a:	7c7a      	ldrb	r2, [r7, #17]
 8014e1c:	4939      	ldr	r1, [pc, #228]	; (8014f04 <etharp_query+0x268>)
 8014e1e:	4613      	mov	r3, r2
 8014e20:	005b      	lsls	r3, r3, #1
 8014e22:	4413      	add	r3, r2
 8014e24:	00db      	lsls	r3, r3, #3
 8014e26:	440b      	add	r3, r1
 8014e28:	3314      	adds	r3, #20
 8014e2a:	781b      	ldrb	r3, [r3, #0]
 8014e2c:	2b01      	cmp	r3, #1
 8014e2e:	d15c      	bne.n	8014eea <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8014e30:	2300      	movs	r3, #0
 8014e32:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014e38:	e01c      	b.n	8014e74 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014e3a:	69fb      	ldr	r3, [r7, #28]
 8014e3c:	895a      	ldrh	r2, [r3, #10]
 8014e3e:	69fb      	ldr	r3, [r7, #28]
 8014e40:	891b      	ldrh	r3, [r3, #8]
 8014e42:	429a      	cmp	r2, r3
 8014e44:	d10a      	bne.n	8014e5c <etharp_query+0x1c0>
 8014e46:	69fb      	ldr	r3, [r7, #28]
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d006      	beq.n	8014e5c <etharp_query+0x1c0>
 8014e4e:	4b2a      	ldr	r3, [pc, #168]	; (8014ef8 <etharp_query+0x25c>)
 8014e50:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8014e54:	492f      	ldr	r1, [pc, #188]	; (8014f14 <etharp_query+0x278>)
 8014e56:	482a      	ldr	r0, [pc, #168]	; (8014f00 <etharp_query+0x264>)
 8014e58:	f002 fa48 	bl	80172ec <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8014e5c:	69fb      	ldr	r3, [r7, #28]
 8014e5e:	7b1b      	ldrb	r3, [r3, #12]
 8014e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d002      	beq.n	8014e6e <etharp_query+0x1d2>
        copy_needed = 1;
 8014e68:	2301      	movs	r3, #1
 8014e6a:	61bb      	str	r3, [r7, #24]
        break;
 8014e6c:	e005      	b.n	8014e7a <etharp_query+0x1de>
      }
      p = p->next;
 8014e6e:	69fb      	ldr	r3, [r7, #28]
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014e74:	69fb      	ldr	r3, [r7, #28]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d1df      	bne.n	8014e3a <etharp_query+0x19e>
    }
    if (copy_needed) {
 8014e7a:	69bb      	ldr	r3, [r7, #24]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d007      	beq.n	8014e90 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014e80:	687a      	ldr	r2, [r7, #4]
 8014e82:	f44f 7120 	mov.w	r1, #640	; 0x280
 8014e86:	200e      	movs	r0, #14
 8014e88:	f7f7 fb62 	bl	800c550 <pbuf_clone>
 8014e8c:	61f8      	str	r0, [r7, #28]
 8014e8e:	e004      	b.n	8014e9a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8014e94:	69f8      	ldr	r0, [r7, #28]
 8014e96:	f7f7 f989 	bl	800c1ac <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8014e9a:	69fb      	ldr	r3, [r7, #28]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d021      	beq.n	8014ee4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014ea0:	7c7a      	ldrb	r2, [r7, #17]
 8014ea2:	4918      	ldr	r1, [pc, #96]	; (8014f04 <etharp_query+0x268>)
 8014ea4:	4613      	mov	r3, r2
 8014ea6:	005b      	lsls	r3, r3, #1
 8014ea8:	4413      	add	r3, r2
 8014eaa:	00db      	lsls	r3, r3, #3
 8014eac:	440b      	add	r3, r1
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d00a      	beq.n	8014eca <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8014eb4:	7c7a      	ldrb	r2, [r7, #17]
 8014eb6:	4913      	ldr	r1, [pc, #76]	; (8014f04 <etharp_query+0x268>)
 8014eb8:	4613      	mov	r3, r2
 8014eba:	005b      	lsls	r3, r3, #1
 8014ebc:	4413      	add	r3, r2
 8014ebe:	00db      	lsls	r3, r3, #3
 8014ec0:	440b      	add	r3, r1
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	f7f7 f8cb 	bl	800c060 <pbuf_free>
      }
      arp_table[i].q = p;
 8014eca:	7c7a      	ldrb	r2, [r7, #17]
 8014ecc:	490d      	ldr	r1, [pc, #52]	; (8014f04 <etharp_query+0x268>)
 8014ece:	4613      	mov	r3, r2
 8014ed0:	005b      	lsls	r3, r3, #1
 8014ed2:	4413      	add	r3, r2
 8014ed4:	00db      	lsls	r3, r3, #3
 8014ed6:	440b      	add	r3, r1
 8014ed8:	69fa      	ldr	r2, [r7, #28]
 8014eda:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014edc:	2300      	movs	r3, #0
 8014ede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014ee2:	e002      	b.n	8014eea <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014ee4:	23ff      	movs	r3, #255	; 0xff
 8014ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8014eea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	3728      	adds	r7, #40	; 0x28
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	bd80      	pop	{r7, pc}
 8014ef6:	bf00      	nop
 8014ef8:	0801bf24 	.word	0x0801bf24
 8014efc:	0801c0d0 	.word	0x0801c0d0
 8014f00:	0801bf9c 	.word	0x0801bf9c
 8014f04:	20004bc0 	.word	0x20004bc0
 8014f08:	0801c0e0 	.word	0x0801c0e0
 8014f0c:	0801c0c4 	.word	0x0801c0c4
 8014f10:	20004cb0 	.word	0x20004cb0
 8014f14:	0801c108 	.word	0x0801c108

08014f18 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b08a      	sub	sp, #40	; 0x28
 8014f1c:	af02      	add	r7, sp, #8
 8014f1e:	60f8      	str	r0, [r7, #12]
 8014f20:	60b9      	str	r1, [r7, #8]
 8014f22:	607a      	str	r2, [r7, #4]
 8014f24:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8014f26:	2300      	movs	r3, #0
 8014f28:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014f2a:	68fb      	ldr	r3, [r7, #12]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d106      	bne.n	8014f3e <etharp_raw+0x26>
 8014f30:	4b3a      	ldr	r3, [pc, #232]	; (801501c <etharp_raw+0x104>)
 8014f32:	f240 4257 	movw	r2, #1111	; 0x457
 8014f36:	493a      	ldr	r1, [pc, #232]	; (8015020 <etharp_raw+0x108>)
 8014f38:	483a      	ldr	r0, [pc, #232]	; (8015024 <etharp_raw+0x10c>)
 8014f3a:	f002 f9d7 	bl	80172ec <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8014f3e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014f42:	211c      	movs	r1, #28
 8014f44:	200e      	movs	r0, #14
 8014f46:	f7f6 fda7 	bl	800ba98 <pbuf_alloc>
 8014f4a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014f4c:	69bb      	ldr	r3, [r7, #24]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d102      	bne.n	8014f58 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8014f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014f56:	e05d      	b.n	8015014 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8014f58:	69bb      	ldr	r3, [r7, #24]
 8014f5a:	895b      	ldrh	r3, [r3, #10]
 8014f5c:	2b1b      	cmp	r3, #27
 8014f5e:	d806      	bhi.n	8014f6e <etharp_raw+0x56>
 8014f60:	4b2e      	ldr	r3, [pc, #184]	; (801501c <etharp_raw+0x104>)
 8014f62:	f240 4262 	movw	r2, #1122	; 0x462
 8014f66:	4930      	ldr	r1, [pc, #192]	; (8015028 <etharp_raw+0x110>)
 8014f68:	482e      	ldr	r0, [pc, #184]	; (8015024 <etharp_raw+0x10c>)
 8014f6a:	f002 f9bf 	bl	80172ec <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8014f6e:	69bb      	ldr	r3, [r7, #24]
 8014f70:	685b      	ldr	r3, [r3, #4]
 8014f72:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8014f74:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014f76:	4618      	mov	r0, r3
 8014f78:	f7f5 fcba 	bl	800a8f0 <lwip_htons>
 8014f7c:	4603      	mov	r3, r0
 8014f7e:	461a      	mov	r2, r3
 8014f80:	697b      	ldr	r3, [r7, #20]
 8014f82:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014f8a:	2b06      	cmp	r3, #6
 8014f8c:	d006      	beq.n	8014f9c <etharp_raw+0x84>
 8014f8e:	4b23      	ldr	r3, [pc, #140]	; (801501c <etharp_raw+0x104>)
 8014f90:	f240 4269 	movw	r2, #1129	; 0x469
 8014f94:	4925      	ldr	r1, [pc, #148]	; (801502c <etharp_raw+0x114>)
 8014f96:	4823      	ldr	r0, [pc, #140]	; (8015024 <etharp_raw+0x10c>)
 8014f98:	f002 f9a8 	bl	80172ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8014f9c:	697b      	ldr	r3, [r7, #20]
 8014f9e:	3308      	adds	r3, #8
 8014fa0:	2206      	movs	r2, #6
 8014fa2:	6839      	ldr	r1, [r7, #0]
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f001 fd2d 	bl	8016a04 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8014faa:	697b      	ldr	r3, [r7, #20]
 8014fac:	3312      	adds	r3, #18
 8014fae:	2206      	movs	r2, #6
 8014fb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014fb2:	4618      	mov	r0, r3
 8014fb4:	f001 fd26 	bl	8016a04 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014fb8:	697b      	ldr	r3, [r7, #20]
 8014fba:	330e      	adds	r3, #14
 8014fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014fbe:	6812      	ldr	r2, [r2, #0]
 8014fc0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	3318      	adds	r3, #24
 8014fc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014fc8:	6812      	ldr	r2, [r2, #0]
 8014fca:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014fcc:	697b      	ldr	r3, [r7, #20]
 8014fce:	2200      	movs	r2, #0
 8014fd0:	701a      	strb	r2, [r3, #0]
 8014fd2:	2200      	movs	r2, #0
 8014fd4:	f042 0201 	orr.w	r2, r2, #1
 8014fd8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014fda:	697b      	ldr	r3, [r7, #20]
 8014fdc:	2200      	movs	r2, #0
 8014fde:	f042 0208 	orr.w	r2, r2, #8
 8014fe2:	709a      	strb	r2, [r3, #2]
 8014fe4:	2200      	movs	r2, #0
 8014fe6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014fe8:	697b      	ldr	r3, [r7, #20]
 8014fea:	2206      	movs	r2, #6
 8014fec:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014fee:	697b      	ldr	r3, [r7, #20]
 8014ff0:	2204      	movs	r2, #4
 8014ff2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014ff4:	f640 0306 	movw	r3, #2054	; 0x806
 8014ff8:	9300      	str	r3, [sp, #0]
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	68ba      	ldr	r2, [r7, #8]
 8014ffe:	69b9      	ldr	r1, [r7, #24]
 8015000:	68f8      	ldr	r0, [r7, #12]
 8015002:	f001 fb93 	bl	801672c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8015006:	69b8      	ldr	r0, [r7, #24]
 8015008:	f7f7 f82a 	bl	800c060 <pbuf_free>
  p = NULL;
 801500c:	2300      	movs	r3, #0
 801500e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8015010:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8015014:	4618      	mov	r0, r3
 8015016:	3720      	adds	r7, #32
 8015018:	46bd      	mov	sp, r7
 801501a:	bd80      	pop	{r7, pc}
 801501c:	0801bf24 	.word	0x0801bf24
 8015020:	0801c074 	.word	0x0801c074
 8015024:	0801bf9c 	.word	0x0801bf9c
 8015028:	0801c124 	.word	0x0801c124
 801502c:	0801c158 	.word	0x0801c158

08015030 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8015030:	b580      	push	{r7, lr}
 8015032:	b088      	sub	sp, #32
 8015034:	af04      	add	r7, sp, #16
 8015036:	60f8      	str	r0, [r7, #12]
 8015038:	60b9      	str	r1, [r7, #8]
 801503a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801504c:	2201      	movs	r2, #1
 801504e:	9203      	str	r2, [sp, #12]
 8015050:	68ba      	ldr	r2, [r7, #8]
 8015052:	9202      	str	r2, [sp, #8]
 8015054:	4a06      	ldr	r2, [pc, #24]	; (8015070 <etharp_request_dst+0x40>)
 8015056:	9201      	str	r2, [sp, #4]
 8015058:	9300      	str	r3, [sp, #0]
 801505a:	4603      	mov	r3, r0
 801505c:	687a      	ldr	r2, [r7, #4]
 801505e:	68f8      	ldr	r0, [r7, #12]
 8015060:	f7ff ff5a 	bl	8014f18 <etharp_raw>
 8015064:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8015066:	4618      	mov	r0, r3
 8015068:	3710      	adds	r7, #16
 801506a:	46bd      	mov	sp, r7
 801506c:	bd80      	pop	{r7, pc}
 801506e:	bf00      	nop
 8015070:	0801c7a8 	.word	0x0801c7a8

08015074 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8015074:	b580      	push	{r7, lr}
 8015076:	b082      	sub	sp, #8
 8015078:	af00      	add	r7, sp, #0
 801507a:	6078      	str	r0, [r7, #4]
 801507c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801507e:	4a05      	ldr	r2, [pc, #20]	; (8015094 <etharp_request+0x20>)
 8015080:	6839      	ldr	r1, [r7, #0]
 8015082:	6878      	ldr	r0, [r7, #4]
 8015084:	f7ff ffd4 	bl	8015030 <etharp_request_dst>
 8015088:	4603      	mov	r3, r0
}
 801508a:	4618      	mov	r0, r3
 801508c:	3708      	adds	r7, #8
 801508e:	46bd      	mov	sp, r7
 8015090:	bd80      	pop	{r7, pc}
 8015092:	bf00      	nop
 8015094:	0801c7a0 	.word	0x0801c7a0

08015098 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b08e      	sub	sp, #56	; 0x38
 801509c:	af04      	add	r7, sp, #16
 801509e:	6078      	str	r0, [r7, #4]
 80150a0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80150a2:	4b79      	ldr	r3, [pc, #484]	; (8015288 <icmp_input+0x1f0>)
 80150a4:	689b      	ldr	r3, [r3, #8]
 80150a6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80150a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150aa:	781b      	ldrb	r3, [r3, #0]
 80150ac:	f003 030f 	and.w	r3, r3, #15
 80150b0:	b2db      	uxtb	r3, r3
 80150b2:	009b      	lsls	r3, r3, #2
 80150b4:	b2db      	uxtb	r3, r3
 80150b6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80150b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80150ba:	2b13      	cmp	r3, #19
 80150bc:	f240 80cd 	bls.w	801525a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	895b      	ldrh	r3, [r3, #10]
 80150c4:	2b03      	cmp	r3, #3
 80150c6:	f240 80ca 	bls.w	801525e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	685b      	ldr	r3, [r3, #4]
 80150ce:	781b      	ldrb	r3, [r3, #0]
 80150d0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80150d4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80150d8:	2b00      	cmp	r3, #0
 80150da:	f000 80b7 	beq.w	801524c <icmp_input+0x1b4>
 80150de:	2b08      	cmp	r3, #8
 80150e0:	f040 80b7 	bne.w	8015252 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80150e4:	4b69      	ldr	r3, [pc, #420]	; (801528c <icmp_input+0x1f4>)
 80150e6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80150e8:	4b67      	ldr	r3, [pc, #412]	; (8015288 <icmp_input+0x1f0>)
 80150ea:	695b      	ldr	r3, [r3, #20]
 80150ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80150f0:	2be0      	cmp	r3, #224	; 0xe0
 80150f2:	f000 80bb 	beq.w	801526c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80150f6:	4b64      	ldr	r3, [pc, #400]	; (8015288 <icmp_input+0x1f0>)
 80150f8:	695b      	ldr	r3, [r3, #20]
 80150fa:	4a63      	ldr	r2, [pc, #396]	; (8015288 <icmp_input+0x1f0>)
 80150fc:	6812      	ldr	r2, [r2, #0]
 80150fe:	4611      	mov	r1, r2
 8015100:	4618      	mov	r0, r3
 8015102:	f000 fc0b 	bl	801591c <ip4_addr_isbroadcast_u32>
 8015106:	4603      	mov	r3, r0
 8015108:	2b00      	cmp	r3, #0
 801510a:	f040 80b1 	bne.w	8015270 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	891b      	ldrh	r3, [r3, #8]
 8015112:	2b07      	cmp	r3, #7
 8015114:	f240 80a5 	bls.w	8015262 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8015118:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801511a:	330e      	adds	r3, #14
 801511c:	4619      	mov	r1, r3
 801511e:	6878      	ldr	r0, [r7, #4]
 8015120:	f7f6 ff08 	bl	800bf34 <pbuf_add_header>
 8015124:	4603      	mov	r3, r0
 8015126:	2b00      	cmp	r3, #0
 8015128:	d04b      	beq.n	80151c2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	891a      	ldrh	r2, [r3, #8]
 801512e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015130:	4413      	add	r3, r2
 8015132:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	891b      	ldrh	r3, [r3, #8]
 8015138:	8b7a      	ldrh	r2, [r7, #26]
 801513a:	429a      	cmp	r2, r3
 801513c:	f0c0 809a 	bcc.w	8015274 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8015140:	8b7b      	ldrh	r3, [r7, #26]
 8015142:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015146:	4619      	mov	r1, r3
 8015148:	200e      	movs	r0, #14
 801514a:	f7f6 fca5 	bl	800ba98 <pbuf_alloc>
 801514e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8015150:	697b      	ldr	r3, [r7, #20]
 8015152:	2b00      	cmp	r3, #0
 8015154:	f000 8090 	beq.w	8015278 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8015158:	697b      	ldr	r3, [r7, #20]
 801515a:	895b      	ldrh	r3, [r3, #10]
 801515c:	461a      	mov	r2, r3
 801515e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015160:	3308      	adds	r3, #8
 8015162:	429a      	cmp	r2, r3
 8015164:	d203      	bcs.n	801516e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8015166:	6978      	ldr	r0, [r7, #20]
 8015168:	f7f6 ff7a 	bl	800c060 <pbuf_free>
          goto icmperr;
 801516c:	e085      	b.n	801527a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801516e:	697b      	ldr	r3, [r7, #20]
 8015170:	685b      	ldr	r3, [r3, #4]
 8015172:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015174:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015176:	4618      	mov	r0, r3
 8015178:	f001 fc44 	bl	8016a04 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801517c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801517e:	4619      	mov	r1, r3
 8015180:	6978      	ldr	r0, [r7, #20]
 8015182:	f7f6 fee7 	bl	800bf54 <pbuf_remove_header>
 8015186:	4603      	mov	r3, r0
 8015188:	2b00      	cmp	r3, #0
 801518a:	d009      	beq.n	80151a0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801518c:	4b40      	ldr	r3, [pc, #256]	; (8015290 <icmp_input+0x1f8>)
 801518e:	22b6      	movs	r2, #182	; 0xb6
 8015190:	4940      	ldr	r1, [pc, #256]	; (8015294 <icmp_input+0x1fc>)
 8015192:	4841      	ldr	r0, [pc, #260]	; (8015298 <icmp_input+0x200>)
 8015194:	f002 f8aa 	bl	80172ec <iprintf>
          pbuf_free(r);
 8015198:	6978      	ldr	r0, [r7, #20]
 801519a:	f7f6 ff61 	bl	800c060 <pbuf_free>
          goto icmperr;
 801519e:	e06c      	b.n	801527a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80151a0:	6879      	ldr	r1, [r7, #4]
 80151a2:	6978      	ldr	r0, [r7, #20]
 80151a4:	f7f7 f890 	bl	800c2c8 <pbuf_copy>
 80151a8:	4603      	mov	r3, r0
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d003      	beq.n	80151b6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80151ae:	6978      	ldr	r0, [r7, #20]
 80151b0:	f7f6 ff56 	bl	800c060 <pbuf_free>
          goto icmperr;
 80151b4:	e061      	b.n	801527a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80151b6:	6878      	ldr	r0, [r7, #4]
 80151b8:	f7f6 ff52 	bl	800c060 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80151bc:	697b      	ldr	r3, [r7, #20]
 80151be:	607b      	str	r3, [r7, #4]
 80151c0:	e00f      	b.n	80151e2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80151c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80151c4:	330e      	adds	r3, #14
 80151c6:	4619      	mov	r1, r3
 80151c8:	6878      	ldr	r0, [r7, #4]
 80151ca:	f7f6 fec3 	bl	800bf54 <pbuf_remove_header>
 80151ce:	4603      	mov	r3, r0
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d006      	beq.n	80151e2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80151d4:	4b2e      	ldr	r3, [pc, #184]	; (8015290 <icmp_input+0x1f8>)
 80151d6:	22c7      	movs	r2, #199	; 0xc7
 80151d8:	4930      	ldr	r1, [pc, #192]	; (801529c <icmp_input+0x204>)
 80151da:	482f      	ldr	r0, [pc, #188]	; (8015298 <icmp_input+0x200>)
 80151dc:	f002 f886 	bl	80172ec <iprintf>
          goto icmperr;
 80151e0:	e04b      	b.n	801527a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	685b      	ldr	r3, [r3, #4]
 80151e6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80151e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80151ea:	4619      	mov	r1, r3
 80151ec:	6878      	ldr	r0, [r7, #4]
 80151ee:	f7f6 fea1 	bl	800bf34 <pbuf_add_header>
 80151f2:	4603      	mov	r3, r0
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d12b      	bne.n	8015250 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	685b      	ldr	r3, [r3, #4]
 80151fc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80151fe:	69fb      	ldr	r3, [r7, #28]
 8015200:	681a      	ldr	r2, [r3, #0]
 8015202:	68fb      	ldr	r3, [r7, #12]
 8015204:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8015206:	4b20      	ldr	r3, [pc, #128]	; (8015288 <icmp_input+0x1f0>)
 8015208:	691a      	ldr	r2, [r3, #16]
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801520e:	693b      	ldr	r3, [r7, #16]
 8015210:	2200      	movs	r2, #0
 8015212:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8015214:	693b      	ldr	r3, [r7, #16]
 8015216:	2200      	movs	r2, #0
 8015218:	709a      	strb	r2, [r3, #2]
 801521a:	2200      	movs	r2, #0
 801521c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	22ff      	movs	r2, #255	; 0xff
 8015222:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	2200      	movs	r2, #0
 8015228:	729a      	strb	r2, [r3, #10]
 801522a:	2200      	movs	r2, #0
 801522c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801522e:	683b      	ldr	r3, [r7, #0]
 8015230:	9302      	str	r3, [sp, #8]
 8015232:	2301      	movs	r3, #1
 8015234:	9301      	str	r3, [sp, #4]
 8015236:	2300      	movs	r3, #0
 8015238:	9300      	str	r3, [sp, #0]
 801523a:	23ff      	movs	r3, #255	; 0xff
 801523c:	2200      	movs	r2, #0
 801523e:	69f9      	ldr	r1, [r7, #28]
 8015240:	6878      	ldr	r0, [r7, #4]
 8015242:	f000 fa93 	bl	801576c <ip4_output_if>
 8015246:	4603      	mov	r3, r0
 8015248:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801524a:	e001      	b.n	8015250 <icmp_input+0x1b8>
      break;
 801524c:	bf00      	nop
 801524e:	e000      	b.n	8015252 <icmp_input+0x1ba>
      break;
 8015250:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8015252:	6878      	ldr	r0, [r7, #4]
 8015254:	f7f6 ff04 	bl	800c060 <pbuf_free>
  return;
 8015258:	e013      	b.n	8015282 <icmp_input+0x1ea>
    goto lenerr;
 801525a:	bf00      	nop
 801525c:	e002      	b.n	8015264 <icmp_input+0x1cc>
    goto lenerr;
 801525e:	bf00      	nop
 8015260:	e000      	b.n	8015264 <icmp_input+0x1cc>
        goto lenerr;
 8015262:	bf00      	nop
lenerr:
  pbuf_free(p);
 8015264:	6878      	ldr	r0, [r7, #4]
 8015266:	f7f6 fefb 	bl	800c060 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801526a:	e00a      	b.n	8015282 <icmp_input+0x1ea>
        goto icmperr;
 801526c:	bf00      	nop
 801526e:	e004      	b.n	801527a <icmp_input+0x1e2>
        goto icmperr;
 8015270:	bf00      	nop
 8015272:	e002      	b.n	801527a <icmp_input+0x1e2>
          goto icmperr;
 8015274:	bf00      	nop
 8015276:	e000      	b.n	801527a <icmp_input+0x1e2>
          goto icmperr;
 8015278:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801527a:	6878      	ldr	r0, [r7, #4]
 801527c:	f7f6 fef0 	bl	800c060 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8015280:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8015282:	3728      	adds	r7, #40	; 0x28
 8015284:	46bd      	mov	sp, r7
 8015286:	bd80      	pop	{r7, pc}
 8015288:	2000f57c 	.word	0x2000f57c
 801528c:	2000f590 	.word	0x2000f590
 8015290:	0801c19c 	.word	0x0801c19c
 8015294:	0801c1d4 	.word	0x0801c1d4
 8015298:	0801c20c 	.word	0x0801c20c
 801529c:	0801c234 	.word	0x0801c234

080152a0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b082      	sub	sp, #8
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	6078      	str	r0, [r7, #4]
 80152a8:	460b      	mov	r3, r1
 80152aa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80152ac:	78fb      	ldrb	r3, [r7, #3]
 80152ae:	461a      	mov	r2, r3
 80152b0:	2103      	movs	r1, #3
 80152b2:	6878      	ldr	r0, [r7, #4]
 80152b4:	f000 f814 	bl	80152e0 <icmp_send_response>
}
 80152b8:	bf00      	nop
 80152ba:	3708      	adds	r7, #8
 80152bc:	46bd      	mov	sp, r7
 80152be:	bd80      	pop	{r7, pc}

080152c0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80152c0:	b580      	push	{r7, lr}
 80152c2:	b082      	sub	sp, #8
 80152c4:	af00      	add	r7, sp, #0
 80152c6:	6078      	str	r0, [r7, #4]
 80152c8:	460b      	mov	r3, r1
 80152ca:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80152cc:	78fb      	ldrb	r3, [r7, #3]
 80152ce:	461a      	mov	r2, r3
 80152d0:	210b      	movs	r1, #11
 80152d2:	6878      	ldr	r0, [r7, #4]
 80152d4:	f000 f804 	bl	80152e0 <icmp_send_response>
}
 80152d8:	bf00      	nop
 80152da:	3708      	adds	r7, #8
 80152dc:	46bd      	mov	sp, r7
 80152de:	bd80      	pop	{r7, pc}

080152e0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80152e0:	b580      	push	{r7, lr}
 80152e2:	b08c      	sub	sp, #48	; 0x30
 80152e4:	af04      	add	r7, sp, #16
 80152e6:	6078      	str	r0, [r7, #4]
 80152e8:	460b      	mov	r3, r1
 80152ea:	70fb      	strb	r3, [r7, #3]
 80152ec:	4613      	mov	r3, r2
 80152ee:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80152f0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80152f4:	2124      	movs	r1, #36	; 0x24
 80152f6:	2022      	movs	r0, #34	; 0x22
 80152f8:	f7f6 fbce 	bl	800ba98 <pbuf_alloc>
 80152fc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80152fe:	69fb      	ldr	r3, [r7, #28]
 8015300:	2b00      	cmp	r3, #0
 8015302:	d04c      	beq.n	801539e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8015304:	69fb      	ldr	r3, [r7, #28]
 8015306:	895b      	ldrh	r3, [r3, #10]
 8015308:	2b23      	cmp	r3, #35	; 0x23
 801530a:	d806      	bhi.n	801531a <icmp_send_response+0x3a>
 801530c:	4b26      	ldr	r3, [pc, #152]	; (80153a8 <icmp_send_response+0xc8>)
 801530e:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8015312:	4926      	ldr	r1, [pc, #152]	; (80153ac <icmp_send_response+0xcc>)
 8015314:	4826      	ldr	r0, [pc, #152]	; (80153b0 <icmp_send_response+0xd0>)
 8015316:	f001 ffe9 	bl	80172ec <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	685b      	ldr	r3, [r3, #4]
 801531e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8015320:	69fb      	ldr	r3, [r7, #28]
 8015322:	685b      	ldr	r3, [r3, #4]
 8015324:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8015326:	697b      	ldr	r3, [r7, #20]
 8015328:	78fa      	ldrb	r2, [r7, #3]
 801532a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801532c:	697b      	ldr	r3, [r7, #20]
 801532e:	78ba      	ldrb	r2, [r7, #2]
 8015330:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8015332:	697b      	ldr	r3, [r7, #20]
 8015334:	2200      	movs	r2, #0
 8015336:	711a      	strb	r2, [r3, #4]
 8015338:	2200      	movs	r2, #0
 801533a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801533c:	697b      	ldr	r3, [r7, #20]
 801533e:	2200      	movs	r2, #0
 8015340:	719a      	strb	r2, [r3, #6]
 8015342:	2200      	movs	r2, #0
 8015344:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8015346:	69fb      	ldr	r3, [r7, #28]
 8015348:	685b      	ldr	r3, [r3, #4]
 801534a:	f103 0008 	add.w	r0, r3, #8
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	685b      	ldr	r3, [r3, #4]
 8015352:	221c      	movs	r2, #28
 8015354:	4619      	mov	r1, r3
 8015356:	f001 fb55 	bl	8016a04 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801535a:	69bb      	ldr	r3, [r7, #24]
 801535c:	68db      	ldr	r3, [r3, #12]
 801535e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8015360:	f107 030c 	add.w	r3, r7, #12
 8015364:	4618      	mov	r0, r3
 8015366:	f000 f825 	bl	80153b4 <ip4_route>
 801536a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801536c:	693b      	ldr	r3, [r7, #16]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d011      	beq.n	8015396 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	2200      	movs	r2, #0
 8015376:	709a      	strb	r2, [r3, #2]
 8015378:	2200      	movs	r2, #0
 801537a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801537c:	f107 020c 	add.w	r2, r7, #12
 8015380:	693b      	ldr	r3, [r7, #16]
 8015382:	9302      	str	r3, [sp, #8]
 8015384:	2301      	movs	r3, #1
 8015386:	9301      	str	r3, [sp, #4]
 8015388:	2300      	movs	r3, #0
 801538a:	9300      	str	r3, [sp, #0]
 801538c:	23ff      	movs	r3, #255	; 0xff
 801538e:	2100      	movs	r1, #0
 8015390:	69f8      	ldr	r0, [r7, #28]
 8015392:	f000 f9eb 	bl	801576c <ip4_output_if>
  }
  pbuf_free(q);
 8015396:	69f8      	ldr	r0, [r7, #28]
 8015398:	f7f6 fe62 	bl	800c060 <pbuf_free>
 801539c:	e000      	b.n	80153a0 <icmp_send_response+0xc0>
    return;
 801539e:	bf00      	nop
}
 80153a0:	3720      	adds	r7, #32
 80153a2:	46bd      	mov	sp, r7
 80153a4:	bd80      	pop	{r7, pc}
 80153a6:	bf00      	nop
 80153a8:	0801c19c 	.word	0x0801c19c
 80153ac:	0801c268 	.word	0x0801c268
 80153b0:	0801c20c 	.word	0x0801c20c

080153b4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80153b4:	b480      	push	{r7}
 80153b6:	b085      	sub	sp, #20
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80153bc:	4b33      	ldr	r3, [pc, #204]	; (801548c <ip4_route+0xd8>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	60fb      	str	r3, [r7, #12]
 80153c2:	e036      	b.n	8015432 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80153ca:	f003 0301 	and.w	r3, r3, #1
 80153ce:	b2db      	uxtb	r3, r3
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d02b      	beq.n	801542c <ip4_route+0x78>
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80153da:	089b      	lsrs	r3, r3, #2
 80153dc:	f003 0301 	and.w	r3, r3, #1
 80153e0:	b2db      	uxtb	r3, r3
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d022      	beq.n	801542c <ip4_route+0x78>
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	3304      	adds	r3, #4
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d01d      	beq.n	801542c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	681a      	ldr	r2, [r3, #0]
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	3304      	adds	r3, #4
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	405a      	eors	r2, r3
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	3308      	adds	r3, #8
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	4013      	ands	r3, r2
 8015404:	2b00      	cmp	r3, #0
 8015406:	d101      	bne.n	801540c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8015408:	68fb      	ldr	r3, [r7, #12]
 801540a:	e038      	b.n	801547e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015412:	f003 0302 	and.w	r3, r3, #2
 8015416:	2b00      	cmp	r3, #0
 8015418:	d108      	bne.n	801542c <ip4_route+0x78>
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	681a      	ldr	r2, [r3, #0]
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	330c      	adds	r3, #12
 8015422:	681b      	ldr	r3, [r3, #0]
 8015424:	429a      	cmp	r2, r3
 8015426:	d101      	bne.n	801542c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	e028      	b.n	801547e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	60fb      	str	r3, [r7, #12]
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	2b00      	cmp	r3, #0
 8015436:	d1c5      	bne.n	80153c4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015438:	4b15      	ldr	r3, [pc, #84]	; (8015490 <ip4_route+0xdc>)
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d01a      	beq.n	8015476 <ip4_route+0xc2>
 8015440:	4b13      	ldr	r3, [pc, #76]	; (8015490 <ip4_route+0xdc>)
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015448:	f003 0301 	and.w	r3, r3, #1
 801544c:	2b00      	cmp	r3, #0
 801544e:	d012      	beq.n	8015476 <ip4_route+0xc2>
 8015450:	4b0f      	ldr	r3, [pc, #60]	; (8015490 <ip4_route+0xdc>)
 8015452:	681b      	ldr	r3, [r3, #0]
 8015454:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015458:	f003 0304 	and.w	r3, r3, #4
 801545c:	2b00      	cmp	r3, #0
 801545e:	d00a      	beq.n	8015476 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015460:	4b0b      	ldr	r3, [pc, #44]	; (8015490 <ip4_route+0xdc>)
 8015462:	681b      	ldr	r3, [r3, #0]
 8015464:	3304      	adds	r3, #4
 8015466:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015468:	2b00      	cmp	r3, #0
 801546a:	d004      	beq.n	8015476 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	681b      	ldr	r3, [r3, #0]
 8015470:	b2db      	uxtb	r3, r3
 8015472:	2b7f      	cmp	r3, #127	; 0x7f
 8015474:	d101      	bne.n	801547a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8015476:	2300      	movs	r3, #0
 8015478:	e001      	b.n	801547e <ip4_route+0xca>
  }

  return netif_default;
 801547a:	4b05      	ldr	r3, [pc, #20]	; (8015490 <ip4_route+0xdc>)
 801547c:	681b      	ldr	r3, [r3, #0]
}
 801547e:	4618      	mov	r0, r3
 8015480:	3714      	adds	r7, #20
 8015482:	46bd      	mov	sp, r7
 8015484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015488:	4770      	bx	lr
 801548a:	bf00      	nop
 801548c:	20012ca0 	.word	0x20012ca0
 8015490:	20012ca4 	.word	0x20012ca4

08015494 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8015494:	b580      	push	{r7, lr}
 8015496:	b082      	sub	sp, #8
 8015498:	af00      	add	r7, sp, #0
 801549a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80154a2:	f003 0301 	and.w	r3, r3, #1
 80154a6:	b2db      	uxtb	r3, r3
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d016      	beq.n	80154da <ip4_input_accept+0x46>
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	3304      	adds	r3, #4
 80154b0:	681b      	ldr	r3, [r3, #0]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d011      	beq.n	80154da <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80154b6:	4b0b      	ldr	r3, [pc, #44]	; (80154e4 <ip4_input_accept+0x50>)
 80154b8:	695a      	ldr	r2, [r3, #20]
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	3304      	adds	r3, #4
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	429a      	cmp	r2, r3
 80154c2:	d008      	beq.n	80154d6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80154c4:	4b07      	ldr	r3, [pc, #28]	; (80154e4 <ip4_input_accept+0x50>)
 80154c6:	695b      	ldr	r3, [r3, #20]
 80154c8:	6879      	ldr	r1, [r7, #4]
 80154ca:	4618      	mov	r0, r3
 80154cc:	f000 fa26 	bl	801591c <ip4_addr_isbroadcast_u32>
 80154d0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	d001      	beq.n	80154da <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80154d6:	2301      	movs	r3, #1
 80154d8:	e000      	b.n	80154dc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80154da:	2300      	movs	r3, #0
}
 80154dc:	4618      	mov	r0, r3
 80154de:	3708      	adds	r7, #8
 80154e0:	46bd      	mov	sp, r7
 80154e2:	bd80      	pop	{r7, pc}
 80154e4:	2000f57c 	.word	0x2000f57c

080154e8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80154e8:	b580      	push	{r7, lr}
 80154ea:	b088      	sub	sp, #32
 80154ec:	af00      	add	r7, sp, #0
 80154ee:	6078      	str	r0, [r7, #4]
 80154f0:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 80154f2:	2301      	movs	r3, #1
 80154f4:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	685b      	ldr	r3, [r3, #4]
 80154fa:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 80154fc:	69fb      	ldr	r3, [r7, #28]
 80154fe:	781b      	ldrb	r3, [r3, #0]
 8015500:	091b      	lsrs	r3, r3, #4
 8015502:	b2db      	uxtb	r3, r3
 8015504:	2b04      	cmp	r3, #4
 8015506:	d004      	beq.n	8015512 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8015508:	6878      	ldr	r0, [r7, #4]
 801550a:	f7f6 fda9 	bl	800c060 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801550e:	2300      	movs	r3, #0
 8015510:	e123      	b.n	801575a <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8015512:	69fb      	ldr	r3, [r7, #28]
 8015514:	781b      	ldrb	r3, [r3, #0]
 8015516:	f003 030f 	and.w	r3, r3, #15
 801551a:	b2db      	uxtb	r3, r3
 801551c:	009b      	lsls	r3, r3, #2
 801551e:	b2db      	uxtb	r3, r3
 8015520:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8015522:	69fb      	ldr	r3, [r7, #28]
 8015524:	885b      	ldrh	r3, [r3, #2]
 8015526:	b29b      	uxth	r3, r3
 8015528:	4618      	mov	r0, r3
 801552a:	f7f5 f9e1 	bl	800a8f0 <lwip_htons>
 801552e:	4603      	mov	r3, r0
 8015530:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	891b      	ldrh	r3, [r3, #8]
 8015536:	8a3a      	ldrh	r2, [r7, #16]
 8015538:	429a      	cmp	r2, r3
 801553a:	d204      	bcs.n	8015546 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801553c:	8a3b      	ldrh	r3, [r7, #16]
 801553e:	4619      	mov	r1, r3
 8015540:	6878      	ldr	r0, [r7, #4]
 8015542:	f7f6 fc07 	bl	800bd54 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	895b      	ldrh	r3, [r3, #10]
 801554a:	8a7a      	ldrh	r2, [r7, #18]
 801554c:	429a      	cmp	r2, r3
 801554e:	d807      	bhi.n	8015560 <ip4_input+0x78>
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	891b      	ldrh	r3, [r3, #8]
 8015554:	8a3a      	ldrh	r2, [r7, #16]
 8015556:	429a      	cmp	r2, r3
 8015558:	d802      	bhi.n	8015560 <ip4_input+0x78>
 801555a:	8a7b      	ldrh	r3, [r7, #18]
 801555c:	2b13      	cmp	r3, #19
 801555e:	d804      	bhi.n	801556a <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8015560:	6878      	ldr	r0, [r7, #4]
 8015562:	f7f6 fd7d 	bl	800c060 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8015566:	2300      	movs	r3, #0
 8015568:	e0f7      	b.n	801575a <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801556a:	69fb      	ldr	r3, [r7, #28]
 801556c:	691b      	ldr	r3, [r3, #16]
 801556e:	4a7d      	ldr	r2, [pc, #500]	; (8015764 <ip4_input+0x27c>)
 8015570:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8015572:	69fb      	ldr	r3, [r7, #28]
 8015574:	68db      	ldr	r3, [r3, #12]
 8015576:	4a7b      	ldr	r2, [pc, #492]	; (8015764 <ip4_input+0x27c>)
 8015578:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801557a:	4b7a      	ldr	r3, [pc, #488]	; (8015764 <ip4_input+0x27c>)
 801557c:	695b      	ldr	r3, [r3, #20]
 801557e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015582:	2be0      	cmp	r3, #224	; 0xe0
 8015584:	d112      	bne.n	80155ac <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8015586:	683b      	ldr	r3, [r7, #0]
 8015588:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801558c:	f003 0301 	and.w	r3, r3, #1
 8015590:	b2db      	uxtb	r3, r3
 8015592:	2b00      	cmp	r3, #0
 8015594:	d007      	beq.n	80155a6 <ip4_input+0xbe>
 8015596:	683b      	ldr	r3, [r7, #0]
 8015598:	3304      	adds	r3, #4
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d002      	beq.n	80155a6 <ip4_input+0xbe>
      netif = inp;
 80155a0:	683b      	ldr	r3, [r7, #0]
 80155a2:	61bb      	str	r3, [r7, #24]
 80155a4:	e02a      	b.n	80155fc <ip4_input+0x114>
    } else {
      netif = NULL;
 80155a6:	2300      	movs	r3, #0
 80155a8:	61bb      	str	r3, [r7, #24]
 80155aa:	e027      	b.n	80155fc <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80155ac:	6838      	ldr	r0, [r7, #0]
 80155ae:	f7ff ff71 	bl	8015494 <ip4_input_accept>
 80155b2:	4603      	mov	r3, r0
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d002      	beq.n	80155be <ip4_input+0xd6>
      netif = inp;
 80155b8:	683b      	ldr	r3, [r7, #0]
 80155ba:	61bb      	str	r3, [r7, #24]
 80155bc:	e01e      	b.n	80155fc <ip4_input+0x114>
    } else {
      netif = NULL;
 80155be:	2300      	movs	r3, #0
 80155c0:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80155c2:	4b68      	ldr	r3, [pc, #416]	; (8015764 <ip4_input+0x27c>)
 80155c4:	695b      	ldr	r3, [r3, #20]
 80155c6:	b2db      	uxtb	r3, r3
 80155c8:	2b7f      	cmp	r3, #127	; 0x7f
 80155ca:	d017      	beq.n	80155fc <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80155cc:	4b66      	ldr	r3, [pc, #408]	; (8015768 <ip4_input+0x280>)
 80155ce:	681b      	ldr	r3, [r3, #0]
 80155d0:	61bb      	str	r3, [r7, #24]
 80155d2:	e00e      	b.n	80155f2 <ip4_input+0x10a>
          if (netif == inp) {
 80155d4:	69ba      	ldr	r2, [r7, #24]
 80155d6:	683b      	ldr	r3, [r7, #0]
 80155d8:	429a      	cmp	r2, r3
 80155da:	d006      	beq.n	80155ea <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80155dc:	69b8      	ldr	r0, [r7, #24]
 80155de:	f7ff ff59 	bl	8015494 <ip4_input_accept>
 80155e2:	4603      	mov	r3, r0
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d108      	bne.n	80155fa <ip4_input+0x112>
 80155e8:	e000      	b.n	80155ec <ip4_input+0x104>
            continue;
 80155ea:	bf00      	nop
        NETIF_FOREACH(netif) {
 80155ec:	69bb      	ldr	r3, [r7, #24]
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	61bb      	str	r3, [r7, #24]
 80155f2:	69bb      	ldr	r3, [r7, #24]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d1ed      	bne.n	80155d4 <ip4_input+0xec>
 80155f8:	e000      	b.n	80155fc <ip4_input+0x114>
            break;
 80155fa:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 80155fc:	69bb      	ldr	r3, [r7, #24]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d111      	bne.n	8015626 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8015602:	69fb      	ldr	r3, [r7, #28]
 8015604:	7a5b      	ldrb	r3, [r3, #9]
 8015606:	2b11      	cmp	r3, #17
 8015608:	d10d      	bne.n	8015626 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801560a:	8a7b      	ldrh	r3, [r7, #18]
 801560c:	69fa      	ldr	r2, [r7, #28]
 801560e:	4413      	add	r3, r2
 8015610:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8015612:	68fb      	ldr	r3, [r7, #12]
 8015614:	885b      	ldrh	r3, [r3, #2]
 8015616:	b29b      	uxth	r3, r3
 8015618:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801561c:	d103      	bne.n	8015626 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801561e:	683b      	ldr	r3, [r7, #0]
 8015620:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8015622:	2300      	movs	r3, #0
 8015624:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8015626:	697b      	ldr	r3, [r7, #20]
 8015628:	2b00      	cmp	r3, #0
 801562a:	d017      	beq.n	801565c <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801562c:	4b4d      	ldr	r3, [pc, #308]	; (8015764 <ip4_input+0x27c>)
 801562e:	691b      	ldr	r3, [r3, #16]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d013      	beq.n	801565c <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015634:	4b4b      	ldr	r3, [pc, #300]	; (8015764 <ip4_input+0x27c>)
 8015636:	691b      	ldr	r3, [r3, #16]
 8015638:	6839      	ldr	r1, [r7, #0]
 801563a:	4618      	mov	r0, r3
 801563c:	f000 f96e 	bl	801591c <ip4_addr_isbroadcast_u32>
 8015640:	4603      	mov	r3, r0
 8015642:	2b00      	cmp	r3, #0
 8015644:	d105      	bne.n	8015652 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8015646:	4b47      	ldr	r3, [pc, #284]	; (8015764 <ip4_input+0x27c>)
 8015648:	691b      	ldr	r3, [r3, #16]
 801564a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801564e:	2be0      	cmp	r3, #224	; 0xe0
 8015650:	d104      	bne.n	801565c <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8015652:	6878      	ldr	r0, [r7, #4]
 8015654:	f7f6 fd04 	bl	800c060 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8015658:	2300      	movs	r3, #0
 801565a:	e07e      	b.n	801575a <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801565c:	69bb      	ldr	r3, [r7, #24]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d104      	bne.n	801566c <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8015662:	6878      	ldr	r0, [r7, #4]
 8015664:	f7f6 fcfc 	bl	800c060 <pbuf_free>
    return ERR_OK;
 8015668:	2300      	movs	r3, #0
 801566a:	e076      	b.n	801575a <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801566c:	69fb      	ldr	r3, [r7, #28]
 801566e:	88db      	ldrh	r3, [r3, #6]
 8015670:	b29b      	uxth	r3, r3
 8015672:	461a      	mov	r2, r3
 8015674:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8015678:	4013      	ands	r3, r2
 801567a:	2b00      	cmp	r3, #0
 801567c:	d00b      	beq.n	8015696 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801567e:	6878      	ldr	r0, [r7, #4]
 8015680:	f000 fc92 	bl	8015fa8 <ip4_reass>
 8015684:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	2b00      	cmp	r3, #0
 801568a:	d101      	bne.n	8015690 <ip4_input+0x1a8>
      return ERR_OK;
 801568c:	2300      	movs	r3, #0
 801568e:	e064      	b.n	801575a <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	685b      	ldr	r3, [r3, #4]
 8015694:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8015696:	4a33      	ldr	r2, [pc, #204]	; (8015764 <ip4_input+0x27c>)
 8015698:	69bb      	ldr	r3, [r7, #24]
 801569a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801569c:	4a31      	ldr	r2, [pc, #196]	; (8015764 <ip4_input+0x27c>)
 801569e:	683b      	ldr	r3, [r7, #0]
 80156a0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80156a2:	4a30      	ldr	r2, [pc, #192]	; (8015764 <ip4_input+0x27c>)
 80156a4:	69fb      	ldr	r3, [r7, #28]
 80156a6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80156a8:	69fb      	ldr	r3, [r7, #28]
 80156aa:	781b      	ldrb	r3, [r3, #0]
 80156ac:	f003 030f 	and.w	r3, r3, #15
 80156b0:	b2db      	uxtb	r3, r3
 80156b2:	009b      	lsls	r3, r3, #2
 80156b4:	b2db      	uxtb	r3, r3
 80156b6:	b29a      	uxth	r2, r3
 80156b8:	4b2a      	ldr	r3, [pc, #168]	; (8015764 <ip4_input+0x27c>)
 80156ba:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80156bc:	8a7b      	ldrh	r3, [r7, #18]
 80156be:	4619      	mov	r1, r3
 80156c0:	6878      	ldr	r0, [r7, #4]
 80156c2:	f7f6 fc47 	bl	800bf54 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80156c6:	69fb      	ldr	r3, [r7, #28]
 80156c8:	7a5b      	ldrb	r3, [r3, #9]
 80156ca:	2b11      	cmp	r3, #17
 80156cc:	d006      	beq.n	80156dc <ip4_input+0x1f4>
 80156ce:	2b11      	cmp	r3, #17
 80156d0:	dc13      	bgt.n	80156fa <ip4_input+0x212>
 80156d2:	2b01      	cmp	r3, #1
 80156d4:	d00c      	beq.n	80156f0 <ip4_input+0x208>
 80156d6:	2b06      	cmp	r3, #6
 80156d8:	d005      	beq.n	80156e6 <ip4_input+0x1fe>
 80156da:	e00e      	b.n	80156fa <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80156dc:	6839      	ldr	r1, [r7, #0]
 80156de:	6878      	ldr	r0, [r7, #4]
 80156e0:	f7fc fae8 	bl	8011cb4 <udp_input>
        break;
 80156e4:	e026      	b.n	8015734 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80156e6:	6839      	ldr	r1, [r7, #0]
 80156e8:	6878      	ldr	r0, [r7, #4]
 80156ea:	f7f8 fafd 	bl	800dce8 <tcp_input>
        break;
 80156ee:	e021      	b.n	8015734 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80156f0:	6839      	ldr	r1, [r7, #0]
 80156f2:	6878      	ldr	r0, [r7, #4]
 80156f4:	f7ff fcd0 	bl	8015098 <icmp_input>
        break;
 80156f8:	e01c      	b.n	8015734 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80156fa:	4b1a      	ldr	r3, [pc, #104]	; (8015764 <ip4_input+0x27c>)
 80156fc:	695b      	ldr	r3, [r3, #20]
 80156fe:	69b9      	ldr	r1, [r7, #24]
 8015700:	4618      	mov	r0, r3
 8015702:	f000 f90b 	bl	801591c <ip4_addr_isbroadcast_u32>
 8015706:	4603      	mov	r3, r0
 8015708:	2b00      	cmp	r3, #0
 801570a:	d10f      	bne.n	801572c <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801570c:	4b15      	ldr	r3, [pc, #84]	; (8015764 <ip4_input+0x27c>)
 801570e:	695b      	ldr	r3, [r3, #20]
 8015710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8015714:	2be0      	cmp	r3, #224	; 0xe0
 8015716:	d009      	beq.n	801572c <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8015718:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801571c:	4619      	mov	r1, r3
 801571e:	6878      	ldr	r0, [r7, #4]
 8015720:	f7f6 fc8b 	bl	800c03a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8015724:	2102      	movs	r1, #2
 8015726:	6878      	ldr	r0, [r7, #4]
 8015728:	f7ff fdba 	bl	80152a0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801572c:	6878      	ldr	r0, [r7, #4]
 801572e:	f7f6 fc97 	bl	800c060 <pbuf_free>
        break;
 8015732:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8015734:	4b0b      	ldr	r3, [pc, #44]	; (8015764 <ip4_input+0x27c>)
 8015736:	2200      	movs	r2, #0
 8015738:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801573a:	4b0a      	ldr	r3, [pc, #40]	; (8015764 <ip4_input+0x27c>)
 801573c:	2200      	movs	r2, #0
 801573e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8015740:	4b08      	ldr	r3, [pc, #32]	; (8015764 <ip4_input+0x27c>)
 8015742:	2200      	movs	r2, #0
 8015744:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8015746:	4b07      	ldr	r3, [pc, #28]	; (8015764 <ip4_input+0x27c>)
 8015748:	2200      	movs	r2, #0
 801574a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801574c:	4b05      	ldr	r3, [pc, #20]	; (8015764 <ip4_input+0x27c>)
 801574e:	2200      	movs	r2, #0
 8015750:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8015752:	4b04      	ldr	r3, [pc, #16]	; (8015764 <ip4_input+0x27c>)
 8015754:	2200      	movs	r2, #0
 8015756:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8015758:	2300      	movs	r3, #0
}
 801575a:	4618      	mov	r0, r3
 801575c:	3720      	adds	r7, #32
 801575e:	46bd      	mov	sp, r7
 8015760:	bd80      	pop	{r7, pc}
 8015762:	bf00      	nop
 8015764:	2000f57c 	.word	0x2000f57c
 8015768:	20012ca0 	.word	0x20012ca0

0801576c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801576c:	b580      	push	{r7, lr}
 801576e:	b08a      	sub	sp, #40	; 0x28
 8015770:	af04      	add	r7, sp, #16
 8015772:	60f8      	str	r0, [r7, #12]
 8015774:	60b9      	str	r1, [r7, #8]
 8015776:	607a      	str	r2, [r7, #4]
 8015778:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801577a:	68bb      	ldr	r3, [r7, #8]
 801577c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	2b00      	cmp	r3, #0
 8015782:	d009      	beq.n	8015798 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8015784:	68bb      	ldr	r3, [r7, #8]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d003      	beq.n	8015792 <ip4_output_if+0x26>
 801578a:	68bb      	ldr	r3, [r7, #8]
 801578c:	681b      	ldr	r3, [r3, #0]
 801578e:	2b00      	cmp	r3, #0
 8015790:	d102      	bne.n	8015798 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8015792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015794:	3304      	adds	r3, #4
 8015796:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8015798:	78fa      	ldrb	r2, [r7, #3]
 801579a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801579c:	9302      	str	r3, [sp, #8]
 801579e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80157a2:	9301      	str	r3, [sp, #4]
 80157a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80157a8:	9300      	str	r3, [sp, #0]
 80157aa:	4613      	mov	r3, r2
 80157ac:	687a      	ldr	r2, [r7, #4]
 80157ae:	6979      	ldr	r1, [r7, #20]
 80157b0:	68f8      	ldr	r0, [r7, #12]
 80157b2:	f000 f805 	bl	80157c0 <ip4_output_if_src>
 80157b6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80157b8:	4618      	mov	r0, r3
 80157ba:	3718      	adds	r7, #24
 80157bc:	46bd      	mov	sp, r7
 80157be:	bd80      	pop	{r7, pc}

080157c0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80157c0:	b580      	push	{r7, lr}
 80157c2:	b088      	sub	sp, #32
 80157c4:	af00      	add	r7, sp, #0
 80157c6:	60f8      	str	r0, [r7, #12]
 80157c8:	60b9      	str	r1, [r7, #8]
 80157ca:	607a      	str	r2, [r7, #4]
 80157cc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	7b9b      	ldrb	r3, [r3, #14]
 80157d2:	2b01      	cmp	r3, #1
 80157d4:	d006      	beq.n	80157e4 <ip4_output_if_src+0x24>
 80157d6:	4b4b      	ldr	r3, [pc, #300]	; (8015904 <ip4_output_if_src+0x144>)
 80157d8:	f44f 7255 	mov.w	r2, #852	; 0x354
 80157dc:	494a      	ldr	r1, [pc, #296]	; (8015908 <ip4_output_if_src+0x148>)
 80157de:	484b      	ldr	r0, [pc, #300]	; (801590c <ip4_output_if_src+0x14c>)
 80157e0:	f001 fd84 	bl	80172ec <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d060      	beq.n	80158ac <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80157ea:	2314      	movs	r3, #20
 80157ec:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80157ee:	2114      	movs	r1, #20
 80157f0:	68f8      	ldr	r0, [r7, #12]
 80157f2:	f7f6 fb9f 	bl	800bf34 <pbuf_add_header>
 80157f6:	4603      	mov	r3, r0
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d002      	beq.n	8015802 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80157fc:	f06f 0301 	mvn.w	r3, #1
 8015800:	e07c      	b.n	80158fc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8015802:	68fb      	ldr	r3, [r7, #12]
 8015804:	685b      	ldr	r3, [r3, #4]
 8015806:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	895b      	ldrh	r3, [r3, #10]
 801580c:	2b13      	cmp	r3, #19
 801580e:	d806      	bhi.n	801581e <ip4_output_if_src+0x5e>
 8015810:	4b3c      	ldr	r3, [pc, #240]	; (8015904 <ip4_output_if_src+0x144>)
 8015812:	f44f 7262 	mov.w	r2, #904	; 0x388
 8015816:	493e      	ldr	r1, [pc, #248]	; (8015910 <ip4_output_if_src+0x150>)
 8015818:	483c      	ldr	r0, [pc, #240]	; (801590c <ip4_output_if_src+0x14c>)
 801581a:	f001 fd67 	bl	80172ec <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801581e:	69fb      	ldr	r3, [r7, #28]
 8015820:	78fa      	ldrb	r2, [r7, #3]
 8015822:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8015824:	69fb      	ldr	r3, [r7, #28]
 8015826:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801582a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	681a      	ldr	r2, [r3, #0]
 8015830:	69fb      	ldr	r3, [r7, #28]
 8015832:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8015834:	8b7b      	ldrh	r3, [r7, #26]
 8015836:	089b      	lsrs	r3, r3, #2
 8015838:	b29b      	uxth	r3, r3
 801583a:	b2db      	uxtb	r3, r3
 801583c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015840:	b2da      	uxtb	r2, r3
 8015842:	69fb      	ldr	r3, [r7, #28]
 8015844:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8015846:	69fb      	ldr	r3, [r7, #28]
 8015848:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801584c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801584e:	68fb      	ldr	r3, [r7, #12]
 8015850:	891b      	ldrh	r3, [r3, #8]
 8015852:	4618      	mov	r0, r3
 8015854:	f7f5 f84c 	bl	800a8f0 <lwip_htons>
 8015858:	4603      	mov	r3, r0
 801585a:	461a      	mov	r2, r3
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	2200      	movs	r2, #0
 8015864:	719a      	strb	r2, [r3, #6]
 8015866:	2200      	movs	r2, #0
 8015868:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801586a:	4b2a      	ldr	r3, [pc, #168]	; (8015914 <ip4_output_if_src+0x154>)
 801586c:	881b      	ldrh	r3, [r3, #0]
 801586e:	4618      	mov	r0, r3
 8015870:	f7f5 f83e 	bl	800a8f0 <lwip_htons>
 8015874:	4603      	mov	r3, r0
 8015876:	461a      	mov	r2, r3
 8015878:	69fb      	ldr	r3, [r7, #28]
 801587a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801587c:	4b25      	ldr	r3, [pc, #148]	; (8015914 <ip4_output_if_src+0x154>)
 801587e:	881b      	ldrh	r3, [r3, #0]
 8015880:	3301      	adds	r3, #1
 8015882:	b29a      	uxth	r2, r3
 8015884:	4b23      	ldr	r3, [pc, #140]	; (8015914 <ip4_output_if_src+0x154>)
 8015886:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8015888:	68bb      	ldr	r3, [r7, #8]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d104      	bne.n	8015898 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801588e:	4b22      	ldr	r3, [pc, #136]	; (8015918 <ip4_output_if_src+0x158>)
 8015890:	681a      	ldr	r2, [r3, #0]
 8015892:	69fb      	ldr	r3, [r7, #28]
 8015894:	60da      	str	r2, [r3, #12]
 8015896:	e003      	b.n	80158a0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8015898:	68bb      	ldr	r3, [r7, #8]
 801589a:	681a      	ldr	r2, [r3, #0]
 801589c:	69fb      	ldr	r3, [r7, #28]
 801589e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80158a0:	69fb      	ldr	r3, [r7, #28]
 80158a2:	2200      	movs	r2, #0
 80158a4:	729a      	strb	r2, [r3, #10]
 80158a6:	2200      	movs	r2, #0
 80158a8:	72da      	strb	r2, [r3, #11]
 80158aa:	e00f      	b.n	80158cc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	895b      	ldrh	r3, [r3, #10]
 80158b0:	2b13      	cmp	r3, #19
 80158b2:	d802      	bhi.n	80158ba <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80158b4:	f06f 0301 	mvn.w	r3, #1
 80158b8:	e020      	b.n	80158fc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80158ba:	68fb      	ldr	r3, [r7, #12]
 80158bc:	685b      	ldr	r3, [r3, #4]
 80158be:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80158c0:	69fb      	ldr	r3, [r7, #28]
 80158c2:	691b      	ldr	r3, [r3, #16]
 80158c4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80158c6:	f107 0314 	add.w	r3, r7, #20
 80158ca:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80158cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d00c      	beq.n	80158ee <ip4_output_if_src+0x12e>
 80158d4:	68fb      	ldr	r3, [r7, #12]
 80158d6:	891a      	ldrh	r2, [r3, #8]
 80158d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80158dc:	429a      	cmp	r2, r3
 80158de:	d906      	bls.n	80158ee <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80158e0:	687a      	ldr	r2, [r7, #4]
 80158e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80158e4:	68f8      	ldr	r0, [r7, #12]
 80158e6:	f000 fd4d 	bl	8016384 <ip4_frag>
 80158ea:	4603      	mov	r3, r0
 80158ec:	e006      	b.n	80158fc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80158ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158f0:	695b      	ldr	r3, [r3, #20]
 80158f2:	687a      	ldr	r2, [r7, #4]
 80158f4:	68f9      	ldr	r1, [r7, #12]
 80158f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80158f8:	4798      	blx	r3
 80158fa:	4603      	mov	r3, r0
}
 80158fc:	4618      	mov	r0, r3
 80158fe:	3720      	adds	r7, #32
 8015900:	46bd      	mov	sp, r7
 8015902:	bd80      	pop	{r7, pc}
 8015904:	0801c294 	.word	0x0801c294
 8015908:	0801c2c8 	.word	0x0801c2c8
 801590c:	0801c2d4 	.word	0x0801c2d4
 8015910:	0801c2fc 	.word	0x0801c2fc
 8015914:	20004cb2 	.word	0x20004cb2
 8015918:	0801c798 	.word	0x0801c798

0801591c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801591c:	b480      	push	{r7}
 801591e:	b085      	sub	sp, #20
 8015920:	af00      	add	r7, sp, #0
 8015922:	6078      	str	r0, [r7, #4]
 8015924:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015930:	d002      	beq.n	8015938 <ip4_addr_isbroadcast_u32+0x1c>
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	2b00      	cmp	r3, #0
 8015936:	d101      	bne.n	801593c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8015938:	2301      	movs	r3, #1
 801593a:	e02a      	b.n	8015992 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801593c:	683b      	ldr	r3, [r7, #0]
 801593e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015942:	f003 0302 	and.w	r3, r3, #2
 8015946:	2b00      	cmp	r3, #0
 8015948:	d101      	bne.n	801594e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801594a:	2300      	movs	r3, #0
 801594c:	e021      	b.n	8015992 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801594e:	683b      	ldr	r3, [r7, #0]
 8015950:	3304      	adds	r3, #4
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	687a      	ldr	r2, [r7, #4]
 8015956:	429a      	cmp	r2, r3
 8015958:	d101      	bne.n	801595e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801595a:	2300      	movs	r3, #0
 801595c:	e019      	b.n	8015992 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801595e:	68fa      	ldr	r2, [r7, #12]
 8015960:	683b      	ldr	r3, [r7, #0]
 8015962:	3304      	adds	r3, #4
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	405a      	eors	r2, r3
 8015968:	683b      	ldr	r3, [r7, #0]
 801596a:	3308      	adds	r3, #8
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	4013      	ands	r3, r2
 8015970:	2b00      	cmp	r3, #0
 8015972:	d10d      	bne.n	8015990 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015974:	683b      	ldr	r3, [r7, #0]
 8015976:	3308      	adds	r3, #8
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	43da      	mvns	r2, r3
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8015980:	683b      	ldr	r3, [r7, #0]
 8015982:	3308      	adds	r3, #8
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015988:	429a      	cmp	r2, r3
 801598a:	d101      	bne.n	8015990 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801598c:	2301      	movs	r3, #1
 801598e:	e000      	b.n	8015992 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8015990:	2300      	movs	r3, #0
  }
}
 8015992:	4618      	mov	r0, r3
 8015994:	3714      	adds	r7, #20
 8015996:	46bd      	mov	sp, r7
 8015998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801599c:	4770      	bx	lr
	...

080159a0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80159a0:	b580      	push	{r7, lr}
 80159a2:	b084      	sub	sp, #16
 80159a4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80159a6:	2300      	movs	r3, #0
 80159a8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80159aa:	4b12      	ldr	r3, [pc, #72]	; (80159f4 <ip_reass_tmr+0x54>)
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80159b0:	e018      	b.n	80159e4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	7fdb      	ldrb	r3, [r3, #31]
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d00b      	beq.n	80159d2 <ip_reass_tmr+0x32>
      r->timer--;
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	7fdb      	ldrb	r3, [r3, #31]
 80159be:	3b01      	subs	r3, #1
 80159c0:	b2da      	uxtb	r2, r3
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	681b      	ldr	r3, [r3, #0]
 80159ce:	60fb      	str	r3, [r7, #12]
 80159d0:	e008      	b.n	80159e4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80159dc:	68b9      	ldr	r1, [r7, #8]
 80159de:	6878      	ldr	r0, [r7, #4]
 80159e0:	f000 f80a 	bl	80159f8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d1e3      	bne.n	80159b2 <ip_reass_tmr+0x12>
    }
  }
}
 80159ea:	bf00      	nop
 80159ec:	bf00      	nop
 80159ee:	3710      	adds	r7, #16
 80159f0:	46bd      	mov	sp, r7
 80159f2:	bd80      	pop	{r7, pc}
 80159f4:	20004cb4 	.word	0x20004cb4

080159f8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80159f8:	b580      	push	{r7, lr}
 80159fa:	b088      	sub	sp, #32
 80159fc:	af00      	add	r7, sp, #0
 80159fe:	6078      	str	r0, [r7, #4]
 8015a00:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8015a02:	2300      	movs	r3, #0
 8015a04:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8015a06:	683a      	ldr	r2, [r7, #0]
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d105      	bne.n	8015a1a <ip_reass_free_complete_datagram+0x22>
 8015a0e:	4b45      	ldr	r3, [pc, #276]	; (8015b24 <ip_reass_free_complete_datagram+0x12c>)
 8015a10:	22ab      	movs	r2, #171	; 0xab
 8015a12:	4945      	ldr	r1, [pc, #276]	; (8015b28 <ip_reass_free_complete_datagram+0x130>)
 8015a14:	4845      	ldr	r0, [pc, #276]	; (8015b2c <ip_reass_free_complete_datagram+0x134>)
 8015a16:	f001 fc69 	bl	80172ec <iprintf>
  if (prev != NULL) {
 8015a1a:	683b      	ldr	r3, [r7, #0]
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d00a      	beq.n	8015a36 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8015a20:	683b      	ldr	r3, [r7, #0]
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	687a      	ldr	r2, [r7, #4]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	d005      	beq.n	8015a36 <ip_reass_free_complete_datagram+0x3e>
 8015a2a:	4b3e      	ldr	r3, [pc, #248]	; (8015b24 <ip_reass_free_complete_datagram+0x12c>)
 8015a2c:	22ad      	movs	r2, #173	; 0xad
 8015a2e:	4940      	ldr	r1, [pc, #256]	; (8015b30 <ip_reass_free_complete_datagram+0x138>)
 8015a30:	483e      	ldr	r0, [pc, #248]	; (8015b2c <ip_reass_free_complete_datagram+0x134>)
 8015a32:	f001 fc5b 	bl	80172ec <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	685b      	ldr	r3, [r3, #4]
 8015a3a:	685b      	ldr	r3, [r3, #4]
 8015a3c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8015a3e:	697b      	ldr	r3, [r7, #20]
 8015a40:	889b      	ldrh	r3, [r3, #4]
 8015a42:	b29b      	uxth	r3, r3
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d12a      	bne.n	8015a9e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	685b      	ldr	r3, [r3, #4]
 8015a4c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8015a4e:	697b      	ldr	r3, [r7, #20]
 8015a50:	681a      	ldr	r2, [r3, #0]
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8015a56:	69bb      	ldr	r3, [r7, #24]
 8015a58:	6858      	ldr	r0, [r3, #4]
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	3308      	adds	r3, #8
 8015a5e:	2214      	movs	r2, #20
 8015a60:	4619      	mov	r1, r3
 8015a62:	f000 ffcf 	bl	8016a04 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015a66:	2101      	movs	r1, #1
 8015a68:	69b8      	ldr	r0, [r7, #24]
 8015a6a:	f7ff fc29 	bl	80152c0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8015a6e:	69b8      	ldr	r0, [r7, #24]
 8015a70:	f7f6 fb84 	bl	800c17c <pbuf_clen>
 8015a74:	4603      	mov	r3, r0
 8015a76:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015a78:	8bfa      	ldrh	r2, [r7, #30]
 8015a7a:	8a7b      	ldrh	r3, [r7, #18]
 8015a7c:	4413      	add	r3, r2
 8015a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015a82:	db05      	blt.n	8015a90 <ip_reass_free_complete_datagram+0x98>
 8015a84:	4b27      	ldr	r3, [pc, #156]	; (8015b24 <ip_reass_free_complete_datagram+0x12c>)
 8015a86:	22bc      	movs	r2, #188	; 0xbc
 8015a88:	492a      	ldr	r1, [pc, #168]	; (8015b34 <ip_reass_free_complete_datagram+0x13c>)
 8015a8a:	4828      	ldr	r0, [pc, #160]	; (8015b2c <ip_reass_free_complete_datagram+0x134>)
 8015a8c:	f001 fc2e 	bl	80172ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015a90:	8bfa      	ldrh	r2, [r7, #30]
 8015a92:	8a7b      	ldrh	r3, [r7, #18]
 8015a94:	4413      	add	r3, r2
 8015a96:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015a98:	69b8      	ldr	r0, [r7, #24]
 8015a9a:	f7f6 fae1 	bl	800c060 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	685b      	ldr	r3, [r3, #4]
 8015aa2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015aa4:	e01f      	b.n	8015ae6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015aa6:	69bb      	ldr	r3, [r7, #24]
 8015aa8:	685b      	ldr	r3, [r3, #4]
 8015aaa:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015aac:	69bb      	ldr	r3, [r7, #24]
 8015aae:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8015ab0:	697b      	ldr	r3, [r7, #20]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015ab6:	68f8      	ldr	r0, [r7, #12]
 8015ab8:	f7f6 fb60 	bl	800c17c <pbuf_clen>
 8015abc:	4603      	mov	r3, r0
 8015abe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015ac0:	8bfa      	ldrh	r2, [r7, #30]
 8015ac2:	8a7b      	ldrh	r3, [r7, #18]
 8015ac4:	4413      	add	r3, r2
 8015ac6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015aca:	db05      	blt.n	8015ad8 <ip_reass_free_complete_datagram+0xe0>
 8015acc:	4b15      	ldr	r3, [pc, #84]	; (8015b24 <ip_reass_free_complete_datagram+0x12c>)
 8015ace:	22cc      	movs	r2, #204	; 0xcc
 8015ad0:	4918      	ldr	r1, [pc, #96]	; (8015b34 <ip_reass_free_complete_datagram+0x13c>)
 8015ad2:	4816      	ldr	r0, [pc, #88]	; (8015b2c <ip_reass_free_complete_datagram+0x134>)
 8015ad4:	f001 fc0a 	bl	80172ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015ad8:	8bfa      	ldrh	r2, [r7, #30]
 8015ada:	8a7b      	ldrh	r3, [r7, #18]
 8015adc:	4413      	add	r3, r2
 8015ade:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015ae0:	68f8      	ldr	r0, [r7, #12]
 8015ae2:	f7f6 fabd 	bl	800c060 <pbuf_free>
  while (p != NULL) {
 8015ae6:	69bb      	ldr	r3, [r7, #24]
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d1dc      	bne.n	8015aa6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015aec:	6839      	ldr	r1, [r7, #0]
 8015aee:	6878      	ldr	r0, [r7, #4]
 8015af0:	f000 f8c2 	bl	8015c78 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015af4:	4b10      	ldr	r3, [pc, #64]	; (8015b38 <ip_reass_free_complete_datagram+0x140>)
 8015af6:	881b      	ldrh	r3, [r3, #0]
 8015af8:	8bfa      	ldrh	r2, [r7, #30]
 8015afa:	429a      	cmp	r2, r3
 8015afc:	d905      	bls.n	8015b0a <ip_reass_free_complete_datagram+0x112>
 8015afe:	4b09      	ldr	r3, [pc, #36]	; (8015b24 <ip_reass_free_complete_datagram+0x12c>)
 8015b00:	22d2      	movs	r2, #210	; 0xd2
 8015b02:	490e      	ldr	r1, [pc, #56]	; (8015b3c <ip_reass_free_complete_datagram+0x144>)
 8015b04:	4809      	ldr	r0, [pc, #36]	; (8015b2c <ip_reass_free_complete_datagram+0x134>)
 8015b06:	f001 fbf1 	bl	80172ec <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8015b0a:	4b0b      	ldr	r3, [pc, #44]	; (8015b38 <ip_reass_free_complete_datagram+0x140>)
 8015b0c:	881a      	ldrh	r2, [r3, #0]
 8015b0e:	8bfb      	ldrh	r3, [r7, #30]
 8015b10:	1ad3      	subs	r3, r2, r3
 8015b12:	b29a      	uxth	r2, r3
 8015b14:	4b08      	ldr	r3, [pc, #32]	; (8015b38 <ip_reass_free_complete_datagram+0x140>)
 8015b16:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015b18:	8bfb      	ldrh	r3, [r7, #30]
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	3720      	adds	r7, #32
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	bd80      	pop	{r7, pc}
 8015b22:	bf00      	nop
 8015b24:	0801c32c 	.word	0x0801c32c
 8015b28:	0801c368 	.word	0x0801c368
 8015b2c:	0801c374 	.word	0x0801c374
 8015b30:	0801c39c 	.word	0x0801c39c
 8015b34:	0801c3b0 	.word	0x0801c3b0
 8015b38:	20004cb8 	.word	0x20004cb8
 8015b3c:	0801c3d0 	.word	0x0801c3d0

08015b40 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b08a      	sub	sp, #40	; 0x28
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	6078      	str	r0, [r7, #4]
 8015b48:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8015b4a:	2300      	movs	r3, #0
 8015b4c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8015b4e:	2300      	movs	r3, #0
 8015b50:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8015b52:	2300      	movs	r3, #0
 8015b54:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8015b56:	2300      	movs	r3, #0
 8015b58:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8015b5a:	2300      	movs	r3, #0
 8015b5c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8015b5e:	4b28      	ldr	r3, [pc, #160]	; (8015c00 <ip_reass_remove_oldest_datagram+0xc0>)
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015b64:	e030      	b.n	8015bc8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b68:	695a      	ldr	r2, [r3, #20]
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	68db      	ldr	r3, [r3, #12]
 8015b6e:	429a      	cmp	r2, r3
 8015b70:	d10c      	bne.n	8015b8c <ip_reass_remove_oldest_datagram+0x4c>
 8015b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b74:	699a      	ldr	r2, [r3, #24]
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	691b      	ldr	r3, [r3, #16]
 8015b7a:	429a      	cmp	r2, r3
 8015b7c:	d106      	bne.n	8015b8c <ip_reass_remove_oldest_datagram+0x4c>
 8015b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b80:	899a      	ldrh	r2, [r3, #12]
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	889b      	ldrh	r3, [r3, #4]
 8015b86:	b29b      	uxth	r3, r3
 8015b88:	429a      	cmp	r2, r3
 8015b8a:	d014      	beq.n	8015bb6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015b8c:	693b      	ldr	r3, [r7, #16]
 8015b8e:	3301      	adds	r3, #1
 8015b90:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8015b92:	6a3b      	ldr	r3, [r7, #32]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d104      	bne.n	8015ba2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b9a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015b9c:	69fb      	ldr	r3, [r7, #28]
 8015b9e:	61bb      	str	r3, [r7, #24]
 8015ba0:	e009      	b.n	8015bb6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8015ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ba4:	7fda      	ldrb	r2, [r3, #31]
 8015ba6:	6a3b      	ldr	r3, [r7, #32]
 8015ba8:	7fdb      	ldrb	r3, [r3, #31]
 8015baa:	429a      	cmp	r2, r3
 8015bac:	d803      	bhi.n	8015bb6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8015bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bb0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015bb2:	69fb      	ldr	r3, [r7, #28]
 8015bb4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bb8:	681b      	ldr	r3, [r3, #0]
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d001      	beq.n	8015bc2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8015bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d1cb      	bne.n	8015b66 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015bce:	6a3b      	ldr	r3, [r7, #32]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d008      	beq.n	8015be6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015bd4:	69b9      	ldr	r1, [r7, #24]
 8015bd6:	6a38      	ldr	r0, [r7, #32]
 8015bd8:	f7ff ff0e 	bl	80159f8 <ip_reass_free_complete_datagram>
 8015bdc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015bde:	697a      	ldr	r2, [r7, #20]
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	4413      	add	r3, r2
 8015be4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015be6:	697a      	ldr	r2, [r7, #20]
 8015be8:	683b      	ldr	r3, [r7, #0]
 8015bea:	429a      	cmp	r2, r3
 8015bec:	da02      	bge.n	8015bf4 <ip_reass_remove_oldest_datagram+0xb4>
 8015bee:	693b      	ldr	r3, [r7, #16]
 8015bf0:	2b01      	cmp	r3, #1
 8015bf2:	dcac      	bgt.n	8015b4e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015bf4:	697b      	ldr	r3, [r7, #20]
}
 8015bf6:	4618      	mov	r0, r3
 8015bf8:	3728      	adds	r7, #40	; 0x28
 8015bfa:	46bd      	mov	sp, r7
 8015bfc:	bd80      	pop	{r7, pc}
 8015bfe:	bf00      	nop
 8015c00:	20004cb4 	.word	0x20004cb4

08015c04 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b084      	sub	sp, #16
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	6078      	str	r0, [r7, #4]
 8015c0c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015c0e:	2004      	movs	r0, #4
 8015c10:	f7f5 fb24 	bl	800b25c <memp_malloc>
 8015c14:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d110      	bne.n	8015c3e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015c1c:	6839      	ldr	r1, [r7, #0]
 8015c1e:	6878      	ldr	r0, [r7, #4]
 8015c20:	f7ff ff8e 	bl	8015b40 <ip_reass_remove_oldest_datagram>
 8015c24:	4602      	mov	r2, r0
 8015c26:	683b      	ldr	r3, [r7, #0]
 8015c28:	4293      	cmp	r3, r2
 8015c2a:	dc03      	bgt.n	8015c34 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015c2c:	2004      	movs	r0, #4
 8015c2e:	f7f5 fb15 	bl	800b25c <memp_malloc>
 8015c32:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d101      	bne.n	8015c3e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8015c3a:	2300      	movs	r3, #0
 8015c3c:	e016      	b.n	8015c6c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015c3e:	2220      	movs	r2, #32
 8015c40:	2100      	movs	r1, #0
 8015c42:	68f8      	ldr	r0, [r7, #12]
 8015c44:	f000 ff06 	bl	8016a54 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	220f      	movs	r2, #15
 8015c4c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015c4e:	4b09      	ldr	r3, [pc, #36]	; (8015c74 <ip_reass_enqueue_new_datagram+0x70>)
 8015c50:	681a      	ldr	r2, [r3, #0]
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8015c56:	4a07      	ldr	r2, [pc, #28]	; (8015c74 <ip_reass_enqueue_new_datagram+0x70>)
 8015c58:	68fb      	ldr	r3, [r7, #12]
 8015c5a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	3308      	adds	r3, #8
 8015c60:	2214      	movs	r2, #20
 8015c62:	6879      	ldr	r1, [r7, #4]
 8015c64:	4618      	mov	r0, r3
 8015c66:	f000 fecd 	bl	8016a04 <memcpy>
  return ipr;
 8015c6a:	68fb      	ldr	r3, [r7, #12]
}
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	3710      	adds	r7, #16
 8015c70:	46bd      	mov	sp, r7
 8015c72:	bd80      	pop	{r7, pc}
 8015c74:	20004cb4 	.word	0x20004cb4

08015c78 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015c78:	b580      	push	{r7, lr}
 8015c7a:	b082      	sub	sp, #8
 8015c7c:	af00      	add	r7, sp, #0
 8015c7e:	6078      	str	r0, [r7, #4]
 8015c80:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8015c82:	4b10      	ldr	r3, [pc, #64]	; (8015cc4 <ip_reass_dequeue_datagram+0x4c>)
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	687a      	ldr	r2, [r7, #4]
 8015c88:	429a      	cmp	r2, r3
 8015c8a:	d104      	bne.n	8015c96 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	4a0c      	ldr	r2, [pc, #48]	; (8015cc4 <ip_reass_dequeue_datagram+0x4c>)
 8015c92:	6013      	str	r3, [r2, #0]
 8015c94:	e00d      	b.n	8015cb2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015c96:	683b      	ldr	r3, [r7, #0]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d106      	bne.n	8015caa <ip_reass_dequeue_datagram+0x32>
 8015c9c:	4b0a      	ldr	r3, [pc, #40]	; (8015cc8 <ip_reass_dequeue_datagram+0x50>)
 8015c9e:	f240 1245 	movw	r2, #325	; 0x145
 8015ca2:	490a      	ldr	r1, [pc, #40]	; (8015ccc <ip_reass_dequeue_datagram+0x54>)
 8015ca4:	480a      	ldr	r0, [pc, #40]	; (8015cd0 <ip_reass_dequeue_datagram+0x58>)
 8015ca6:	f001 fb21 	bl	80172ec <iprintf>
    prev->next = ipr->next;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	681a      	ldr	r2, [r3, #0]
 8015cae:	683b      	ldr	r3, [r7, #0]
 8015cb0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8015cb2:	6879      	ldr	r1, [r7, #4]
 8015cb4:	2004      	movs	r0, #4
 8015cb6:	f7f5 fb23 	bl	800b300 <memp_free>
}
 8015cba:	bf00      	nop
 8015cbc:	3708      	adds	r7, #8
 8015cbe:	46bd      	mov	sp, r7
 8015cc0:	bd80      	pop	{r7, pc}
 8015cc2:	bf00      	nop
 8015cc4:	20004cb4 	.word	0x20004cb4
 8015cc8:	0801c32c 	.word	0x0801c32c
 8015ccc:	0801c3f4 	.word	0x0801c3f4
 8015cd0:	0801c374 	.word	0x0801c374

08015cd4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b08c      	sub	sp, #48	; 0x30
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	60f8      	str	r0, [r7, #12]
 8015cdc:	60b9      	str	r1, [r7, #8]
 8015cde:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015ce0:	2300      	movs	r3, #0
 8015ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015ce4:	2301      	movs	r3, #1
 8015ce6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015ce8:	68bb      	ldr	r3, [r7, #8]
 8015cea:	685b      	ldr	r3, [r3, #4]
 8015cec:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015cee:	69fb      	ldr	r3, [r7, #28]
 8015cf0:	885b      	ldrh	r3, [r3, #2]
 8015cf2:	b29b      	uxth	r3, r3
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	f7f4 fdfb 	bl	800a8f0 <lwip_htons>
 8015cfa:	4603      	mov	r3, r0
 8015cfc:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8015cfe:	69fb      	ldr	r3, [r7, #28]
 8015d00:	781b      	ldrb	r3, [r3, #0]
 8015d02:	f003 030f 	and.w	r3, r3, #15
 8015d06:	b2db      	uxtb	r3, r3
 8015d08:	009b      	lsls	r3, r3, #2
 8015d0a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015d0c:	7e7b      	ldrb	r3, [r7, #25]
 8015d0e:	b29b      	uxth	r3, r3
 8015d10:	8b7a      	ldrh	r2, [r7, #26]
 8015d12:	429a      	cmp	r2, r3
 8015d14:	d202      	bcs.n	8015d1c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015d16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d1a:	e135      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015d1c:	7e7b      	ldrb	r3, [r7, #25]
 8015d1e:	b29b      	uxth	r3, r3
 8015d20:	8b7a      	ldrh	r2, [r7, #26]
 8015d22:	1ad3      	subs	r3, r2, r3
 8015d24:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8015d26:	69fb      	ldr	r3, [r7, #28]
 8015d28:	88db      	ldrh	r3, [r3, #6]
 8015d2a:	b29b      	uxth	r3, r3
 8015d2c:	4618      	mov	r0, r3
 8015d2e:	f7f4 fddf 	bl	800a8f0 <lwip_htons>
 8015d32:	4603      	mov	r3, r0
 8015d34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015d38:	b29b      	uxth	r3, r3
 8015d3a:	00db      	lsls	r3, r3, #3
 8015d3c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8015d3e:	68bb      	ldr	r3, [r7, #8]
 8015d40:	685b      	ldr	r3, [r3, #4]
 8015d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8015d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d46:	2200      	movs	r2, #0
 8015d48:	701a      	strb	r2, [r3, #0]
 8015d4a:	2200      	movs	r2, #0
 8015d4c:	705a      	strb	r2, [r3, #1]
 8015d4e:	2200      	movs	r2, #0
 8015d50:	709a      	strb	r2, [r3, #2]
 8015d52:	2200      	movs	r2, #0
 8015d54:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8015d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d58:	8afa      	ldrh	r2, [r7, #22]
 8015d5a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8015d5c:	8afa      	ldrh	r2, [r7, #22]
 8015d5e:	8b7b      	ldrh	r3, [r7, #26]
 8015d60:	4413      	add	r3, r2
 8015d62:	b29a      	uxth	r2, r3
 8015d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d66:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d6a:	88db      	ldrh	r3, [r3, #6]
 8015d6c:	b29b      	uxth	r3, r3
 8015d6e:	8afa      	ldrh	r2, [r7, #22]
 8015d70:	429a      	cmp	r2, r3
 8015d72:	d902      	bls.n	8015d7a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d78:	e106      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015d7a:	68fb      	ldr	r3, [r7, #12]
 8015d7c:	685b      	ldr	r3, [r3, #4]
 8015d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8015d80:	e068      	b.n	8015e54 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8015d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d84:	685b      	ldr	r3, [r3, #4]
 8015d86:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d8a:	889b      	ldrh	r3, [r3, #4]
 8015d8c:	b29a      	uxth	r2, r3
 8015d8e:	693b      	ldr	r3, [r7, #16]
 8015d90:	889b      	ldrh	r3, [r3, #4]
 8015d92:	b29b      	uxth	r3, r3
 8015d94:	429a      	cmp	r2, r3
 8015d96:	d235      	bcs.n	8015e04 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d9c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8015d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d020      	beq.n	8015de6 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015da6:	889b      	ldrh	r3, [r3, #4]
 8015da8:	b29a      	uxth	r2, r3
 8015daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015dac:	88db      	ldrh	r3, [r3, #6]
 8015dae:	b29b      	uxth	r3, r3
 8015db0:	429a      	cmp	r2, r3
 8015db2:	d307      	bcc.n	8015dc4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015db6:	88db      	ldrh	r3, [r3, #6]
 8015db8:	b29a      	uxth	r2, r3
 8015dba:	693b      	ldr	r3, [r7, #16]
 8015dbc:	889b      	ldrh	r3, [r3, #4]
 8015dbe:	b29b      	uxth	r3, r3
 8015dc0:	429a      	cmp	r2, r3
 8015dc2:	d902      	bls.n	8015dca <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015dc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015dc8:	e0de      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015dcc:	68ba      	ldr	r2, [r7, #8]
 8015dce:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015dd2:	88db      	ldrh	r3, [r3, #6]
 8015dd4:	b29a      	uxth	r2, r3
 8015dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015dd8:	889b      	ldrh	r3, [r3, #4]
 8015dda:	b29b      	uxth	r3, r3
 8015ddc:	429a      	cmp	r2, r3
 8015dde:	d03d      	beq.n	8015e5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015de0:	2300      	movs	r3, #0
 8015de2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015de4:	e03a      	b.n	8015e5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015de8:	88db      	ldrh	r3, [r3, #6]
 8015dea:	b29a      	uxth	r2, r3
 8015dec:	693b      	ldr	r3, [r7, #16]
 8015dee:	889b      	ldrh	r3, [r3, #4]
 8015df0:	b29b      	uxth	r3, r3
 8015df2:	429a      	cmp	r2, r3
 8015df4:	d902      	bls.n	8015dfc <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015df6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015dfa:	e0c5      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	68ba      	ldr	r2, [r7, #8]
 8015e00:	605a      	str	r2, [r3, #4]
      break;
 8015e02:	e02b      	b.n	8015e5c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8015e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e06:	889b      	ldrh	r3, [r3, #4]
 8015e08:	b29a      	uxth	r2, r3
 8015e0a:	693b      	ldr	r3, [r7, #16]
 8015e0c:	889b      	ldrh	r3, [r3, #4]
 8015e0e:	b29b      	uxth	r3, r3
 8015e10:	429a      	cmp	r2, r3
 8015e12:	d102      	bne.n	8015e1a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015e18:	e0b6      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e1c:	889b      	ldrh	r3, [r3, #4]
 8015e1e:	b29a      	uxth	r2, r3
 8015e20:	693b      	ldr	r3, [r7, #16]
 8015e22:	88db      	ldrh	r3, [r3, #6]
 8015e24:	b29b      	uxth	r3, r3
 8015e26:	429a      	cmp	r2, r3
 8015e28:	d202      	bcs.n	8015e30 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015e2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015e2e:	e0ab      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d009      	beq.n	8015e4a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8015e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e38:	88db      	ldrh	r3, [r3, #6]
 8015e3a:	b29a      	uxth	r2, r3
 8015e3c:	693b      	ldr	r3, [r7, #16]
 8015e3e:	889b      	ldrh	r3, [r3, #4]
 8015e40:	b29b      	uxth	r3, r3
 8015e42:	429a      	cmp	r2, r3
 8015e44:	d001      	beq.n	8015e4a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015e46:	2300      	movs	r3, #0
 8015e48:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015e4a:	693b      	ldr	r3, [r7, #16]
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8015e50:	693b      	ldr	r3, [r7, #16]
 8015e52:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8015e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d193      	bne.n	8015d82 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8015e5a:	e000      	b.n	8015e5e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8015e5c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d12d      	bne.n	8015ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8015e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d01c      	beq.n	8015ea4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e6c:	88db      	ldrh	r3, [r3, #6]
 8015e6e:	b29a      	uxth	r2, r3
 8015e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e72:	889b      	ldrh	r3, [r3, #4]
 8015e74:	b29b      	uxth	r3, r3
 8015e76:	429a      	cmp	r2, r3
 8015e78:	d906      	bls.n	8015e88 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015e7a:	4b45      	ldr	r3, [pc, #276]	; (8015f90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015e7c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8015e80:	4944      	ldr	r1, [pc, #272]	; (8015f94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8015e82:	4845      	ldr	r0, [pc, #276]	; (8015f98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015e84:	f001 fa32 	bl	80172ec <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e8a:	68ba      	ldr	r2, [r7, #8]
 8015e8c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8015e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e90:	88db      	ldrh	r3, [r3, #6]
 8015e92:	b29a      	uxth	r2, r3
 8015e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e96:	889b      	ldrh	r3, [r3, #4]
 8015e98:	b29b      	uxth	r3, r3
 8015e9a:	429a      	cmp	r2, r3
 8015e9c:	d010      	beq.n	8015ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8015e9e:	2300      	movs	r3, #0
 8015ea0:	623b      	str	r3, [r7, #32]
 8015ea2:	e00d      	b.n	8015ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	685b      	ldr	r3, [r3, #4]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d006      	beq.n	8015eba <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015eac:	4b38      	ldr	r3, [pc, #224]	; (8015f90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015eae:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8015eb2:	493a      	ldr	r1, [pc, #232]	; (8015f9c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015eb4:	4838      	ldr	r0, [pc, #224]	; (8015f98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015eb6:	f001 fa19 	bl	80172ec <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	68ba      	ldr	r2, [r7, #8]
 8015ebe:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d105      	bne.n	8015ed2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8015ec6:	68fb      	ldr	r3, [r7, #12]
 8015ec8:	7f9b      	ldrb	r3, [r3, #30]
 8015eca:	f003 0301 	and.w	r3, r3, #1
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d059      	beq.n	8015f86 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8015ed2:	6a3b      	ldr	r3, [r7, #32]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d04f      	beq.n	8015f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015ed8:	68fb      	ldr	r3, [r7, #12]
 8015eda:	685b      	ldr	r3, [r3, #4]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d006      	beq.n	8015eee <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	685b      	ldr	r3, [r3, #4]
 8015ee4:	685b      	ldr	r3, [r3, #4]
 8015ee6:	889b      	ldrh	r3, [r3, #4]
 8015ee8:	b29b      	uxth	r3, r3
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d002      	beq.n	8015ef4 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8015eee:	2300      	movs	r3, #0
 8015ef0:	623b      	str	r3, [r7, #32]
 8015ef2:	e041      	b.n	8015f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ef6:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8015ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015efa:	681b      	ldr	r3, [r3, #0]
 8015efc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8015efe:	e012      	b.n	8015f26 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8015f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f02:	685b      	ldr	r3, [r3, #4]
 8015f04:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8015f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f08:	88db      	ldrh	r3, [r3, #6]
 8015f0a:	b29a      	uxth	r2, r3
 8015f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f0e:	889b      	ldrh	r3, [r3, #4]
 8015f10:	b29b      	uxth	r3, r3
 8015f12:	429a      	cmp	r2, r3
 8015f14:	d002      	beq.n	8015f1c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8015f16:	2300      	movs	r3, #0
 8015f18:	623b      	str	r3, [r7, #32]
            break;
 8015f1a:	e007      	b.n	8015f2c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8015f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f1e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8015f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f22:	681b      	ldr	r3, [r3, #0]
 8015f24:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8015f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d1e9      	bne.n	8015f00 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8015f2c:	6a3b      	ldr	r3, [r7, #32]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d022      	beq.n	8015f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	685b      	ldr	r3, [r3, #4]
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d106      	bne.n	8015f48 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8015f3a:	4b15      	ldr	r3, [pc, #84]	; (8015f90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015f3c:	f240 12df 	movw	r2, #479	; 0x1df
 8015f40:	4917      	ldr	r1, [pc, #92]	; (8015fa0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015f42:	4815      	ldr	r0, [pc, #84]	; (8015f98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015f44:	f001 f9d2 	bl	80172ec <iprintf>
          LWIP_ASSERT("sanity check",
 8015f48:	68fb      	ldr	r3, [r7, #12]
 8015f4a:	685b      	ldr	r3, [r3, #4]
 8015f4c:	685b      	ldr	r3, [r3, #4]
 8015f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015f50:	429a      	cmp	r2, r3
 8015f52:	d106      	bne.n	8015f62 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8015f54:	4b0e      	ldr	r3, [pc, #56]	; (8015f90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015f56:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015f5a:	4911      	ldr	r1, [pc, #68]	; (8015fa0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015f5c:	480e      	ldr	r0, [pc, #56]	; (8015f98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015f5e:	f001 f9c5 	bl	80172ec <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8015f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d006      	beq.n	8015f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8015f6a:	4b09      	ldr	r3, [pc, #36]	; (8015f90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015f6c:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8015f70:	490c      	ldr	r1, [pc, #48]	; (8015fa4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8015f72:	4809      	ldr	r0, [pc, #36]	; (8015f98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015f74:	f001 f9ba 	bl	80172ec <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015f78:	6a3b      	ldr	r3, [r7, #32]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	bf14      	ite	ne
 8015f7e:	2301      	movne	r3, #1
 8015f80:	2300      	moveq	r3, #0
 8015f82:	b2db      	uxtb	r3, r3
 8015f84:	e000      	b.n	8015f88 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8015f86:	2300      	movs	r3, #0
}
 8015f88:	4618      	mov	r0, r3
 8015f8a:	3730      	adds	r7, #48	; 0x30
 8015f8c:	46bd      	mov	sp, r7
 8015f8e:	bd80      	pop	{r7, pc}
 8015f90:	0801c32c 	.word	0x0801c32c
 8015f94:	0801c410 	.word	0x0801c410
 8015f98:	0801c374 	.word	0x0801c374
 8015f9c:	0801c430 	.word	0x0801c430
 8015fa0:	0801c468 	.word	0x0801c468
 8015fa4:	0801c478 	.word	0x0801c478

08015fa8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b08e      	sub	sp, #56	; 0x38
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	685b      	ldr	r3, [r3, #4]
 8015fb4:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8015fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fb8:	781b      	ldrb	r3, [r3, #0]
 8015fba:	f003 030f 	and.w	r3, r3, #15
 8015fbe:	b2db      	uxtb	r3, r3
 8015fc0:	009b      	lsls	r3, r3, #2
 8015fc2:	b2db      	uxtb	r3, r3
 8015fc4:	2b14      	cmp	r3, #20
 8015fc6:	f040 8167 	bne.w	8016298 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fcc:	88db      	ldrh	r3, [r3, #6]
 8015fce:	b29b      	uxth	r3, r3
 8015fd0:	4618      	mov	r0, r3
 8015fd2:	f7f4 fc8d 	bl	800a8f0 <lwip_htons>
 8015fd6:	4603      	mov	r3, r0
 8015fd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015fdc:	b29b      	uxth	r3, r3
 8015fde:	00db      	lsls	r3, r3, #3
 8015fe0:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fe4:	885b      	ldrh	r3, [r3, #2]
 8015fe6:	b29b      	uxth	r3, r3
 8015fe8:	4618      	mov	r0, r3
 8015fea:	f7f4 fc81 	bl	800a8f0 <lwip_htons>
 8015fee:	4603      	mov	r3, r0
 8015ff0:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8015ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ff4:	781b      	ldrb	r3, [r3, #0]
 8015ff6:	f003 030f 	and.w	r3, r3, #15
 8015ffa:	b2db      	uxtb	r3, r3
 8015ffc:	009b      	lsls	r3, r3, #2
 8015ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8016002:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016006:	b29b      	uxth	r3, r3
 8016008:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801600a:	429a      	cmp	r2, r3
 801600c:	f0c0 8146 	bcc.w	801629c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8016010:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016014:	b29b      	uxth	r3, r3
 8016016:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016018:	1ad3      	subs	r3, r2, r3
 801601a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801601c:	6878      	ldr	r0, [r7, #4]
 801601e:	f7f6 f8ad 	bl	800c17c <pbuf_clen>
 8016022:	4603      	mov	r3, r0
 8016024:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8016026:	4b9f      	ldr	r3, [pc, #636]	; (80162a4 <ip4_reass+0x2fc>)
 8016028:	881b      	ldrh	r3, [r3, #0]
 801602a:	461a      	mov	r2, r3
 801602c:	8c3b      	ldrh	r3, [r7, #32]
 801602e:	4413      	add	r3, r2
 8016030:	2b0a      	cmp	r3, #10
 8016032:	dd10      	ble.n	8016056 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8016034:	8c3b      	ldrh	r3, [r7, #32]
 8016036:	4619      	mov	r1, r3
 8016038:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801603a:	f7ff fd81 	bl	8015b40 <ip_reass_remove_oldest_datagram>
 801603e:	4603      	mov	r3, r0
 8016040:	2b00      	cmp	r3, #0
 8016042:	f000 812d 	beq.w	80162a0 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8016046:	4b97      	ldr	r3, [pc, #604]	; (80162a4 <ip4_reass+0x2fc>)
 8016048:	881b      	ldrh	r3, [r3, #0]
 801604a:	461a      	mov	r2, r3
 801604c:	8c3b      	ldrh	r3, [r7, #32]
 801604e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8016050:	2b0a      	cmp	r3, #10
 8016052:	f300 8125 	bgt.w	80162a0 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016056:	4b94      	ldr	r3, [pc, #592]	; (80162a8 <ip4_reass+0x300>)
 8016058:	681b      	ldr	r3, [r3, #0]
 801605a:	633b      	str	r3, [r7, #48]	; 0x30
 801605c:	e015      	b.n	801608a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801605e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016060:	695a      	ldr	r2, [r3, #20]
 8016062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016064:	68db      	ldr	r3, [r3, #12]
 8016066:	429a      	cmp	r2, r3
 8016068:	d10c      	bne.n	8016084 <ip4_reass+0xdc>
 801606a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801606c:	699a      	ldr	r2, [r3, #24]
 801606e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016070:	691b      	ldr	r3, [r3, #16]
 8016072:	429a      	cmp	r2, r3
 8016074:	d106      	bne.n	8016084 <ip4_reass+0xdc>
 8016076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016078:	899a      	ldrh	r2, [r3, #12]
 801607a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801607c:	889b      	ldrh	r3, [r3, #4]
 801607e:	b29b      	uxth	r3, r3
 8016080:	429a      	cmp	r2, r3
 8016082:	d006      	beq.n	8016092 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016086:	681b      	ldr	r3, [r3, #0]
 8016088:	633b      	str	r3, [r7, #48]	; 0x30
 801608a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801608c:	2b00      	cmp	r3, #0
 801608e:	d1e6      	bne.n	801605e <ip4_reass+0xb6>
 8016090:	e000      	b.n	8016094 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8016092:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8016094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016096:	2b00      	cmp	r3, #0
 8016098:	d109      	bne.n	80160ae <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801609a:	8c3b      	ldrh	r3, [r7, #32]
 801609c:	4619      	mov	r1, r3
 801609e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80160a0:	f7ff fdb0 	bl	8015c04 <ip_reass_enqueue_new_datagram>
 80160a4:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80160a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d11c      	bne.n	80160e6 <ip4_reass+0x13e>
      goto nullreturn;
 80160ac:	e109      	b.n	80162c2 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80160ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160b0:	88db      	ldrh	r3, [r3, #6]
 80160b2:	b29b      	uxth	r3, r3
 80160b4:	4618      	mov	r0, r3
 80160b6:	f7f4 fc1b 	bl	800a8f0 <lwip_htons>
 80160ba:	4603      	mov	r3, r0
 80160bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d110      	bne.n	80160e6 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80160c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160c6:	89db      	ldrh	r3, [r3, #14]
 80160c8:	4618      	mov	r0, r3
 80160ca:	f7f4 fc11 	bl	800a8f0 <lwip_htons>
 80160ce:	4603      	mov	r3, r0
 80160d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d006      	beq.n	80160e6 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80160d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160da:	3308      	adds	r3, #8
 80160dc:	2214      	movs	r2, #20
 80160de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80160e0:	4618      	mov	r0, r3
 80160e2:	f000 fc8f 	bl	8016a04 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80160e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160e8:	88db      	ldrh	r3, [r3, #6]
 80160ea:	b29b      	uxth	r3, r3
 80160ec:	f003 0320 	and.w	r3, r3, #32
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	bf0c      	ite	eq
 80160f4:	2301      	moveq	r3, #1
 80160f6:	2300      	movne	r3, #0
 80160f8:	b2db      	uxtb	r3, r3
 80160fa:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80160fc:	69fb      	ldr	r3, [r7, #28]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d00e      	beq.n	8016120 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8016102:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8016104:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016106:	4413      	add	r3, r2
 8016108:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801610a:	8b7a      	ldrh	r2, [r7, #26]
 801610c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801610e:	429a      	cmp	r2, r3
 8016110:	f0c0 80a0 	bcc.w	8016254 <ip4_reass+0x2ac>
 8016114:	8b7b      	ldrh	r3, [r7, #26]
 8016116:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801611a:	4293      	cmp	r3, r2
 801611c:	f200 809a 	bhi.w	8016254 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8016120:	69fa      	ldr	r2, [r7, #28]
 8016122:	6879      	ldr	r1, [r7, #4]
 8016124:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016126:	f7ff fdd5 	bl	8015cd4 <ip_reass_chain_frag_into_datagram_and_validate>
 801612a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801612c:	697b      	ldr	r3, [r7, #20]
 801612e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016132:	f000 8091 	beq.w	8016258 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8016136:	4b5b      	ldr	r3, [pc, #364]	; (80162a4 <ip4_reass+0x2fc>)
 8016138:	881a      	ldrh	r2, [r3, #0]
 801613a:	8c3b      	ldrh	r3, [r7, #32]
 801613c:	4413      	add	r3, r2
 801613e:	b29a      	uxth	r2, r3
 8016140:	4b58      	ldr	r3, [pc, #352]	; (80162a4 <ip4_reass+0x2fc>)
 8016142:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8016144:	69fb      	ldr	r3, [r7, #28]
 8016146:	2b00      	cmp	r3, #0
 8016148:	d00d      	beq.n	8016166 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801614a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801614c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801614e:	4413      	add	r3, r2
 8016150:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8016152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016154:	8a7a      	ldrh	r2, [r7, #18]
 8016156:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8016158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801615a:	7f9b      	ldrb	r3, [r3, #30]
 801615c:	f043 0301 	orr.w	r3, r3, #1
 8016160:	b2da      	uxtb	r2, r3
 8016162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016164:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8016166:	697b      	ldr	r3, [r7, #20]
 8016168:	2b01      	cmp	r3, #1
 801616a:	d171      	bne.n	8016250 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801616c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801616e:	8b9b      	ldrh	r3, [r3, #28]
 8016170:	3314      	adds	r3, #20
 8016172:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8016174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016176:	685b      	ldr	r3, [r3, #4]
 8016178:	685b      	ldr	r3, [r3, #4]
 801617a:	681b      	ldr	r3, [r3, #0]
 801617c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801617e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016180:	685b      	ldr	r3, [r3, #4]
 8016182:	685b      	ldr	r3, [r3, #4]
 8016184:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8016186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016188:	3308      	adds	r3, #8
 801618a:	2214      	movs	r2, #20
 801618c:	4619      	mov	r1, r3
 801618e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016190:	f000 fc38 	bl	8016a04 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8016194:	8a3b      	ldrh	r3, [r7, #16]
 8016196:	4618      	mov	r0, r3
 8016198:	f7f4 fbaa 	bl	800a8f0 <lwip_htons>
 801619c:	4603      	mov	r3, r0
 801619e:	461a      	mov	r2, r3
 80161a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161a2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80161a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161a6:	2200      	movs	r2, #0
 80161a8:	719a      	strb	r2, [r3, #6]
 80161aa:	2200      	movs	r2, #0
 80161ac:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80161ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161b0:	2200      	movs	r2, #0
 80161b2:	729a      	strb	r2, [r3, #10]
 80161b4:	2200      	movs	r2, #0
 80161b6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80161b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161ba:	685b      	ldr	r3, [r3, #4]
 80161bc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80161be:	e00d      	b.n	80161dc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80161c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161c2:	685b      	ldr	r3, [r3, #4]
 80161c4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80161c6:	2114      	movs	r1, #20
 80161c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80161ca:	f7f5 fec3 	bl	800bf54 <pbuf_remove_header>
      pbuf_cat(p, r);
 80161ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80161d0:	6878      	ldr	r0, [r7, #4]
 80161d2:	f7f6 f813 	bl	800c1fc <pbuf_cat>
      r = iprh->next_pbuf;
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	681b      	ldr	r3, [r3, #0]
 80161da:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80161dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d1ee      	bne.n	80161c0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80161e2:	4b31      	ldr	r3, [pc, #196]	; (80162a8 <ip4_reass+0x300>)
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80161e8:	429a      	cmp	r2, r3
 80161ea:	d102      	bne.n	80161f2 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80161ec:	2300      	movs	r3, #0
 80161ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80161f0:	e010      	b.n	8016214 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80161f2:	4b2d      	ldr	r3, [pc, #180]	; (80162a8 <ip4_reass+0x300>)
 80161f4:	681b      	ldr	r3, [r3, #0]
 80161f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80161f8:	e007      	b.n	801620a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80161fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80161fc:	681b      	ldr	r3, [r3, #0]
 80161fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016200:	429a      	cmp	r2, r3
 8016202:	d006      	beq.n	8016212 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8016204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	62fb      	str	r3, [r7, #44]	; 0x2c
 801620a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801620c:	2b00      	cmp	r3, #0
 801620e:	d1f4      	bne.n	80161fa <ip4_reass+0x252>
 8016210:	e000      	b.n	8016214 <ip4_reass+0x26c>
          break;
 8016212:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8016214:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016216:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016218:	f7ff fd2e 	bl	8015c78 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801621c:	6878      	ldr	r0, [r7, #4]
 801621e:	f7f5 ffad 	bl	800c17c <pbuf_clen>
 8016222:	4603      	mov	r3, r0
 8016224:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8016226:	4b1f      	ldr	r3, [pc, #124]	; (80162a4 <ip4_reass+0x2fc>)
 8016228:	881b      	ldrh	r3, [r3, #0]
 801622a:	8c3a      	ldrh	r2, [r7, #32]
 801622c:	429a      	cmp	r2, r3
 801622e:	d906      	bls.n	801623e <ip4_reass+0x296>
 8016230:	4b1e      	ldr	r3, [pc, #120]	; (80162ac <ip4_reass+0x304>)
 8016232:	f240 229b 	movw	r2, #667	; 0x29b
 8016236:	491e      	ldr	r1, [pc, #120]	; (80162b0 <ip4_reass+0x308>)
 8016238:	481e      	ldr	r0, [pc, #120]	; (80162b4 <ip4_reass+0x30c>)
 801623a:	f001 f857 	bl	80172ec <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801623e:	4b19      	ldr	r3, [pc, #100]	; (80162a4 <ip4_reass+0x2fc>)
 8016240:	881a      	ldrh	r2, [r3, #0]
 8016242:	8c3b      	ldrh	r3, [r7, #32]
 8016244:	1ad3      	subs	r3, r2, r3
 8016246:	b29a      	uxth	r2, r3
 8016248:	4b16      	ldr	r3, [pc, #88]	; (80162a4 <ip4_reass+0x2fc>)
 801624a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	e03c      	b.n	80162ca <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8016250:	2300      	movs	r3, #0
 8016252:	e03a      	b.n	80162ca <ip4_reass+0x322>
      goto nullreturn_ipr;
 8016254:	bf00      	nop
 8016256:	e000      	b.n	801625a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8016258:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801625c:	2b00      	cmp	r3, #0
 801625e:	d106      	bne.n	801626e <ip4_reass+0x2c6>
 8016260:	4b12      	ldr	r3, [pc, #72]	; (80162ac <ip4_reass+0x304>)
 8016262:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8016266:	4914      	ldr	r1, [pc, #80]	; (80162b8 <ip4_reass+0x310>)
 8016268:	4812      	ldr	r0, [pc, #72]	; (80162b4 <ip4_reass+0x30c>)
 801626a:	f001 f83f 	bl	80172ec <iprintf>
  if (ipr->p == NULL) {
 801626e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016270:	685b      	ldr	r3, [r3, #4]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d124      	bne.n	80162c0 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8016276:	4b0c      	ldr	r3, [pc, #48]	; (80162a8 <ip4_reass+0x300>)
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801627c:	429a      	cmp	r2, r3
 801627e:	d006      	beq.n	801628e <ip4_reass+0x2e6>
 8016280:	4b0a      	ldr	r3, [pc, #40]	; (80162ac <ip4_reass+0x304>)
 8016282:	f240 22ab 	movw	r2, #683	; 0x2ab
 8016286:	490d      	ldr	r1, [pc, #52]	; (80162bc <ip4_reass+0x314>)
 8016288:	480a      	ldr	r0, [pc, #40]	; (80162b4 <ip4_reass+0x30c>)
 801628a:	f001 f82f 	bl	80172ec <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801628e:	2100      	movs	r1, #0
 8016290:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016292:	f7ff fcf1 	bl	8015c78 <ip_reass_dequeue_datagram>
 8016296:	e014      	b.n	80162c2 <ip4_reass+0x31a>
    goto nullreturn;
 8016298:	bf00      	nop
 801629a:	e012      	b.n	80162c2 <ip4_reass+0x31a>
    goto nullreturn;
 801629c:	bf00      	nop
 801629e:	e010      	b.n	80162c2 <ip4_reass+0x31a>
      goto nullreturn;
 80162a0:	bf00      	nop
 80162a2:	e00e      	b.n	80162c2 <ip4_reass+0x31a>
 80162a4:	20004cb8 	.word	0x20004cb8
 80162a8:	20004cb4 	.word	0x20004cb4
 80162ac:	0801c32c 	.word	0x0801c32c
 80162b0:	0801c49c 	.word	0x0801c49c
 80162b4:	0801c374 	.word	0x0801c374
 80162b8:	0801c4b8 	.word	0x0801c4b8
 80162bc:	0801c4c4 	.word	0x0801c4c4
  }

nullreturn:
 80162c0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80162c2:	6878      	ldr	r0, [r7, #4]
 80162c4:	f7f5 fecc 	bl	800c060 <pbuf_free>
  return NULL;
 80162c8:	2300      	movs	r3, #0
}
 80162ca:	4618      	mov	r0, r3
 80162cc:	3738      	adds	r7, #56	; 0x38
 80162ce:	46bd      	mov	sp, r7
 80162d0:	bd80      	pop	{r7, pc}
 80162d2:	bf00      	nop

080162d4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80162d8:	2005      	movs	r0, #5
 80162da:	f7f4 ffbf 	bl	800b25c <memp_malloc>
 80162de:	4603      	mov	r3, r0
}
 80162e0:	4618      	mov	r0, r3
 80162e2:	bd80      	pop	{r7, pc}

080162e4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b082      	sub	sp, #8
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d106      	bne.n	8016300 <ip_frag_free_pbuf_custom_ref+0x1c>
 80162f2:	4b07      	ldr	r3, [pc, #28]	; (8016310 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80162f4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80162f8:	4906      	ldr	r1, [pc, #24]	; (8016314 <ip_frag_free_pbuf_custom_ref+0x30>)
 80162fa:	4807      	ldr	r0, [pc, #28]	; (8016318 <ip_frag_free_pbuf_custom_ref+0x34>)
 80162fc:	f000 fff6 	bl	80172ec <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8016300:	6879      	ldr	r1, [r7, #4]
 8016302:	2005      	movs	r0, #5
 8016304:	f7f4 fffc 	bl	800b300 <memp_free>
}
 8016308:	bf00      	nop
 801630a:	3708      	adds	r7, #8
 801630c:	46bd      	mov	sp, r7
 801630e:	bd80      	pop	{r7, pc}
 8016310:	0801c32c 	.word	0x0801c32c
 8016314:	0801c4e4 	.word	0x0801c4e4
 8016318:	0801c374 	.word	0x0801c374

0801631c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801631c:	b580      	push	{r7, lr}
 801631e:	b084      	sub	sp, #16
 8016320:	af00      	add	r7, sp, #0
 8016322:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d106      	bne.n	801633c <ipfrag_free_pbuf_custom+0x20>
 801632e:	4b11      	ldr	r3, [pc, #68]	; (8016374 <ipfrag_free_pbuf_custom+0x58>)
 8016330:	f240 22ce 	movw	r2, #718	; 0x2ce
 8016334:	4910      	ldr	r1, [pc, #64]	; (8016378 <ipfrag_free_pbuf_custom+0x5c>)
 8016336:	4811      	ldr	r0, [pc, #68]	; (801637c <ipfrag_free_pbuf_custom+0x60>)
 8016338:	f000 ffd8 	bl	80172ec <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801633c:	68fa      	ldr	r2, [r7, #12]
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	429a      	cmp	r2, r3
 8016342:	d006      	beq.n	8016352 <ipfrag_free_pbuf_custom+0x36>
 8016344:	4b0b      	ldr	r3, [pc, #44]	; (8016374 <ipfrag_free_pbuf_custom+0x58>)
 8016346:	f240 22cf 	movw	r2, #719	; 0x2cf
 801634a:	490d      	ldr	r1, [pc, #52]	; (8016380 <ipfrag_free_pbuf_custom+0x64>)
 801634c:	480b      	ldr	r0, [pc, #44]	; (801637c <ipfrag_free_pbuf_custom+0x60>)
 801634e:	f000 ffcd 	bl	80172ec <iprintf>
  if (pcr->original != NULL) {
 8016352:	68fb      	ldr	r3, [r7, #12]
 8016354:	695b      	ldr	r3, [r3, #20]
 8016356:	2b00      	cmp	r3, #0
 8016358:	d004      	beq.n	8016364 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	695b      	ldr	r3, [r3, #20]
 801635e:	4618      	mov	r0, r3
 8016360:	f7f5 fe7e 	bl	800c060 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8016364:	68f8      	ldr	r0, [r7, #12]
 8016366:	f7ff ffbd 	bl	80162e4 <ip_frag_free_pbuf_custom_ref>
}
 801636a:	bf00      	nop
 801636c:	3710      	adds	r7, #16
 801636e:	46bd      	mov	sp, r7
 8016370:	bd80      	pop	{r7, pc}
 8016372:	bf00      	nop
 8016374:	0801c32c 	.word	0x0801c32c
 8016378:	0801c4f0 	.word	0x0801c4f0
 801637c:	0801c374 	.word	0x0801c374
 8016380:	0801c4fc 	.word	0x0801c4fc

08016384 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8016384:	b580      	push	{r7, lr}
 8016386:	b094      	sub	sp, #80	; 0x50
 8016388:	af02      	add	r7, sp, #8
 801638a:	60f8      	str	r0, [r7, #12]
 801638c:	60b9      	str	r1, [r7, #8]
 801638e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8016390:	2300      	movs	r3, #0
 8016392:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8016396:	68bb      	ldr	r3, [r7, #8]
 8016398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801639a:	3b14      	subs	r3, #20
 801639c:	2b00      	cmp	r3, #0
 801639e:	da00      	bge.n	80163a2 <ip4_frag+0x1e>
 80163a0:	3307      	adds	r3, #7
 80163a2:	10db      	asrs	r3, r3, #3
 80163a4:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80163a6:	2314      	movs	r3, #20
 80163a8:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80163aa:	68fb      	ldr	r3, [r7, #12]
 80163ac:	685b      	ldr	r3, [r3, #4]
 80163ae:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80163b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80163b2:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80163b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163b6:	781b      	ldrb	r3, [r3, #0]
 80163b8:	f003 030f 	and.w	r3, r3, #15
 80163bc:	b2db      	uxtb	r3, r3
 80163be:	009b      	lsls	r3, r3, #2
 80163c0:	b2db      	uxtb	r3, r3
 80163c2:	2b14      	cmp	r3, #20
 80163c4:	d002      	beq.n	80163cc <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80163c6:	f06f 0305 	mvn.w	r3, #5
 80163ca:	e110      	b.n	80165ee <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	895b      	ldrh	r3, [r3, #10]
 80163d0:	2b13      	cmp	r3, #19
 80163d2:	d809      	bhi.n	80163e8 <ip4_frag+0x64>
 80163d4:	4b88      	ldr	r3, [pc, #544]	; (80165f8 <ip4_frag+0x274>)
 80163d6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80163da:	4988      	ldr	r1, [pc, #544]	; (80165fc <ip4_frag+0x278>)
 80163dc:	4888      	ldr	r0, [pc, #544]	; (8016600 <ip4_frag+0x27c>)
 80163de:	f000 ff85 	bl	80172ec <iprintf>
 80163e2:	f06f 0305 	mvn.w	r3, #5
 80163e6:	e102      	b.n	80165ee <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80163e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163ea:	88db      	ldrh	r3, [r3, #6]
 80163ec:	b29b      	uxth	r3, r3
 80163ee:	4618      	mov	r0, r3
 80163f0:	f7f4 fa7e 	bl	800a8f0 <lwip_htons>
 80163f4:	4603      	mov	r3, r0
 80163f6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80163f8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80163fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80163fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8016402:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016404:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8016408:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	891b      	ldrh	r3, [r3, #8]
 801640e:	3b14      	subs	r3, #20
 8016410:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8016414:	e0e1      	b.n	80165da <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8016416:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016418:	00db      	lsls	r3, r3, #3
 801641a:	b29b      	uxth	r3, r3
 801641c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016420:	4293      	cmp	r3, r2
 8016422:	bf28      	it	cs
 8016424:	4613      	movcs	r3, r2
 8016426:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8016428:	f44f 7220 	mov.w	r2, #640	; 0x280
 801642c:	2114      	movs	r1, #20
 801642e:	200e      	movs	r0, #14
 8016430:	f7f5 fb32 	bl	800ba98 <pbuf_alloc>
 8016434:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8016436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016438:	2b00      	cmp	r3, #0
 801643a:	f000 80d5 	beq.w	80165e8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016440:	895b      	ldrh	r3, [r3, #10]
 8016442:	2b13      	cmp	r3, #19
 8016444:	d806      	bhi.n	8016454 <ip4_frag+0xd0>
 8016446:	4b6c      	ldr	r3, [pc, #432]	; (80165f8 <ip4_frag+0x274>)
 8016448:	f44f 7249 	mov.w	r2, #804	; 0x324
 801644c:	496d      	ldr	r1, [pc, #436]	; (8016604 <ip4_frag+0x280>)
 801644e:	486c      	ldr	r0, [pc, #432]	; (8016600 <ip4_frag+0x27c>)
 8016450:	f000 ff4c 	bl	80172ec <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8016454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016456:	685b      	ldr	r3, [r3, #4]
 8016458:	2214      	movs	r2, #20
 801645a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801645c:	4618      	mov	r0, r3
 801645e:	f000 fad1 	bl	8016a04 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8016462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016464:	685b      	ldr	r3, [r3, #4]
 8016466:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8016468:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801646a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801646e:	e064      	b.n	801653a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8016470:	68fb      	ldr	r3, [r7, #12]
 8016472:	895a      	ldrh	r2, [r3, #10]
 8016474:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016476:	1ad3      	subs	r3, r2, r3
 8016478:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	895b      	ldrh	r3, [r3, #10]
 801647e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8016480:	429a      	cmp	r2, r3
 8016482:	d906      	bls.n	8016492 <ip4_frag+0x10e>
 8016484:	4b5c      	ldr	r3, [pc, #368]	; (80165f8 <ip4_frag+0x274>)
 8016486:	f240 322d 	movw	r2, #813	; 0x32d
 801648a:	495f      	ldr	r1, [pc, #380]	; (8016608 <ip4_frag+0x284>)
 801648c:	485c      	ldr	r0, [pc, #368]	; (8016600 <ip4_frag+0x27c>)
 801648e:	f000 ff2d 	bl	80172ec <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8016492:	8bfa      	ldrh	r2, [r7, #30]
 8016494:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8016498:	4293      	cmp	r3, r2
 801649a:	bf28      	it	cs
 801649c:	4613      	movcs	r3, r2
 801649e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80164a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d105      	bne.n	80164b6 <ip4_frag+0x132>
        poff = 0;
 80164aa:	2300      	movs	r3, #0
 80164ac:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80164ae:	68fb      	ldr	r3, [r7, #12]
 80164b0:	681b      	ldr	r3, [r3, #0]
 80164b2:	60fb      	str	r3, [r7, #12]
        continue;
 80164b4:	e041      	b.n	801653a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80164b6:	f7ff ff0d 	bl	80162d4 <ip_frag_alloc_pbuf_custom_ref>
 80164ba:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80164bc:	69bb      	ldr	r3, [r7, #24]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d103      	bne.n	80164ca <ip4_frag+0x146>
        pbuf_free(rambuf);
 80164c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80164c4:	f7f5 fdcc 	bl	800c060 <pbuf_free>
        goto memerr;
 80164c8:	e08f      	b.n	80165ea <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80164ca:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80164d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80164d2:	4413      	add	r3, r2
 80164d4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80164d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80164dc:	9201      	str	r2, [sp, #4]
 80164de:	9300      	str	r3, [sp, #0]
 80164e0:	4603      	mov	r3, r0
 80164e2:	2241      	movs	r2, #65	; 0x41
 80164e4:	2000      	movs	r0, #0
 80164e6:	f7f5 fc01 	bl	800bcec <pbuf_alloced_custom>
 80164ea:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80164ec:	697b      	ldr	r3, [r7, #20]
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d106      	bne.n	8016500 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80164f2:	69b8      	ldr	r0, [r7, #24]
 80164f4:	f7ff fef6 	bl	80162e4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80164f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80164fa:	f7f5 fdb1 	bl	800c060 <pbuf_free>
        goto memerr;
 80164fe:	e074      	b.n	80165ea <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8016500:	68f8      	ldr	r0, [r7, #12]
 8016502:	f7f5 fe53 	bl	800c1ac <pbuf_ref>
      pcr->original = p;
 8016506:	69bb      	ldr	r3, [r7, #24]
 8016508:	68fa      	ldr	r2, [r7, #12]
 801650a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801650c:	69bb      	ldr	r3, [r7, #24]
 801650e:	4a3f      	ldr	r2, [pc, #252]	; (801660c <ip4_frag+0x288>)
 8016510:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8016512:	6979      	ldr	r1, [r7, #20]
 8016514:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016516:	f7f5 fe71 	bl	800c1fc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801651a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801651e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8016522:	1ad3      	subs	r3, r2, r3
 8016524:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8016528:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801652c:	2b00      	cmp	r3, #0
 801652e:	d004      	beq.n	801653a <ip4_frag+0x1b6>
        poff = 0;
 8016530:	2300      	movs	r3, #0
 8016532:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	681b      	ldr	r3, [r3, #0]
 8016538:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801653a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801653e:	2b00      	cmp	r3, #0
 8016540:	d196      	bne.n	8016470 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8016542:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8016544:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8016548:	4413      	add	r3, r2
 801654a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801654c:	68bb      	ldr	r3, [r7, #8]
 801654e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016550:	f1a3 0213 	sub.w	r2, r3, #19
 8016554:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016558:	429a      	cmp	r2, r3
 801655a:	bfcc      	ite	gt
 801655c:	2301      	movgt	r3, #1
 801655e:	2300      	movle	r3, #0
 8016560:	b2db      	uxtb	r3, r3
 8016562:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8016564:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016568:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801656c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801656e:	6a3b      	ldr	r3, [r7, #32]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d002      	beq.n	801657a <ip4_frag+0x1f6>
 8016574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016576:	2b00      	cmp	r3, #0
 8016578:	d003      	beq.n	8016582 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801657a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801657c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016580:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8016582:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016584:	4618      	mov	r0, r3
 8016586:	f7f4 f9b3 	bl	800a8f0 <lwip_htons>
 801658a:	4603      	mov	r3, r0
 801658c:	461a      	mov	r2, r3
 801658e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016590:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8016592:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016594:	3314      	adds	r3, #20
 8016596:	b29b      	uxth	r3, r3
 8016598:	4618      	mov	r0, r3
 801659a:	f7f4 f9a9 	bl	800a8f0 <lwip_htons>
 801659e:	4603      	mov	r3, r0
 80165a0:	461a      	mov	r2, r3
 80165a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165a4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80165a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165a8:	2200      	movs	r2, #0
 80165aa:	729a      	strb	r2, [r3, #10]
 80165ac:	2200      	movs	r2, #0
 80165ae:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80165b0:	68bb      	ldr	r3, [r7, #8]
 80165b2:	695b      	ldr	r3, [r3, #20]
 80165b4:	687a      	ldr	r2, [r7, #4]
 80165b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80165b8:	68b8      	ldr	r0, [r7, #8]
 80165ba:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80165bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80165be:	f7f5 fd4f 	bl	800c060 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80165c2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80165c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80165c8:	1ad3      	subs	r3, r2, r3
 80165ca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80165ce:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80165d2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80165d4:	4413      	add	r3, r2
 80165d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80165da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80165de:	2b00      	cmp	r3, #0
 80165e0:	f47f af19 	bne.w	8016416 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80165e4:	2300      	movs	r3, #0
 80165e6:	e002      	b.n	80165ee <ip4_frag+0x26a>
      goto memerr;
 80165e8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80165ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80165ee:	4618      	mov	r0, r3
 80165f0:	3748      	adds	r7, #72	; 0x48
 80165f2:	46bd      	mov	sp, r7
 80165f4:	bd80      	pop	{r7, pc}
 80165f6:	bf00      	nop
 80165f8:	0801c32c 	.word	0x0801c32c
 80165fc:	0801c508 	.word	0x0801c508
 8016600:	0801c374 	.word	0x0801c374
 8016604:	0801c524 	.word	0x0801c524
 8016608:	0801c544 	.word	0x0801c544
 801660c:	0801631d 	.word	0x0801631d

08016610 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8016610:	b580      	push	{r7, lr}
 8016612:	b086      	sub	sp, #24
 8016614:	af00      	add	r7, sp, #0
 8016616:	6078      	str	r0, [r7, #4]
 8016618:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801661a:	230e      	movs	r3, #14
 801661c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	895b      	ldrh	r3, [r3, #10]
 8016622:	2b0e      	cmp	r3, #14
 8016624:	d96e      	bls.n	8016704 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	7bdb      	ldrb	r3, [r3, #15]
 801662a:	2b00      	cmp	r3, #0
 801662c:	d106      	bne.n	801663c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801662e:	683b      	ldr	r3, [r7, #0]
 8016630:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016634:	3301      	adds	r3, #1
 8016636:	b2da      	uxtb	r2, r3
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	685b      	ldr	r3, [r3, #4]
 8016640:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8016642:	693b      	ldr	r3, [r7, #16]
 8016644:	7b1a      	ldrb	r2, [r3, #12]
 8016646:	7b5b      	ldrb	r3, [r3, #13]
 8016648:	021b      	lsls	r3, r3, #8
 801664a:	4313      	orrs	r3, r2
 801664c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801664e:	693b      	ldr	r3, [r7, #16]
 8016650:	781b      	ldrb	r3, [r3, #0]
 8016652:	f003 0301 	and.w	r3, r3, #1
 8016656:	2b00      	cmp	r3, #0
 8016658:	d023      	beq.n	80166a2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801665a:	693b      	ldr	r3, [r7, #16]
 801665c:	781b      	ldrb	r3, [r3, #0]
 801665e:	2b01      	cmp	r3, #1
 8016660:	d10f      	bne.n	8016682 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8016662:	693b      	ldr	r3, [r7, #16]
 8016664:	785b      	ldrb	r3, [r3, #1]
 8016666:	2b00      	cmp	r3, #0
 8016668:	d11b      	bne.n	80166a2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801666a:	693b      	ldr	r3, [r7, #16]
 801666c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801666e:	2b5e      	cmp	r3, #94	; 0x5e
 8016670:	d117      	bne.n	80166a2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	7b5b      	ldrb	r3, [r3, #13]
 8016676:	f043 0310 	orr.w	r3, r3, #16
 801667a:	b2da      	uxtb	r2, r3
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	735a      	strb	r2, [r3, #13]
 8016680:	e00f      	b.n	80166a2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8016682:	693b      	ldr	r3, [r7, #16]
 8016684:	2206      	movs	r2, #6
 8016686:	4928      	ldr	r1, [pc, #160]	; (8016728 <ethernet_input+0x118>)
 8016688:	4618      	mov	r0, r3
 801668a:	f000 f9ad 	bl	80169e8 <memcmp>
 801668e:	4603      	mov	r3, r0
 8016690:	2b00      	cmp	r3, #0
 8016692:	d106      	bne.n	80166a2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	7b5b      	ldrb	r3, [r3, #13]
 8016698:	f043 0308 	orr.w	r3, r3, #8
 801669c:	b2da      	uxtb	r2, r3
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80166a2:	89fb      	ldrh	r3, [r7, #14]
 80166a4:	2b08      	cmp	r3, #8
 80166a6:	d003      	beq.n	80166b0 <ethernet_input+0xa0>
 80166a8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80166ac:	d014      	beq.n	80166d8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80166ae:	e032      	b.n	8016716 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80166b0:	683b      	ldr	r3, [r7, #0]
 80166b2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80166b6:	f003 0308 	and.w	r3, r3, #8
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d024      	beq.n	8016708 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80166be:	8afb      	ldrh	r3, [r7, #22]
 80166c0:	4619      	mov	r1, r3
 80166c2:	6878      	ldr	r0, [r7, #4]
 80166c4:	f7f5 fc46 	bl	800bf54 <pbuf_remove_header>
 80166c8:	4603      	mov	r3, r0
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d11e      	bne.n	801670c <ethernet_input+0xfc>
        ip4_input(p, netif);
 80166ce:	6839      	ldr	r1, [r7, #0]
 80166d0:	6878      	ldr	r0, [r7, #4]
 80166d2:	f7fe ff09 	bl	80154e8 <ip4_input>
      break;
 80166d6:	e013      	b.n	8016700 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80166d8:	683b      	ldr	r3, [r7, #0]
 80166da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80166de:	f003 0308 	and.w	r3, r3, #8
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d014      	beq.n	8016710 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80166e6:	8afb      	ldrh	r3, [r7, #22]
 80166e8:	4619      	mov	r1, r3
 80166ea:	6878      	ldr	r0, [r7, #4]
 80166ec:	f7f5 fc32 	bl	800bf54 <pbuf_remove_header>
 80166f0:	4603      	mov	r3, r0
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	d10e      	bne.n	8016714 <ethernet_input+0x104>
        etharp_input(p, netif);
 80166f6:	6839      	ldr	r1, [r7, #0]
 80166f8:	6878      	ldr	r0, [r7, #4]
 80166fa:	f7fe f8a5 	bl	8014848 <etharp_input>
      break;
 80166fe:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8016700:	2300      	movs	r3, #0
 8016702:	e00c      	b.n	801671e <ethernet_input+0x10e>
    goto free_and_return;
 8016704:	bf00      	nop
 8016706:	e006      	b.n	8016716 <ethernet_input+0x106>
        goto free_and_return;
 8016708:	bf00      	nop
 801670a:	e004      	b.n	8016716 <ethernet_input+0x106>
        goto free_and_return;
 801670c:	bf00      	nop
 801670e:	e002      	b.n	8016716 <ethernet_input+0x106>
        goto free_and_return;
 8016710:	bf00      	nop
 8016712:	e000      	b.n	8016716 <ethernet_input+0x106>
        goto free_and_return;
 8016714:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8016716:	6878      	ldr	r0, [r7, #4]
 8016718:	f7f5 fca2 	bl	800c060 <pbuf_free>
  return ERR_OK;
 801671c:	2300      	movs	r3, #0
}
 801671e:	4618      	mov	r0, r3
 8016720:	3718      	adds	r7, #24
 8016722:	46bd      	mov	sp, r7
 8016724:	bd80      	pop	{r7, pc}
 8016726:	bf00      	nop
 8016728:	0801c7a0 	.word	0x0801c7a0

0801672c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801672c:	b580      	push	{r7, lr}
 801672e:	b086      	sub	sp, #24
 8016730:	af00      	add	r7, sp, #0
 8016732:	60f8      	str	r0, [r7, #12]
 8016734:	60b9      	str	r1, [r7, #8]
 8016736:	607a      	str	r2, [r7, #4]
 8016738:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801673a:	8c3b      	ldrh	r3, [r7, #32]
 801673c:	4618      	mov	r0, r3
 801673e:	f7f4 f8d7 	bl	800a8f0 <lwip_htons>
 8016742:	4603      	mov	r3, r0
 8016744:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8016746:	210e      	movs	r1, #14
 8016748:	68b8      	ldr	r0, [r7, #8]
 801674a:	f7f5 fbf3 	bl	800bf34 <pbuf_add_header>
 801674e:	4603      	mov	r3, r0
 8016750:	2b00      	cmp	r3, #0
 8016752:	d125      	bne.n	80167a0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8016754:	68bb      	ldr	r3, [r7, #8]
 8016756:	685b      	ldr	r3, [r3, #4]
 8016758:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801675a:	693b      	ldr	r3, [r7, #16]
 801675c:	8afa      	ldrh	r2, [r7, #22]
 801675e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8016760:	693b      	ldr	r3, [r7, #16]
 8016762:	2206      	movs	r2, #6
 8016764:	6839      	ldr	r1, [r7, #0]
 8016766:	4618      	mov	r0, r3
 8016768:	f000 f94c 	bl	8016a04 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801676c:	693b      	ldr	r3, [r7, #16]
 801676e:	3306      	adds	r3, #6
 8016770:	2206      	movs	r2, #6
 8016772:	6879      	ldr	r1, [r7, #4]
 8016774:	4618      	mov	r0, r3
 8016776:	f000 f945 	bl	8016a04 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801677a:	68fb      	ldr	r3, [r7, #12]
 801677c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016780:	2b06      	cmp	r3, #6
 8016782:	d006      	beq.n	8016792 <ethernet_output+0x66>
 8016784:	4b0a      	ldr	r3, [pc, #40]	; (80167b0 <ethernet_output+0x84>)
 8016786:	f44f 7299 	mov.w	r2, #306	; 0x132
 801678a:	490a      	ldr	r1, [pc, #40]	; (80167b4 <ethernet_output+0x88>)
 801678c:	480a      	ldr	r0, [pc, #40]	; (80167b8 <ethernet_output+0x8c>)
 801678e:	f000 fdad 	bl	80172ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8016792:	68fb      	ldr	r3, [r7, #12]
 8016794:	699b      	ldr	r3, [r3, #24]
 8016796:	68b9      	ldr	r1, [r7, #8]
 8016798:	68f8      	ldr	r0, [r7, #12]
 801679a:	4798      	blx	r3
 801679c:	4603      	mov	r3, r0
 801679e:	e002      	b.n	80167a6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80167a0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80167a2:	f06f 0301 	mvn.w	r3, #1
}
 80167a6:	4618      	mov	r0, r3
 80167a8:	3718      	adds	r7, #24
 80167aa:	46bd      	mov	sp, r7
 80167ac:	bd80      	pop	{r7, pc}
 80167ae:	bf00      	nop
 80167b0:	0801c554 	.word	0x0801c554
 80167b4:	0801c58c 	.word	0x0801c58c
 80167b8:	0801c5c0 	.word	0x0801c5c0

080167bc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	b082      	sub	sp, #8
 80167c0:	af00      	add	r7, sp, #0
 80167c2:	6078      	str	r0, [r7, #4]
 80167c4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 80167c6:	683b      	ldr	r3, [r7, #0]
 80167c8:	2200      	movs	r2, #0
 80167ca:	2104      	movs	r1, #4
 80167cc:	4618      	mov	r0, r3
 80167ce:	f7f0 fbc9 	bl	8006f64 <osMessageQueueNew>
 80167d2:	4602      	mov	r2, r0
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d102      	bne.n	80167e6 <sys_mbox_new+0x2a>
    return ERR_MEM;
 80167e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80167e4:	e000      	b.n	80167e8 <sys_mbox_new+0x2c>

  return ERR_OK;
 80167e6:	2300      	movs	r3, #0
}
 80167e8:	4618      	mov	r0, r3
 80167ea:	3708      	adds	r7, #8
 80167ec:	46bd      	mov	sp, r7
 80167ee:	bd80      	pop	{r7, pc}

080167f0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80167f0:	b580      	push	{r7, lr}
 80167f2:	b084      	sub	sp, #16
 80167f4:	af00      	add	r7, sp, #0
 80167f6:	6078      	str	r0, [r7, #4]
 80167f8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	6818      	ldr	r0, [r3, #0]
 80167fe:	4639      	mov	r1, r7
 8016800:	2300      	movs	r3, #0
 8016802:	2200      	movs	r2, #0
 8016804:	f7f0 fc34 	bl	8007070 <osMessageQueuePut>
 8016808:	4603      	mov	r3, r0
 801680a:	2b00      	cmp	r3, #0
 801680c:	d102      	bne.n	8016814 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801680e:	2300      	movs	r3, #0
 8016810:	73fb      	strb	r3, [r7, #15]
 8016812:	e001      	b.n	8016818 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8016814:	23ff      	movs	r3, #255	; 0xff
 8016816:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8016818:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801681c:	4618      	mov	r0, r3
 801681e:	3710      	adds	r7, #16
 8016820:	46bd      	mov	sp, r7
 8016822:	bd80      	pop	{r7, pc}

08016824 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8016824:	b580      	push	{r7, lr}
 8016826:	b086      	sub	sp, #24
 8016828:	af00      	add	r7, sp, #0
 801682a:	60f8      	str	r0, [r7, #12]
 801682c:	60b9      	str	r1, [r7, #8]
 801682e:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8016830:	f7ef fffa 	bl	8006828 <osKernelGetTickCount>
 8016834:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d013      	beq.n	8016864 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801683c:	68fb      	ldr	r3, [r7, #12]
 801683e:	6818      	ldr	r0, [r3, #0]
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	2200      	movs	r2, #0
 8016844:	68b9      	ldr	r1, [r7, #8]
 8016846:	f7f0 fc87 	bl	8007158 <osMessageQueueGet>
 801684a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801684c:	693b      	ldr	r3, [r7, #16]
 801684e:	2b00      	cmp	r3, #0
 8016850:	d105      	bne.n	801685e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8016852:	f7ef ffe9 	bl	8006828 <osKernelGetTickCount>
 8016856:	4602      	mov	r2, r0
 8016858:	697b      	ldr	r3, [r7, #20]
 801685a:	1ad3      	subs	r3, r2, r3
 801685c:	e00f      	b.n	801687e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801685e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016862:	e00c      	b.n	801687e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8016864:	68fb      	ldr	r3, [r7, #12]
 8016866:	6818      	ldr	r0, [r3, #0]
 8016868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801686c:	2200      	movs	r2, #0
 801686e:	68b9      	ldr	r1, [r7, #8]
 8016870:	f7f0 fc72 	bl	8007158 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8016874:	f7ef ffd8 	bl	8006828 <osKernelGetTickCount>
 8016878:	4602      	mov	r2, r0
 801687a:	697b      	ldr	r3, [r7, #20]
 801687c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801687e:	4618      	mov	r0, r3
 8016880:	3718      	adds	r7, #24
 8016882:	46bd      	mov	sp, r7
 8016884:	bd80      	pop	{r7, pc}

08016886 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8016886:	b480      	push	{r7}
 8016888:	b083      	sub	sp, #12
 801688a:	af00      	add	r7, sp, #0
 801688c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	681b      	ldr	r3, [r3, #0]
 8016892:	2b00      	cmp	r3, #0
 8016894:	d101      	bne.n	801689a <sys_mbox_valid+0x14>
    return 0;
 8016896:	2300      	movs	r3, #0
 8016898:	e000      	b.n	801689c <sys_mbox_valid+0x16>
  else
    return 1;
 801689a:	2301      	movs	r3, #1
}
 801689c:	4618      	mov	r0, r3
 801689e:	370c      	adds	r7, #12
 80168a0:	46bd      	mov	sp, r7
 80168a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168a6:	4770      	bx	lr

080168a8 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80168a8:	b580      	push	{r7, lr}
 80168aa:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 80168ac:	2000      	movs	r0, #0
 80168ae:	f7f0 f8b7 	bl	8006a20 <osMutexNew>
 80168b2:	4603      	mov	r3, r0
 80168b4:	4a01      	ldr	r2, [pc, #4]	; (80168bc <sys_init+0x14>)
 80168b6:	6013      	str	r3, [r2, #0]
#endif
}
 80168b8:	bf00      	nop
 80168ba:	bd80      	pop	{r7, pc}
 80168bc:	20012cf8 	.word	0x20012cf8

080168c0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b082      	sub	sp, #8
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 80168c8:	2000      	movs	r0, #0
 80168ca:	f7f0 f8a9 	bl	8006a20 <osMutexNew>
 80168ce:	4602      	mov	r2, r0
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d102      	bne.n	80168e2 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80168dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80168e0:	e000      	b.n	80168e4 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80168e2:	2300      	movs	r3, #0
}
 80168e4:	4618      	mov	r0, r3
 80168e6:	3708      	adds	r7, #8
 80168e8:	46bd      	mov	sp, r7
 80168ea:	bd80      	pop	{r7, pc}

080168ec <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80168ec:	b580      	push	{r7, lr}
 80168ee:	b082      	sub	sp, #8
 80168f0:	af00      	add	r7, sp, #0
 80168f2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80168fc:	4618      	mov	r0, r3
 80168fe:	f7f0 f929 	bl	8006b54 <osMutexAcquire>
#endif
}
 8016902:	bf00      	nop
 8016904:	3708      	adds	r7, #8
 8016906:	46bd      	mov	sp, r7
 8016908:	bd80      	pop	{r7, pc}

0801690a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801690a:	b580      	push	{r7, lr}
 801690c:	b082      	sub	sp, #8
 801690e:	af00      	add	r7, sp, #0
 8016910:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	4618      	mov	r0, r3
 8016918:	f7f0 f97a 	bl	8006c10 <osMutexRelease>
}
 801691c:	bf00      	nop
 801691e:	3708      	adds	r7, #8
 8016920:	46bd      	mov	sp, r7
 8016922:	bd80      	pop	{r7, pc}

08016924 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016924:	b580      	push	{r7, lr}
 8016926:	b08e      	sub	sp, #56	; 0x38
 8016928:	af00      	add	r7, sp, #0
 801692a:	60f8      	str	r0, [r7, #12]
 801692c:	60b9      	str	r1, [r7, #8]
 801692e:	607a      	str	r2, [r7, #4]
 8016930:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8016932:	f107 0314 	add.w	r3, r7, #20
 8016936:	2224      	movs	r2, #36	; 0x24
 8016938:	2100      	movs	r1, #0
 801693a:	4618      	mov	r0, r3
 801693c:	f000 f88a 	bl	8016a54 <memset>
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	617b      	str	r3, [r7, #20]
 8016944:	683b      	ldr	r3, [r7, #0]
 8016946:	62bb      	str	r3, [r7, #40]	; 0x28
 8016948:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801694a:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801694c:	f107 0314 	add.w	r3, r7, #20
 8016950:	461a      	mov	r2, r3
 8016952:	6879      	ldr	r1, [r7, #4]
 8016954:	68b8      	ldr	r0, [r7, #8]
 8016956:	f7ef ff8f 	bl	8006878 <osThreadNew>
 801695a:	4603      	mov	r3, r0
#endif
}
 801695c:	4618      	mov	r0, r3
 801695e:	3738      	adds	r7, #56	; 0x38
 8016960:	46bd      	mov	sp, r7
 8016962:	bd80      	pop	{r7, pc}

08016964 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8016964:	b580      	push	{r7, lr}
 8016966:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8016968:	4b04      	ldr	r3, [pc, #16]	; (801697c <sys_arch_protect+0x18>)
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8016970:	4618      	mov	r0, r3
 8016972:	f7f0 f8ef 	bl	8006b54 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8016976:	2301      	movs	r3, #1
}
 8016978:	4618      	mov	r0, r3
 801697a:	bd80      	pop	{r7, pc}
 801697c:	20012cf8 	.word	0x20012cf8

08016980 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8016980:	b580      	push	{r7, lr}
 8016982:	b082      	sub	sp, #8
 8016984:	af00      	add	r7, sp, #0
 8016986:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016988:	4b04      	ldr	r3, [pc, #16]	; (801699c <sys_arch_unprotect+0x1c>)
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	4618      	mov	r0, r3
 801698e:	f7f0 f93f 	bl	8006c10 <osMutexRelease>
}
 8016992:	bf00      	nop
 8016994:	3708      	adds	r7, #8
 8016996:	46bd      	mov	sp, r7
 8016998:	bd80      	pop	{r7, pc}
 801699a:	bf00      	nop
 801699c:	20012cf8 	.word	0x20012cf8

080169a0 <__libc_init_array>:
 80169a0:	b570      	push	{r4, r5, r6, lr}
 80169a2:	4d0d      	ldr	r5, [pc, #52]	; (80169d8 <__libc_init_array+0x38>)
 80169a4:	4c0d      	ldr	r4, [pc, #52]	; (80169dc <__libc_init_array+0x3c>)
 80169a6:	1b64      	subs	r4, r4, r5
 80169a8:	10a4      	asrs	r4, r4, #2
 80169aa:	2600      	movs	r6, #0
 80169ac:	42a6      	cmp	r6, r4
 80169ae:	d109      	bne.n	80169c4 <__libc_init_array+0x24>
 80169b0:	4d0b      	ldr	r5, [pc, #44]	; (80169e0 <__libc_init_array+0x40>)
 80169b2:	4c0c      	ldr	r4, [pc, #48]	; (80169e4 <__libc_init_array+0x44>)
 80169b4:	f002 fe8c 	bl	80196d0 <_init>
 80169b8:	1b64      	subs	r4, r4, r5
 80169ba:	10a4      	asrs	r4, r4, #2
 80169bc:	2600      	movs	r6, #0
 80169be:	42a6      	cmp	r6, r4
 80169c0:	d105      	bne.n	80169ce <__libc_init_array+0x2e>
 80169c2:	bd70      	pop	{r4, r5, r6, pc}
 80169c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80169c8:	4798      	blx	r3
 80169ca:	3601      	adds	r6, #1
 80169cc:	e7ee      	b.n	80169ac <__libc_init_array+0xc>
 80169ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80169d2:	4798      	blx	r3
 80169d4:	3601      	adds	r6, #1
 80169d6:	e7f2      	b.n	80169be <__libc_init_array+0x1e>
 80169d8:	0801cbf8 	.word	0x0801cbf8
 80169dc:	0801cbf8 	.word	0x0801cbf8
 80169e0:	0801cbf8 	.word	0x0801cbf8
 80169e4:	0801cbfc 	.word	0x0801cbfc

080169e8 <memcmp>:
 80169e8:	b530      	push	{r4, r5, lr}
 80169ea:	3901      	subs	r1, #1
 80169ec:	2400      	movs	r4, #0
 80169ee:	42a2      	cmp	r2, r4
 80169f0:	d101      	bne.n	80169f6 <memcmp+0xe>
 80169f2:	2000      	movs	r0, #0
 80169f4:	e005      	b.n	8016a02 <memcmp+0x1a>
 80169f6:	5d03      	ldrb	r3, [r0, r4]
 80169f8:	3401      	adds	r4, #1
 80169fa:	5d0d      	ldrb	r5, [r1, r4]
 80169fc:	42ab      	cmp	r3, r5
 80169fe:	d0f6      	beq.n	80169ee <memcmp+0x6>
 8016a00:	1b58      	subs	r0, r3, r5
 8016a02:	bd30      	pop	{r4, r5, pc}

08016a04 <memcpy>:
 8016a04:	440a      	add	r2, r1
 8016a06:	4291      	cmp	r1, r2
 8016a08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016a0c:	d100      	bne.n	8016a10 <memcpy+0xc>
 8016a0e:	4770      	bx	lr
 8016a10:	b510      	push	{r4, lr}
 8016a12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016a16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016a1a:	4291      	cmp	r1, r2
 8016a1c:	d1f9      	bne.n	8016a12 <memcpy+0xe>
 8016a1e:	bd10      	pop	{r4, pc}

08016a20 <memmove>:
 8016a20:	4288      	cmp	r0, r1
 8016a22:	b510      	push	{r4, lr}
 8016a24:	eb01 0402 	add.w	r4, r1, r2
 8016a28:	d902      	bls.n	8016a30 <memmove+0x10>
 8016a2a:	4284      	cmp	r4, r0
 8016a2c:	4623      	mov	r3, r4
 8016a2e:	d807      	bhi.n	8016a40 <memmove+0x20>
 8016a30:	1e43      	subs	r3, r0, #1
 8016a32:	42a1      	cmp	r1, r4
 8016a34:	d008      	beq.n	8016a48 <memmove+0x28>
 8016a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016a3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016a3e:	e7f8      	b.n	8016a32 <memmove+0x12>
 8016a40:	4402      	add	r2, r0
 8016a42:	4601      	mov	r1, r0
 8016a44:	428a      	cmp	r2, r1
 8016a46:	d100      	bne.n	8016a4a <memmove+0x2a>
 8016a48:	bd10      	pop	{r4, pc}
 8016a4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016a4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016a52:	e7f7      	b.n	8016a44 <memmove+0x24>

08016a54 <memset>:
 8016a54:	4402      	add	r2, r0
 8016a56:	4603      	mov	r3, r0
 8016a58:	4293      	cmp	r3, r2
 8016a5a:	d100      	bne.n	8016a5e <memset+0xa>
 8016a5c:	4770      	bx	lr
 8016a5e:	f803 1b01 	strb.w	r1, [r3], #1
 8016a62:	e7f9      	b.n	8016a58 <memset+0x4>

08016a64 <__cvt>:
 8016a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016a66:	ed2d 8b02 	vpush	{d8}
 8016a6a:	eeb0 8b40 	vmov.f64	d8, d0
 8016a6e:	b085      	sub	sp, #20
 8016a70:	4617      	mov	r7, r2
 8016a72:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8016a74:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8016a76:	ee18 2a90 	vmov	r2, s17
 8016a7a:	f025 0520 	bic.w	r5, r5, #32
 8016a7e:	2a00      	cmp	r2, #0
 8016a80:	bfb6      	itet	lt
 8016a82:	222d      	movlt	r2, #45	; 0x2d
 8016a84:	2200      	movge	r2, #0
 8016a86:	eeb1 8b40 	vneglt.f64	d8, d0
 8016a8a:	2d46      	cmp	r5, #70	; 0x46
 8016a8c:	460c      	mov	r4, r1
 8016a8e:	701a      	strb	r2, [r3, #0]
 8016a90:	d004      	beq.n	8016a9c <__cvt+0x38>
 8016a92:	2d45      	cmp	r5, #69	; 0x45
 8016a94:	d100      	bne.n	8016a98 <__cvt+0x34>
 8016a96:	3401      	adds	r4, #1
 8016a98:	2102      	movs	r1, #2
 8016a9a:	e000      	b.n	8016a9e <__cvt+0x3a>
 8016a9c:	2103      	movs	r1, #3
 8016a9e:	ab03      	add	r3, sp, #12
 8016aa0:	9301      	str	r3, [sp, #4]
 8016aa2:	ab02      	add	r3, sp, #8
 8016aa4:	9300      	str	r3, [sp, #0]
 8016aa6:	4622      	mov	r2, r4
 8016aa8:	4633      	mov	r3, r6
 8016aaa:	eeb0 0b48 	vmov.f64	d0, d8
 8016aae:	f000 fd3f 	bl	8017530 <_dtoa_r>
 8016ab2:	2d47      	cmp	r5, #71	; 0x47
 8016ab4:	d109      	bne.n	8016aca <__cvt+0x66>
 8016ab6:	07fb      	lsls	r3, r7, #31
 8016ab8:	d407      	bmi.n	8016aca <__cvt+0x66>
 8016aba:	9b03      	ldr	r3, [sp, #12]
 8016abc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016abe:	1a1b      	subs	r3, r3, r0
 8016ac0:	6013      	str	r3, [r2, #0]
 8016ac2:	b005      	add	sp, #20
 8016ac4:	ecbd 8b02 	vpop	{d8}
 8016ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016aca:	2d46      	cmp	r5, #70	; 0x46
 8016acc:	eb00 0204 	add.w	r2, r0, r4
 8016ad0:	d10c      	bne.n	8016aec <__cvt+0x88>
 8016ad2:	7803      	ldrb	r3, [r0, #0]
 8016ad4:	2b30      	cmp	r3, #48	; 0x30
 8016ad6:	d107      	bne.n	8016ae8 <__cvt+0x84>
 8016ad8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8016adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ae0:	bf1c      	itt	ne
 8016ae2:	f1c4 0401 	rsbne	r4, r4, #1
 8016ae6:	6034      	strne	r4, [r6, #0]
 8016ae8:	6833      	ldr	r3, [r6, #0]
 8016aea:	441a      	add	r2, r3
 8016aec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8016af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016af4:	bf08      	it	eq
 8016af6:	9203      	streq	r2, [sp, #12]
 8016af8:	2130      	movs	r1, #48	; 0x30
 8016afa:	9b03      	ldr	r3, [sp, #12]
 8016afc:	4293      	cmp	r3, r2
 8016afe:	d2dc      	bcs.n	8016aba <__cvt+0x56>
 8016b00:	1c5c      	adds	r4, r3, #1
 8016b02:	9403      	str	r4, [sp, #12]
 8016b04:	7019      	strb	r1, [r3, #0]
 8016b06:	e7f8      	b.n	8016afa <__cvt+0x96>

08016b08 <__exponent>:
 8016b08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016b0a:	4603      	mov	r3, r0
 8016b0c:	2900      	cmp	r1, #0
 8016b0e:	bfb8      	it	lt
 8016b10:	4249      	neglt	r1, r1
 8016b12:	f803 2b02 	strb.w	r2, [r3], #2
 8016b16:	bfb4      	ite	lt
 8016b18:	222d      	movlt	r2, #45	; 0x2d
 8016b1a:	222b      	movge	r2, #43	; 0x2b
 8016b1c:	2909      	cmp	r1, #9
 8016b1e:	7042      	strb	r2, [r0, #1]
 8016b20:	dd2a      	ble.n	8016b78 <__exponent+0x70>
 8016b22:	f10d 0407 	add.w	r4, sp, #7
 8016b26:	46a4      	mov	ip, r4
 8016b28:	270a      	movs	r7, #10
 8016b2a:	46a6      	mov	lr, r4
 8016b2c:	460a      	mov	r2, r1
 8016b2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8016b32:	fb07 1516 	mls	r5, r7, r6, r1
 8016b36:	3530      	adds	r5, #48	; 0x30
 8016b38:	2a63      	cmp	r2, #99	; 0x63
 8016b3a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8016b3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016b42:	4631      	mov	r1, r6
 8016b44:	dcf1      	bgt.n	8016b2a <__exponent+0x22>
 8016b46:	3130      	adds	r1, #48	; 0x30
 8016b48:	f1ae 0502 	sub.w	r5, lr, #2
 8016b4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016b50:	1c44      	adds	r4, r0, #1
 8016b52:	4629      	mov	r1, r5
 8016b54:	4561      	cmp	r1, ip
 8016b56:	d30a      	bcc.n	8016b6e <__exponent+0x66>
 8016b58:	f10d 0209 	add.w	r2, sp, #9
 8016b5c:	eba2 020e 	sub.w	r2, r2, lr
 8016b60:	4565      	cmp	r5, ip
 8016b62:	bf88      	it	hi
 8016b64:	2200      	movhi	r2, #0
 8016b66:	4413      	add	r3, r2
 8016b68:	1a18      	subs	r0, r3, r0
 8016b6a:	b003      	add	sp, #12
 8016b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016b6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016b72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8016b76:	e7ed      	b.n	8016b54 <__exponent+0x4c>
 8016b78:	2330      	movs	r3, #48	; 0x30
 8016b7a:	3130      	adds	r1, #48	; 0x30
 8016b7c:	7083      	strb	r3, [r0, #2]
 8016b7e:	70c1      	strb	r1, [r0, #3]
 8016b80:	1d03      	adds	r3, r0, #4
 8016b82:	e7f1      	b.n	8016b68 <__exponent+0x60>
 8016b84:	0000      	movs	r0, r0
	...

08016b88 <_printf_float>:
 8016b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b8c:	b08b      	sub	sp, #44	; 0x2c
 8016b8e:	460c      	mov	r4, r1
 8016b90:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8016b94:	4616      	mov	r6, r2
 8016b96:	461f      	mov	r7, r3
 8016b98:	4605      	mov	r5, r0
 8016b9a:	f001 fb53 	bl	8018244 <_localeconv_r>
 8016b9e:	f8d0 b000 	ldr.w	fp, [r0]
 8016ba2:	4658      	mov	r0, fp
 8016ba4:	f7e9 fb4c 	bl	8000240 <strlen>
 8016ba8:	2300      	movs	r3, #0
 8016baa:	9308      	str	r3, [sp, #32]
 8016bac:	f8d8 3000 	ldr.w	r3, [r8]
 8016bb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8016bb4:	6822      	ldr	r2, [r4, #0]
 8016bb6:	3307      	adds	r3, #7
 8016bb8:	f023 0307 	bic.w	r3, r3, #7
 8016bbc:	f103 0108 	add.w	r1, r3, #8
 8016bc0:	f8c8 1000 	str.w	r1, [r8]
 8016bc4:	4682      	mov	sl, r0
 8016bc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016bca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8016bce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8016e30 <_printf_float+0x2a8>
 8016bd2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8016bd6:	eeb0 6bc0 	vabs.f64	d6, d0
 8016bda:	eeb4 6b47 	vcmp.f64	d6, d7
 8016bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016be2:	dd24      	ble.n	8016c2e <_printf_float+0xa6>
 8016be4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8016be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016bec:	d502      	bpl.n	8016bf4 <_printf_float+0x6c>
 8016bee:	232d      	movs	r3, #45	; 0x2d
 8016bf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016bf4:	4b90      	ldr	r3, [pc, #576]	; (8016e38 <_printf_float+0x2b0>)
 8016bf6:	4891      	ldr	r0, [pc, #580]	; (8016e3c <_printf_float+0x2b4>)
 8016bf8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8016bfc:	bf94      	ite	ls
 8016bfe:	4698      	movls	r8, r3
 8016c00:	4680      	movhi	r8, r0
 8016c02:	2303      	movs	r3, #3
 8016c04:	6123      	str	r3, [r4, #16]
 8016c06:	f022 0204 	bic.w	r2, r2, #4
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	6022      	str	r2, [r4, #0]
 8016c0e:	9304      	str	r3, [sp, #16]
 8016c10:	9700      	str	r7, [sp, #0]
 8016c12:	4633      	mov	r3, r6
 8016c14:	aa09      	add	r2, sp, #36	; 0x24
 8016c16:	4621      	mov	r1, r4
 8016c18:	4628      	mov	r0, r5
 8016c1a:	f000 f9d3 	bl	8016fc4 <_printf_common>
 8016c1e:	3001      	adds	r0, #1
 8016c20:	f040 808a 	bne.w	8016d38 <_printf_float+0x1b0>
 8016c24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016c28:	b00b      	add	sp, #44	; 0x2c
 8016c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c2e:	eeb4 0b40 	vcmp.f64	d0, d0
 8016c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c36:	d709      	bvc.n	8016c4c <_printf_float+0xc4>
 8016c38:	ee10 3a90 	vmov	r3, s1
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	bfbc      	itt	lt
 8016c40:	232d      	movlt	r3, #45	; 0x2d
 8016c42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8016c46:	487e      	ldr	r0, [pc, #504]	; (8016e40 <_printf_float+0x2b8>)
 8016c48:	4b7e      	ldr	r3, [pc, #504]	; (8016e44 <_printf_float+0x2bc>)
 8016c4a:	e7d5      	b.n	8016bf8 <_printf_float+0x70>
 8016c4c:	6863      	ldr	r3, [r4, #4]
 8016c4e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8016c52:	9104      	str	r1, [sp, #16]
 8016c54:	1c59      	adds	r1, r3, #1
 8016c56:	d13c      	bne.n	8016cd2 <_printf_float+0x14a>
 8016c58:	2306      	movs	r3, #6
 8016c5a:	6063      	str	r3, [r4, #4]
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	9303      	str	r3, [sp, #12]
 8016c60:	ab08      	add	r3, sp, #32
 8016c62:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8016c66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016c6a:	ab07      	add	r3, sp, #28
 8016c6c:	6861      	ldr	r1, [r4, #4]
 8016c6e:	9300      	str	r3, [sp, #0]
 8016c70:	6022      	str	r2, [r4, #0]
 8016c72:	f10d 031b 	add.w	r3, sp, #27
 8016c76:	4628      	mov	r0, r5
 8016c78:	f7ff fef4 	bl	8016a64 <__cvt>
 8016c7c:	9b04      	ldr	r3, [sp, #16]
 8016c7e:	9907      	ldr	r1, [sp, #28]
 8016c80:	2b47      	cmp	r3, #71	; 0x47
 8016c82:	4680      	mov	r8, r0
 8016c84:	d108      	bne.n	8016c98 <_printf_float+0x110>
 8016c86:	1cc8      	adds	r0, r1, #3
 8016c88:	db02      	blt.n	8016c90 <_printf_float+0x108>
 8016c8a:	6863      	ldr	r3, [r4, #4]
 8016c8c:	4299      	cmp	r1, r3
 8016c8e:	dd41      	ble.n	8016d14 <_printf_float+0x18c>
 8016c90:	f1a9 0902 	sub.w	r9, r9, #2
 8016c94:	fa5f f989 	uxtb.w	r9, r9
 8016c98:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8016c9c:	d820      	bhi.n	8016ce0 <_printf_float+0x158>
 8016c9e:	3901      	subs	r1, #1
 8016ca0:	464a      	mov	r2, r9
 8016ca2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016ca6:	9107      	str	r1, [sp, #28]
 8016ca8:	f7ff ff2e 	bl	8016b08 <__exponent>
 8016cac:	9a08      	ldr	r2, [sp, #32]
 8016cae:	9004      	str	r0, [sp, #16]
 8016cb0:	1813      	adds	r3, r2, r0
 8016cb2:	2a01      	cmp	r2, #1
 8016cb4:	6123      	str	r3, [r4, #16]
 8016cb6:	dc02      	bgt.n	8016cbe <_printf_float+0x136>
 8016cb8:	6822      	ldr	r2, [r4, #0]
 8016cba:	07d2      	lsls	r2, r2, #31
 8016cbc:	d501      	bpl.n	8016cc2 <_printf_float+0x13a>
 8016cbe:	3301      	adds	r3, #1
 8016cc0:	6123      	str	r3, [r4, #16]
 8016cc2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d0a2      	beq.n	8016c10 <_printf_float+0x88>
 8016cca:	232d      	movs	r3, #45	; 0x2d
 8016ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016cd0:	e79e      	b.n	8016c10 <_printf_float+0x88>
 8016cd2:	9904      	ldr	r1, [sp, #16]
 8016cd4:	2947      	cmp	r1, #71	; 0x47
 8016cd6:	d1c1      	bne.n	8016c5c <_printf_float+0xd4>
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d1bf      	bne.n	8016c5c <_printf_float+0xd4>
 8016cdc:	2301      	movs	r3, #1
 8016cde:	e7bc      	b.n	8016c5a <_printf_float+0xd2>
 8016ce0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8016ce4:	d118      	bne.n	8016d18 <_printf_float+0x190>
 8016ce6:	2900      	cmp	r1, #0
 8016ce8:	6863      	ldr	r3, [r4, #4]
 8016cea:	dd0b      	ble.n	8016d04 <_printf_float+0x17c>
 8016cec:	6121      	str	r1, [r4, #16]
 8016cee:	b913      	cbnz	r3, 8016cf6 <_printf_float+0x16e>
 8016cf0:	6822      	ldr	r2, [r4, #0]
 8016cf2:	07d0      	lsls	r0, r2, #31
 8016cf4:	d502      	bpl.n	8016cfc <_printf_float+0x174>
 8016cf6:	3301      	adds	r3, #1
 8016cf8:	440b      	add	r3, r1
 8016cfa:	6123      	str	r3, [r4, #16]
 8016cfc:	2300      	movs	r3, #0
 8016cfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8016d00:	9304      	str	r3, [sp, #16]
 8016d02:	e7de      	b.n	8016cc2 <_printf_float+0x13a>
 8016d04:	b913      	cbnz	r3, 8016d0c <_printf_float+0x184>
 8016d06:	6822      	ldr	r2, [r4, #0]
 8016d08:	07d2      	lsls	r2, r2, #31
 8016d0a:	d501      	bpl.n	8016d10 <_printf_float+0x188>
 8016d0c:	3302      	adds	r3, #2
 8016d0e:	e7f4      	b.n	8016cfa <_printf_float+0x172>
 8016d10:	2301      	movs	r3, #1
 8016d12:	e7f2      	b.n	8016cfa <_printf_float+0x172>
 8016d14:	f04f 0967 	mov.w	r9, #103	; 0x67
 8016d18:	9b08      	ldr	r3, [sp, #32]
 8016d1a:	4299      	cmp	r1, r3
 8016d1c:	db05      	blt.n	8016d2a <_printf_float+0x1a2>
 8016d1e:	6823      	ldr	r3, [r4, #0]
 8016d20:	6121      	str	r1, [r4, #16]
 8016d22:	07d8      	lsls	r0, r3, #31
 8016d24:	d5ea      	bpl.n	8016cfc <_printf_float+0x174>
 8016d26:	1c4b      	adds	r3, r1, #1
 8016d28:	e7e7      	b.n	8016cfa <_printf_float+0x172>
 8016d2a:	2900      	cmp	r1, #0
 8016d2c:	bfd4      	ite	le
 8016d2e:	f1c1 0202 	rsble	r2, r1, #2
 8016d32:	2201      	movgt	r2, #1
 8016d34:	4413      	add	r3, r2
 8016d36:	e7e0      	b.n	8016cfa <_printf_float+0x172>
 8016d38:	6823      	ldr	r3, [r4, #0]
 8016d3a:	055a      	lsls	r2, r3, #21
 8016d3c:	d407      	bmi.n	8016d4e <_printf_float+0x1c6>
 8016d3e:	6923      	ldr	r3, [r4, #16]
 8016d40:	4642      	mov	r2, r8
 8016d42:	4631      	mov	r1, r6
 8016d44:	4628      	mov	r0, r5
 8016d46:	47b8      	blx	r7
 8016d48:	3001      	adds	r0, #1
 8016d4a:	d12a      	bne.n	8016da2 <_printf_float+0x21a>
 8016d4c:	e76a      	b.n	8016c24 <_printf_float+0x9c>
 8016d4e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8016d52:	f240 80e2 	bls.w	8016f1a <_printf_float+0x392>
 8016d56:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8016d5a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8016d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d62:	d133      	bne.n	8016dcc <_printf_float+0x244>
 8016d64:	4a38      	ldr	r2, [pc, #224]	; (8016e48 <_printf_float+0x2c0>)
 8016d66:	2301      	movs	r3, #1
 8016d68:	4631      	mov	r1, r6
 8016d6a:	4628      	mov	r0, r5
 8016d6c:	47b8      	blx	r7
 8016d6e:	3001      	adds	r0, #1
 8016d70:	f43f af58 	beq.w	8016c24 <_printf_float+0x9c>
 8016d74:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8016d78:	429a      	cmp	r2, r3
 8016d7a:	db02      	blt.n	8016d82 <_printf_float+0x1fa>
 8016d7c:	6823      	ldr	r3, [r4, #0]
 8016d7e:	07d8      	lsls	r0, r3, #31
 8016d80:	d50f      	bpl.n	8016da2 <_printf_float+0x21a>
 8016d82:	4653      	mov	r3, sl
 8016d84:	465a      	mov	r2, fp
 8016d86:	4631      	mov	r1, r6
 8016d88:	4628      	mov	r0, r5
 8016d8a:	47b8      	blx	r7
 8016d8c:	3001      	adds	r0, #1
 8016d8e:	f43f af49 	beq.w	8016c24 <_printf_float+0x9c>
 8016d92:	f04f 0800 	mov.w	r8, #0
 8016d96:	f104 091a 	add.w	r9, r4, #26
 8016d9a:	9b08      	ldr	r3, [sp, #32]
 8016d9c:	3b01      	subs	r3, #1
 8016d9e:	4543      	cmp	r3, r8
 8016da0:	dc09      	bgt.n	8016db6 <_printf_float+0x22e>
 8016da2:	6823      	ldr	r3, [r4, #0]
 8016da4:	079b      	lsls	r3, r3, #30
 8016da6:	f100 8108 	bmi.w	8016fba <_printf_float+0x432>
 8016daa:	68e0      	ldr	r0, [r4, #12]
 8016dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016dae:	4298      	cmp	r0, r3
 8016db0:	bfb8      	it	lt
 8016db2:	4618      	movlt	r0, r3
 8016db4:	e738      	b.n	8016c28 <_printf_float+0xa0>
 8016db6:	2301      	movs	r3, #1
 8016db8:	464a      	mov	r2, r9
 8016dba:	4631      	mov	r1, r6
 8016dbc:	4628      	mov	r0, r5
 8016dbe:	47b8      	blx	r7
 8016dc0:	3001      	adds	r0, #1
 8016dc2:	f43f af2f 	beq.w	8016c24 <_printf_float+0x9c>
 8016dc6:	f108 0801 	add.w	r8, r8, #1
 8016dca:	e7e6      	b.n	8016d9a <_printf_float+0x212>
 8016dcc:	9b07      	ldr	r3, [sp, #28]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	dc3c      	bgt.n	8016e4c <_printf_float+0x2c4>
 8016dd2:	4a1d      	ldr	r2, [pc, #116]	; (8016e48 <_printf_float+0x2c0>)
 8016dd4:	2301      	movs	r3, #1
 8016dd6:	4631      	mov	r1, r6
 8016dd8:	4628      	mov	r0, r5
 8016dda:	47b8      	blx	r7
 8016ddc:	3001      	adds	r0, #1
 8016dde:	f43f af21 	beq.w	8016c24 <_printf_float+0x9c>
 8016de2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8016de6:	4313      	orrs	r3, r2
 8016de8:	d102      	bne.n	8016df0 <_printf_float+0x268>
 8016dea:	6823      	ldr	r3, [r4, #0]
 8016dec:	07d9      	lsls	r1, r3, #31
 8016dee:	d5d8      	bpl.n	8016da2 <_printf_float+0x21a>
 8016df0:	4653      	mov	r3, sl
 8016df2:	465a      	mov	r2, fp
 8016df4:	4631      	mov	r1, r6
 8016df6:	4628      	mov	r0, r5
 8016df8:	47b8      	blx	r7
 8016dfa:	3001      	adds	r0, #1
 8016dfc:	f43f af12 	beq.w	8016c24 <_printf_float+0x9c>
 8016e00:	f04f 0900 	mov.w	r9, #0
 8016e04:	f104 0a1a 	add.w	sl, r4, #26
 8016e08:	9b07      	ldr	r3, [sp, #28]
 8016e0a:	425b      	negs	r3, r3
 8016e0c:	454b      	cmp	r3, r9
 8016e0e:	dc01      	bgt.n	8016e14 <_printf_float+0x28c>
 8016e10:	9b08      	ldr	r3, [sp, #32]
 8016e12:	e795      	b.n	8016d40 <_printf_float+0x1b8>
 8016e14:	2301      	movs	r3, #1
 8016e16:	4652      	mov	r2, sl
 8016e18:	4631      	mov	r1, r6
 8016e1a:	4628      	mov	r0, r5
 8016e1c:	47b8      	blx	r7
 8016e1e:	3001      	adds	r0, #1
 8016e20:	f43f af00 	beq.w	8016c24 <_printf_float+0x9c>
 8016e24:	f109 0901 	add.w	r9, r9, #1
 8016e28:	e7ee      	b.n	8016e08 <_printf_float+0x280>
 8016e2a:	bf00      	nop
 8016e2c:	f3af 8000 	nop.w
 8016e30:	ffffffff 	.word	0xffffffff
 8016e34:	7fefffff 	.word	0x7fefffff
 8016e38:	0801c8b4 	.word	0x0801c8b4
 8016e3c:	0801c8b8 	.word	0x0801c8b8
 8016e40:	0801c8c0 	.word	0x0801c8c0
 8016e44:	0801c8bc 	.word	0x0801c8bc
 8016e48:	0801c8c4 	.word	0x0801c8c4
 8016e4c:	9a08      	ldr	r2, [sp, #32]
 8016e4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016e50:	429a      	cmp	r2, r3
 8016e52:	bfa8      	it	ge
 8016e54:	461a      	movge	r2, r3
 8016e56:	2a00      	cmp	r2, #0
 8016e58:	4691      	mov	r9, r2
 8016e5a:	dc38      	bgt.n	8016ece <_printf_float+0x346>
 8016e5c:	2300      	movs	r3, #0
 8016e5e:	9305      	str	r3, [sp, #20]
 8016e60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e64:	f104 021a 	add.w	r2, r4, #26
 8016e68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016e6a:	9905      	ldr	r1, [sp, #20]
 8016e6c:	9304      	str	r3, [sp, #16]
 8016e6e:	eba3 0309 	sub.w	r3, r3, r9
 8016e72:	428b      	cmp	r3, r1
 8016e74:	dc33      	bgt.n	8016ede <_printf_float+0x356>
 8016e76:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	db3c      	blt.n	8016ef8 <_printf_float+0x370>
 8016e7e:	6823      	ldr	r3, [r4, #0]
 8016e80:	07da      	lsls	r2, r3, #31
 8016e82:	d439      	bmi.n	8016ef8 <_printf_float+0x370>
 8016e84:	9a08      	ldr	r2, [sp, #32]
 8016e86:	9b04      	ldr	r3, [sp, #16]
 8016e88:	9907      	ldr	r1, [sp, #28]
 8016e8a:	1ad3      	subs	r3, r2, r3
 8016e8c:	eba2 0901 	sub.w	r9, r2, r1
 8016e90:	4599      	cmp	r9, r3
 8016e92:	bfa8      	it	ge
 8016e94:	4699      	movge	r9, r3
 8016e96:	f1b9 0f00 	cmp.w	r9, #0
 8016e9a:	dc35      	bgt.n	8016f08 <_printf_float+0x380>
 8016e9c:	f04f 0800 	mov.w	r8, #0
 8016ea0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016ea4:	f104 0a1a 	add.w	sl, r4, #26
 8016ea8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8016eac:	1a9b      	subs	r3, r3, r2
 8016eae:	eba3 0309 	sub.w	r3, r3, r9
 8016eb2:	4543      	cmp	r3, r8
 8016eb4:	f77f af75 	ble.w	8016da2 <_printf_float+0x21a>
 8016eb8:	2301      	movs	r3, #1
 8016eba:	4652      	mov	r2, sl
 8016ebc:	4631      	mov	r1, r6
 8016ebe:	4628      	mov	r0, r5
 8016ec0:	47b8      	blx	r7
 8016ec2:	3001      	adds	r0, #1
 8016ec4:	f43f aeae 	beq.w	8016c24 <_printf_float+0x9c>
 8016ec8:	f108 0801 	add.w	r8, r8, #1
 8016ecc:	e7ec      	b.n	8016ea8 <_printf_float+0x320>
 8016ece:	4613      	mov	r3, r2
 8016ed0:	4631      	mov	r1, r6
 8016ed2:	4642      	mov	r2, r8
 8016ed4:	4628      	mov	r0, r5
 8016ed6:	47b8      	blx	r7
 8016ed8:	3001      	adds	r0, #1
 8016eda:	d1bf      	bne.n	8016e5c <_printf_float+0x2d4>
 8016edc:	e6a2      	b.n	8016c24 <_printf_float+0x9c>
 8016ede:	2301      	movs	r3, #1
 8016ee0:	4631      	mov	r1, r6
 8016ee2:	4628      	mov	r0, r5
 8016ee4:	9204      	str	r2, [sp, #16]
 8016ee6:	47b8      	blx	r7
 8016ee8:	3001      	adds	r0, #1
 8016eea:	f43f ae9b 	beq.w	8016c24 <_printf_float+0x9c>
 8016eee:	9b05      	ldr	r3, [sp, #20]
 8016ef0:	9a04      	ldr	r2, [sp, #16]
 8016ef2:	3301      	adds	r3, #1
 8016ef4:	9305      	str	r3, [sp, #20]
 8016ef6:	e7b7      	b.n	8016e68 <_printf_float+0x2e0>
 8016ef8:	4653      	mov	r3, sl
 8016efa:	465a      	mov	r2, fp
 8016efc:	4631      	mov	r1, r6
 8016efe:	4628      	mov	r0, r5
 8016f00:	47b8      	blx	r7
 8016f02:	3001      	adds	r0, #1
 8016f04:	d1be      	bne.n	8016e84 <_printf_float+0x2fc>
 8016f06:	e68d      	b.n	8016c24 <_printf_float+0x9c>
 8016f08:	9a04      	ldr	r2, [sp, #16]
 8016f0a:	464b      	mov	r3, r9
 8016f0c:	4442      	add	r2, r8
 8016f0e:	4631      	mov	r1, r6
 8016f10:	4628      	mov	r0, r5
 8016f12:	47b8      	blx	r7
 8016f14:	3001      	adds	r0, #1
 8016f16:	d1c1      	bne.n	8016e9c <_printf_float+0x314>
 8016f18:	e684      	b.n	8016c24 <_printf_float+0x9c>
 8016f1a:	9a08      	ldr	r2, [sp, #32]
 8016f1c:	2a01      	cmp	r2, #1
 8016f1e:	dc01      	bgt.n	8016f24 <_printf_float+0x39c>
 8016f20:	07db      	lsls	r3, r3, #31
 8016f22:	d537      	bpl.n	8016f94 <_printf_float+0x40c>
 8016f24:	2301      	movs	r3, #1
 8016f26:	4642      	mov	r2, r8
 8016f28:	4631      	mov	r1, r6
 8016f2a:	4628      	mov	r0, r5
 8016f2c:	47b8      	blx	r7
 8016f2e:	3001      	adds	r0, #1
 8016f30:	f43f ae78 	beq.w	8016c24 <_printf_float+0x9c>
 8016f34:	4653      	mov	r3, sl
 8016f36:	465a      	mov	r2, fp
 8016f38:	4631      	mov	r1, r6
 8016f3a:	4628      	mov	r0, r5
 8016f3c:	47b8      	blx	r7
 8016f3e:	3001      	adds	r0, #1
 8016f40:	f43f ae70 	beq.w	8016c24 <_printf_float+0x9c>
 8016f44:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8016f48:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8016f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f50:	d01b      	beq.n	8016f8a <_printf_float+0x402>
 8016f52:	9b08      	ldr	r3, [sp, #32]
 8016f54:	f108 0201 	add.w	r2, r8, #1
 8016f58:	3b01      	subs	r3, #1
 8016f5a:	4631      	mov	r1, r6
 8016f5c:	4628      	mov	r0, r5
 8016f5e:	47b8      	blx	r7
 8016f60:	3001      	adds	r0, #1
 8016f62:	d10e      	bne.n	8016f82 <_printf_float+0x3fa>
 8016f64:	e65e      	b.n	8016c24 <_printf_float+0x9c>
 8016f66:	2301      	movs	r3, #1
 8016f68:	464a      	mov	r2, r9
 8016f6a:	4631      	mov	r1, r6
 8016f6c:	4628      	mov	r0, r5
 8016f6e:	47b8      	blx	r7
 8016f70:	3001      	adds	r0, #1
 8016f72:	f43f ae57 	beq.w	8016c24 <_printf_float+0x9c>
 8016f76:	f108 0801 	add.w	r8, r8, #1
 8016f7a:	9b08      	ldr	r3, [sp, #32]
 8016f7c:	3b01      	subs	r3, #1
 8016f7e:	4543      	cmp	r3, r8
 8016f80:	dcf1      	bgt.n	8016f66 <_printf_float+0x3de>
 8016f82:	9b04      	ldr	r3, [sp, #16]
 8016f84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016f88:	e6db      	b.n	8016d42 <_printf_float+0x1ba>
 8016f8a:	f04f 0800 	mov.w	r8, #0
 8016f8e:	f104 091a 	add.w	r9, r4, #26
 8016f92:	e7f2      	b.n	8016f7a <_printf_float+0x3f2>
 8016f94:	2301      	movs	r3, #1
 8016f96:	4642      	mov	r2, r8
 8016f98:	e7df      	b.n	8016f5a <_printf_float+0x3d2>
 8016f9a:	2301      	movs	r3, #1
 8016f9c:	464a      	mov	r2, r9
 8016f9e:	4631      	mov	r1, r6
 8016fa0:	4628      	mov	r0, r5
 8016fa2:	47b8      	blx	r7
 8016fa4:	3001      	adds	r0, #1
 8016fa6:	f43f ae3d 	beq.w	8016c24 <_printf_float+0x9c>
 8016faa:	f108 0801 	add.w	r8, r8, #1
 8016fae:	68e3      	ldr	r3, [r4, #12]
 8016fb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016fb2:	1a5b      	subs	r3, r3, r1
 8016fb4:	4543      	cmp	r3, r8
 8016fb6:	dcf0      	bgt.n	8016f9a <_printf_float+0x412>
 8016fb8:	e6f7      	b.n	8016daa <_printf_float+0x222>
 8016fba:	f04f 0800 	mov.w	r8, #0
 8016fbe:	f104 0919 	add.w	r9, r4, #25
 8016fc2:	e7f4      	b.n	8016fae <_printf_float+0x426>

08016fc4 <_printf_common>:
 8016fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fc8:	4616      	mov	r6, r2
 8016fca:	4699      	mov	r9, r3
 8016fcc:	688a      	ldr	r2, [r1, #8]
 8016fce:	690b      	ldr	r3, [r1, #16]
 8016fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016fd4:	4293      	cmp	r3, r2
 8016fd6:	bfb8      	it	lt
 8016fd8:	4613      	movlt	r3, r2
 8016fda:	6033      	str	r3, [r6, #0]
 8016fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016fe0:	4607      	mov	r7, r0
 8016fe2:	460c      	mov	r4, r1
 8016fe4:	b10a      	cbz	r2, 8016fea <_printf_common+0x26>
 8016fe6:	3301      	adds	r3, #1
 8016fe8:	6033      	str	r3, [r6, #0]
 8016fea:	6823      	ldr	r3, [r4, #0]
 8016fec:	0699      	lsls	r1, r3, #26
 8016fee:	bf42      	ittt	mi
 8016ff0:	6833      	ldrmi	r3, [r6, #0]
 8016ff2:	3302      	addmi	r3, #2
 8016ff4:	6033      	strmi	r3, [r6, #0]
 8016ff6:	6825      	ldr	r5, [r4, #0]
 8016ff8:	f015 0506 	ands.w	r5, r5, #6
 8016ffc:	d106      	bne.n	801700c <_printf_common+0x48>
 8016ffe:	f104 0a19 	add.w	sl, r4, #25
 8017002:	68e3      	ldr	r3, [r4, #12]
 8017004:	6832      	ldr	r2, [r6, #0]
 8017006:	1a9b      	subs	r3, r3, r2
 8017008:	42ab      	cmp	r3, r5
 801700a:	dc26      	bgt.n	801705a <_printf_common+0x96>
 801700c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017010:	1e13      	subs	r3, r2, #0
 8017012:	6822      	ldr	r2, [r4, #0]
 8017014:	bf18      	it	ne
 8017016:	2301      	movne	r3, #1
 8017018:	0692      	lsls	r2, r2, #26
 801701a:	d42b      	bmi.n	8017074 <_printf_common+0xb0>
 801701c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017020:	4649      	mov	r1, r9
 8017022:	4638      	mov	r0, r7
 8017024:	47c0      	blx	r8
 8017026:	3001      	adds	r0, #1
 8017028:	d01e      	beq.n	8017068 <_printf_common+0xa4>
 801702a:	6823      	ldr	r3, [r4, #0]
 801702c:	68e5      	ldr	r5, [r4, #12]
 801702e:	6832      	ldr	r2, [r6, #0]
 8017030:	f003 0306 	and.w	r3, r3, #6
 8017034:	2b04      	cmp	r3, #4
 8017036:	bf08      	it	eq
 8017038:	1aad      	subeq	r5, r5, r2
 801703a:	68a3      	ldr	r3, [r4, #8]
 801703c:	6922      	ldr	r2, [r4, #16]
 801703e:	bf0c      	ite	eq
 8017040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017044:	2500      	movne	r5, #0
 8017046:	4293      	cmp	r3, r2
 8017048:	bfc4      	itt	gt
 801704a:	1a9b      	subgt	r3, r3, r2
 801704c:	18ed      	addgt	r5, r5, r3
 801704e:	2600      	movs	r6, #0
 8017050:	341a      	adds	r4, #26
 8017052:	42b5      	cmp	r5, r6
 8017054:	d11a      	bne.n	801708c <_printf_common+0xc8>
 8017056:	2000      	movs	r0, #0
 8017058:	e008      	b.n	801706c <_printf_common+0xa8>
 801705a:	2301      	movs	r3, #1
 801705c:	4652      	mov	r2, sl
 801705e:	4649      	mov	r1, r9
 8017060:	4638      	mov	r0, r7
 8017062:	47c0      	blx	r8
 8017064:	3001      	adds	r0, #1
 8017066:	d103      	bne.n	8017070 <_printf_common+0xac>
 8017068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801706c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017070:	3501      	adds	r5, #1
 8017072:	e7c6      	b.n	8017002 <_printf_common+0x3e>
 8017074:	18e1      	adds	r1, r4, r3
 8017076:	1c5a      	adds	r2, r3, #1
 8017078:	2030      	movs	r0, #48	; 0x30
 801707a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801707e:	4422      	add	r2, r4
 8017080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017088:	3302      	adds	r3, #2
 801708a:	e7c7      	b.n	801701c <_printf_common+0x58>
 801708c:	2301      	movs	r3, #1
 801708e:	4622      	mov	r2, r4
 8017090:	4649      	mov	r1, r9
 8017092:	4638      	mov	r0, r7
 8017094:	47c0      	blx	r8
 8017096:	3001      	adds	r0, #1
 8017098:	d0e6      	beq.n	8017068 <_printf_common+0xa4>
 801709a:	3601      	adds	r6, #1
 801709c:	e7d9      	b.n	8017052 <_printf_common+0x8e>
	...

080170a0 <_printf_i>:
 80170a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80170a4:	460c      	mov	r4, r1
 80170a6:	4691      	mov	r9, r2
 80170a8:	7e27      	ldrb	r7, [r4, #24]
 80170aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80170ac:	2f78      	cmp	r7, #120	; 0x78
 80170ae:	4680      	mov	r8, r0
 80170b0:	469a      	mov	sl, r3
 80170b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80170b6:	d807      	bhi.n	80170c8 <_printf_i+0x28>
 80170b8:	2f62      	cmp	r7, #98	; 0x62
 80170ba:	d80a      	bhi.n	80170d2 <_printf_i+0x32>
 80170bc:	2f00      	cmp	r7, #0
 80170be:	f000 80d8 	beq.w	8017272 <_printf_i+0x1d2>
 80170c2:	2f58      	cmp	r7, #88	; 0x58
 80170c4:	f000 80a3 	beq.w	801720e <_printf_i+0x16e>
 80170c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80170cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80170d0:	e03a      	b.n	8017148 <_printf_i+0xa8>
 80170d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80170d6:	2b15      	cmp	r3, #21
 80170d8:	d8f6      	bhi.n	80170c8 <_printf_i+0x28>
 80170da:	a001      	add	r0, pc, #4	; (adr r0, 80170e0 <_printf_i+0x40>)
 80170dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80170e0:	08017139 	.word	0x08017139
 80170e4:	0801714d 	.word	0x0801714d
 80170e8:	080170c9 	.word	0x080170c9
 80170ec:	080170c9 	.word	0x080170c9
 80170f0:	080170c9 	.word	0x080170c9
 80170f4:	080170c9 	.word	0x080170c9
 80170f8:	0801714d 	.word	0x0801714d
 80170fc:	080170c9 	.word	0x080170c9
 8017100:	080170c9 	.word	0x080170c9
 8017104:	080170c9 	.word	0x080170c9
 8017108:	080170c9 	.word	0x080170c9
 801710c:	08017259 	.word	0x08017259
 8017110:	0801717d 	.word	0x0801717d
 8017114:	0801723b 	.word	0x0801723b
 8017118:	080170c9 	.word	0x080170c9
 801711c:	080170c9 	.word	0x080170c9
 8017120:	0801727b 	.word	0x0801727b
 8017124:	080170c9 	.word	0x080170c9
 8017128:	0801717d 	.word	0x0801717d
 801712c:	080170c9 	.word	0x080170c9
 8017130:	080170c9 	.word	0x080170c9
 8017134:	08017243 	.word	0x08017243
 8017138:	680b      	ldr	r3, [r1, #0]
 801713a:	1d1a      	adds	r2, r3, #4
 801713c:	681b      	ldr	r3, [r3, #0]
 801713e:	600a      	str	r2, [r1, #0]
 8017140:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8017144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017148:	2301      	movs	r3, #1
 801714a:	e0a3      	b.n	8017294 <_printf_i+0x1f4>
 801714c:	6825      	ldr	r5, [r4, #0]
 801714e:	6808      	ldr	r0, [r1, #0]
 8017150:	062e      	lsls	r6, r5, #24
 8017152:	f100 0304 	add.w	r3, r0, #4
 8017156:	d50a      	bpl.n	801716e <_printf_i+0xce>
 8017158:	6805      	ldr	r5, [r0, #0]
 801715a:	600b      	str	r3, [r1, #0]
 801715c:	2d00      	cmp	r5, #0
 801715e:	da03      	bge.n	8017168 <_printf_i+0xc8>
 8017160:	232d      	movs	r3, #45	; 0x2d
 8017162:	426d      	negs	r5, r5
 8017164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017168:	485e      	ldr	r0, [pc, #376]	; (80172e4 <_printf_i+0x244>)
 801716a:	230a      	movs	r3, #10
 801716c:	e019      	b.n	80171a2 <_printf_i+0x102>
 801716e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8017172:	6805      	ldr	r5, [r0, #0]
 8017174:	600b      	str	r3, [r1, #0]
 8017176:	bf18      	it	ne
 8017178:	b22d      	sxthne	r5, r5
 801717a:	e7ef      	b.n	801715c <_printf_i+0xbc>
 801717c:	680b      	ldr	r3, [r1, #0]
 801717e:	6825      	ldr	r5, [r4, #0]
 8017180:	1d18      	adds	r0, r3, #4
 8017182:	6008      	str	r0, [r1, #0]
 8017184:	0628      	lsls	r0, r5, #24
 8017186:	d501      	bpl.n	801718c <_printf_i+0xec>
 8017188:	681d      	ldr	r5, [r3, #0]
 801718a:	e002      	b.n	8017192 <_printf_i+0xf2>
 801718c:	0669      	lsls	r1, r5, #25
 801718e:	d5fb      	bpl.n	8017188 <_printf_i+0xe8>
 8017190:	881d      	ldrh	r5, [r3, #0]
 8017192:	4854      	ldr	r0, [pc, #336]	; (80172e4 <_printf_i+0x244>)
 8017194:	2f6f      	cmp	r7, #111	; 0x6f
 8017196:	bf0c      	ite	eq
 8017198:	2308      	moveq	r3, #8
 801719a:	230a      	movne	r3, #10
 801719c:	2100      	movs	r1, #0
 801719e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80171a2:	6866      	ldr	r6, [r4, #4]
 80171a4:	60a6      	str	r6, [r4, #8]
 80171a6:	2e00      	cmp	r6, #0
 80171a8:	bfa2      	ittt	ge
 80171aa:	6821      	ldrge	r1, [r4, #0]
 80171ac:	f021 0104 	bicge.w	r1, r1, #4
 80171b0:	6021      	strge	r1, [r4, #0]
 80171b2:	b90d      	cbnz	r5, 80171b8 <_printf_i+0x118>
 80171b4:	2e00      	cmp	r6, #0
 80171b6:	d04d      	beq.n	8017254 <_printf_i+0x1b4>
 80171b8:	4616      	mov	r6, r2
 80171ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80171be:	fb03 5711 	mls	r7, r3, r1, r5
 80171c2:	5dc7      	ldrb	r7, [r0, r7]
 80171c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80171c8:	462f      	mov	r7, r5
 80171ca:	42bb      	cmp	r3, r7
 80171cc:	460d      	mov	r5, r1
 80171ce:	d9f4      	bls.n	80171ba <_printf_i+0x11a>
 80171d0:	2b08      	cmp	r3, #8
 80171d2:	d10b      	bne.n	80171ec <_printf_i+0x14c>
 80171d4:	6823      	ldr	r3, [r4, #0]
 80171d6:	07df      	lsls	r7, r3, #31
 80171d8:	d508      	bpl.n	80171ec <_printf_i+0x14c>
 80171da:	6923      	ldr	r3, [r4, #16]
 80171dc:	6861      	ldr	r1, [r4, #4]
 80171de:	4299      	cmp	r1, r3
 80171e0:	bfde      	ittt	le
 80171e2:	2330      	movle	r3, #48	; 0x30
 80171e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80171e8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80171ec:	1b92      	subs	r2, r2, r6
 80171ee:	6122      	str	r2, [r4, #16]
 80171f0:	f8cd a000 	str.w	sl, [sp]
 80171f4:	464b      	mov	r3, r9
 80171f6:	aa03      	add	r2, sp, #12
 80171f8:	4621      	mov	r1, r4
 80171fa:	4640      	mov	r0, r8
 80171fc:	f7ff fee2 	bl	8016fc4 <_printf_common>
 8017200:	3001      	adds	r0, #1
 8017202:	d14c      	bne.n	801729e <_printf_i+0x1fe>
 8017204:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017208:	b004      	add	sp, #16
 801720a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801720e:	4835      	ldr	r0, [pc, #212]	; (80172e4 <_printf_i+0x244>)
 8017210:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017214:	6823      	ldr	r3, [r4, #0]
 8017216:	680e      	ldr	r6, [r1, #0]
 8017218:	061f      	lsls	r7, r3, #24
 801721a:	f856 5b04 	ldr.w	r5, [r6], #4
 801721e:	600e      	str	r6, [r1, #0]
 8017220:	d514      	bpl.n	801724c <_printf_i+0x1ac>
 8017222:	07d9      	lsls	r1, r3, #31
 8017224:	bf44      	itt	mi
 8017226:	f043 0320 	orrmi.w	r3, r3, #32
 801722a:	6023      	strmi	r3, [r4, #0]
 801722c:	b91d      	cbnz	r5, 8017236 <_printf_i+0x196>
 801722e:	6823      	ldr	r3, [r4, #0]
 8017230:	f023 0320 	bic.w	r3, r3, #32
 8017234:	6023      	str	r3, [r4, #0]
 8017236:	2310      	movs	r3, #16
 8017238:	e7b0      	b.n	801719c <_printf_i+0xfc>
 801723a:	6823      	ldr	r3, [r4, #0]
 801723c:	f043 0320 	orr.w	r3, r3, #32
 8017240:	6023      	str	r3, [r4, #0]
 8017242:	2378      	movs	r3, #120	; 0x78
 8017244:	4828      	ldr	r0, [pc, #160]	; (80172e8 <_printf_i+0x248>)
 8017246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801724a:	e7e3      	b.n	8017214 <_printf_i+0x174>
 801724c:	065e      	lsls	r6, r3, #25
 801724e:	bf48      	it	mi
 8017250:	b2ad      	uxthmi	r5, r5
 8017252:	e7e6      	b.n	8017222 <_printf_i+0x182>
 8017254:	4616      	mov	r6, r2
 8017256:	e7bb      	b.n	80171d0 <_printf_i+0x130>
 8017258:	680b      	ldr	r3, [r1, #0]
 801725a:	6826      	ldr	r6, [r4, #0]
 801725c:	6960      	ldr	r0, [r4, #20]
 801725e:	1d1d      	adds	r5, r3, #4
 8017260:	600d      	str	r5, [r1, #0]
 8017262:	0635      	lsls	r5, r6, #24
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	d501      	bpl.n	801726c <_printf_i+0x1cc>
 8017268:	6018      	str	r0, [r3, #0]
 801726a:	e002      	b.n	8017272 <_printf_i+0x1d2>
 801726c:	0671      	lsls	r1, r6, #25
 801726e:	d5fb      	bpl.n	8017268 <_printf_i+0x1c8>
 8017270:	8018      	strh	r0, [r3, #0]
 8017272:	2300      	movs	r3, #0
 8017274:	6123      	str	r3, [r4, #16]
 8017276:	4616      	mov	r6, r2
 8017278:	e7ba      	b.n	80171f0 <_printf_i+0x150>
 801727a:	680b      	ldr	r3, [r1, #0]
 801727c:	1d1a      	adds	r2, r3, #4
 801727e:	600a      	str	r2, [r1, #0]
 8017280:	681e      	ldr	r6, [r3, #0]
 8017282:	6862      	ldr	r2, [r4, #4]
 8017284:	2100      	movs	r1, #0
 8017286:	4630      	mov	r0, r6
 8017288:	f7e8 ffe2 	bl	8000250 <memchr>
 801728c:	b108      	cbz	r0, 8017292 <_printf_i+0x1f2>
 801728e:	1b80      	subs	r0, r0, r6
 8017290:	6060      	str	r0, [r4, #4]
 8017292:	6863      	ldr	r3, [r4, #4]
 8017294:	6123      	str	r3, [r4, #16]
 8017296:	2300      	movs	r3, #0
 8017298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801729c:	e7a8      	b.n	80171f0 <_printf_i+0x150>
 801729e:	6923      	ldr	r3, [r4, #16]
 80172a0:	4632      	mov	r2, r6
 80172a2:	4649      	mov	r1, r9
 80172a4:	4640      	mov	r0, r8
 80172a6:	47d0      	blx	sl
 80172a8:	3001      	adds	r0, #1
 80172aa:	d0ab      	beq.n	8017204 <_printf_i+0x164>
 80172ac:	6823      	ldr	r3, [r4, #0]
 80172ae:	079b      	lsls	r3, r3, #30
 80172b0:	d413      	bmi.n	80172da <_printf_i+0x23a>
 80172b2:	68e0      	ldr	r0, [r4, #12]
 80172b4:	9b03      	ldr	r3, [sp, #12]
 80172b6:	4298      	cmp	r0, r3
 80172b8:	bfb8      	it	lt
 80172ba:	4618      	movlt	r0, r3
 80172bc:	e7a4      	b.n	8017208 <_printf_i+0x168>
 80172be:	2301      	movs	r3, #1
 80172c0:	4632      	mov	r2, r6
 80172c2:	4649      	mov	r1, r9
 80172c4:	4640      	mov	r0, r8
 80172c6:	47d0      	blx	sl
 80172c8:	3001      	adds	r0, #1
 80172ca:	d09b      	beq.n	8017204 <_printf_i+0x164>
 80172cc:	3501      	adds	r5, #1
 80172ce:	68e3      	ldr	r3, [r4, #12]
 80172d0:	9903      	ldr	r1, [sp, #12]
 80172d2:	1a5b      	subs	r3, r3, r1
 80172d4:	42ab      	cmp	r3, r5
 80172d6:	dcf2      	bgt.n	80172be <_printf_i+0x21e>
 80172d8:	e7eb      	b.n	80172b2 <_printf_i+0x212>
 80172da:	2500      	movs	r5, #0
 80172dc:	f104 0619 	add.w	r6, r4, #25
 80172e0:	e7f5      	b.n	80172ce <_printf_i+0x22e>
 80172e2:	bf00      	nop
 80172e4:	0801c8c6 	.word	0x0801c8c6
 80172e8:	0801c8d7 	.word	0x0801c8d7

080172ec <iprintf>:
 80172ec:	b40f      	push	{r0, r1, r2, r3}
 80172ee:	4b0a      	ldr	r3, [pc, #40]	; (8017318 <iprintf+0x2c>)
 80172f0:	b513      	push	{r0, r1, r4, lr}
 80172f2:	681c      	ldr	r4, [r3, #0]
 80172f4:	b124      	cbz	r4, 8017300 <iprintf+0x14>
 80172f6:	69a3      	ldr	r3, [r4, #24]
 80172f8:	b913      	cbnz	r3, 8017300 <iprintf+0x14>
 80172fa:	4620      	mov	r0, r4
 80172fc:	f000 fef2 	bl	80180e4 <__sinit>
 8017300:	ab05      	add	r3, sp, #20
 8017302:	9a04      	ldr	r2, [sp, #16]
 8017304:	68a1      	ldr	r1, [r4, #8]
 8017306:	9301      	str	r3, [sp, #4]
 8017308:	4620      	mov	r0, r4
 801730a:	f001 fd69 	bl	8018de0 <_vfiprintf_r>
 801730e:	b002      	add	sp, #8
 8017310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017314:	b004      	add	sp, #16
 8017316:	4770      	bx	lr
 8017318:	20000020 	.word	0x20000020

0801731c <rand>:
 801731c:	4b17      	ldr	r3, [pc, #92]	; (801737c <rand+0x60>)
 801731e:	b510      	push	{r4, lr}
 8017320:	681c      	ldr	r4, [r3, #0]
 8017322:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017324:	b9b3      	cbnz	r3, 8017354 <rand+0x38>
 8017326:	2018      	movs	r0, #24
 8017328:	f000 ff94 	bl	8018254 <malloc>
 801732c:	63a0      	str	r0, [r4, #56]	; 0x38
 801732e:	b928      	cbnz	r0, 801733c <rand+0x20>
 8017330:	4602      	mov	r2, r0
 8017332:	4b13      	ldr	r3, [pc, #76]	; (8017380 <rand+0x64>)
 8017334:	4813      	ldr	r0, [pc, #76]	; (8017384 <rand+0x68>)
 8017336:	214e      	movs	r1, #78	; 0x4e
 8017338:	f000 f850 	bl	80173dc <__assert_func>
 801733c:	4a12      	ldr	r2, [pc, #72]	; (8017388 <rand+0x6c>)
 801733e:	4b13      	ldr	r3, [pc, #76]	; (801738c <rand+0x70>)
 8017340:	e9c0 2300 	strd	r2, r3, [r0]
 8017344:	4b12      	ldr	r3, [pc, #72]	; (8017390 <rand+0x74>)
 8017346:	6083      	str	r3, [r0, #8]
 8017348:	230b      	movs	r3, #11
 801734a:	8183      	strh	r3, [r0, #12]
 801734c:	2201      	movs	r2, #1
 801734e:	2300      	movs	r3, #0
 8017350:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8017354:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8017356:	480f      	ldr	r0, [pc, #60]	; (8017394 <rand+0x78>)
 8017358:	690a      	ldr	r2, [r1, #16]
 801735a:	694b      	ldr	r3, [r1, #20]
 801735c:	4c0e      	ldr	r4, [pc, #56]	; (8017398 <rand+0x7c>)
 801735e:	4350      	muls	r0, r2
 8017360:	fb04 0003 	mla	r0, r4, r3, r0
 8017364:	fba2 3404 	umull	r3, r4, r2, r4
 8017368:	1c5a      	adds	r2, r3, #1
 801736a:	4404      	add	r4, r0
 801736c:	f144 0000 	adc.w	r0, r4, #0
 8017370:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8017374:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8017378:	bd10      	pop	{r4, pc}
 801737a:	bf00      	nop
 801737c:	20000020 	.word	0x20000020
 8017380:	0801c8e8 	.word	0x0801c8e8
 8017384:	0801c8ff 	.word	0x0801c8ff
 8017388:	abcd330e 	.word	0xabcd330e
 801738c:	e66d1234 	.word	0xe66d1234
 8017390:	0005deec 	.word	0x0005deec
 8017394:	5851f42d 	.word	0x5851f42d
 8017398:	4c957f2d 	.word	0x4c957f2d

0801739c <siprintf>:
 801739c:	b40e      	push	{r1, r2, r3}
 801739e:	b500      	push	{lr}
 80173a0:	b09c      	sub	sp, #112	; 0x70
 80173a2:	ab1d      	add	r3, sp, #116	; 0x74
 80173a4:	9002      	str	r0, [sp, #8]
 80173a6:	9006      	str	r0, [sp, #24]
 80173a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80173ac:	4809      	ldr	r0, [pc, #36]	; (80173d4 <siprintf+0x38>)
 80173ae:	9107      	str	r1, [sp, #28]
 80173b0:	9104      	str	r1, [sp, #16]
 80173b2:	4909      	ldr	r1, [pc, #36]	; (80173d8 <siprintf+0x3c>)
 80173b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80173b8:	9105      	str	r1, [sp, #20]
 80173ba:	6800      	ldr	r0, [r0, #0]
 80173bc:	9301      	str	r3, [sp, #4]
 80173be:	a902      	add	r1, sp, #8
 80173c0:	f001 fbe4 	bl	8018b8c <_svfiprintf_r>
 80173c4:	9b02      	ldr	r3, [sp, #8]
 80173c6:	2200      	movs	r2, #0
 80173c8:	701a      	strb	r2, [r3, #0]
 80173ca:	b01c      	add	sp, #112	; 0x70
 80173cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80173d0:	b003      	add	sp, #12
 80173d2:	4770      	bx	lr
 80173d4:	20000020 	.word	0x20000020
 80173d8:	ffff0208 	.word	0xffff0208

080173dc <__assert_func>:
 80173dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80173de:	4614      	mov	r4, r2
 80173e0:	461a      	mov	r2, r3
 80173e2:	4b09      	ldr	r3, [pc, #36]	; (8017408 <__assert_func+0x2c>)
 80173e4:	681b      	ldr	r3, [r3, #0]
 80173e6:	4605      	mov	r5, r0
 80173e8:	68d8      	ldr	r0, [r3, #12]
 80173ea:	b14c      	cbz	r4, 8017400 <__assert_func+0x24>
 80173ec:	4b07      	ldr	r3, [pc, #28]	; (801740c <__assert_func+0x30>)
 80173ee:	9100      	str	r1, [sp, #0]
 80173f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80173f4:	4906      	ldr	r1, [pc, #24]	; (8017410 <__assert_func+0x34>)
 80173f6:	462b      	mov	r3, r5
 80173f8:	f000 fef2 	bl	80181e0 <fiprintf>
 80173fc:	f001 ff46 	bl	801928c <abort>
 8017400:	4b04      	ldr	r3, [pc, #16]	; (8017414 <__assert_func+0x38>)
 8017402:	461c      	mov	r4, r3
 8017404:	e7f3      	b.n	80173ee <__assert_func+0x12>
 8017406:	bf00      	nop
 8017408:	20000020 	.word	0x20000020
 801740c:	0801c95e 	.word	0x0801c95e
 8017410:	0801c96b 	.word	0x0801c96b
 8017414:	0801c999 	.word	0x0801c999

08017418 <quorem>:
 8017418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801741c:	6903      	ldr	r3, [r0, #16]
 801741e:	690c      	ldr	r4, [r1, #16]
 8017420:	42a3      	cmp	r3, r4
 8017422:	4607      	mov	r7, r0
 8017424:	f2c0 8081 	blt.w	801752a <quorem+0x112>
 8017428:	3c01      	subs	r4, #1
 801742a:	f101 0814 	add.w	r8, r1, #20
 801742e:	f100 0514 	add.w	r5, r0, #20
 8017432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017436:	9301      	str	r3, [sp, #4]
 8017438:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801743c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017440:	3301      	adds	r3, #1
 8017442:	429a      	cmp	r2, r3
 8017444:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017448:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801744c:	fbb2 f6f3 	udiv	r6, r2, r3
 8017450:	d331      	bcc.n	80174b6 <quorem+0x9e>
 8017452:	f04f 0e00 	mov.w	lr, #0
 8017456:	4640      	mov	r0, r8
 8017458:	46ac      	mov	ip, r5
 801745a:	46f2      	mov	sl, lr
 801745c:	f850 2b04 	ldr.w	r2, [r0], #4
 8017460:	b293      	uxth	r3, r2
 8017462:	fb06 e303 	mla	r3, r6, r3, lr
 8017466:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801746a:	b29b      	uxth	r3, r3
 801746c:	ebaa 0303 	sub.w	r3, sl, r3
 8017470:	0c12      	lsrs	r2, r2, #16
 8017472:	f8dc a000 	ldr.w	sl, [ip]
 8017476:	fb06 e202 	mla	r2, r6, r2, lr
 801747a:	fa13 f38a 	uxtah	r3, r3, sl
 801747e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017482:	fa1f fa82 	uxth.w	sl, r2
 8017486:	f8dc 2000 	ldr.w	r2, [ip]
 801748a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801748e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017492:	b29b      	uxth	r3, r3
 8017494:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017498:	4581      	cmp	r9, r0
 801749a:	f84c 3b04 	str.w	r3, [ip], #4
 801749e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80174a2:	d2db      	bcs.n	801745c <quorem+0x44>
 80174a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80174a8:	b92b      	cbnz	r3, 80174b6 <quorem+0x9e>
 80174aa:	9b01      	ldr	r3, [sp, #4]
 80174ac:	3b04      	subs	r3, #4
 80174ae:	429d      	cmp	r5, r3
 80174b0:	461a      	mov	r2, r3
 80174b2:	d32e      	bcc.n	8017512 <quorem+0xfa>
 80174b4:	613c      	str	r4, [r7, #16]
 80174b6:	4638      	mov	r0, r7
 80174b8:	f001 f952 	bl	8018760 <__mcmp>
 80174bc:	2800      	cmp	r0, #0
 80174be:	db24      	blt.n	801750a <quorem+0xf2>
 80174c0:	3601      	adds	r6, #1
 80174c2:	4628      	mov	r0, r5
 80174c4:	f04f 0c00 	mov.w	ip, #0
 80174c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80174cc:	f8d0 e000 	ldr.w	lr, [r0]
 80174d0:	b293      	uxth	r3, r2
 80174d2:	ebac 0303 	sub.w	r3, ip, r3
 80174d6:	0c12      	lsrs	r2, r2, #16
 80174d8:	fa13 f38e 	uxtah	r3, r3, lr
 80174dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80174e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80174e4:	b29b      	uxth	r3, r3
 80174e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80174ea:	45c1      	cmp	r9, r8
 80174ec:	f840 3b04 	str.w	r3, [r0], #4
 80174f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80174f4:	d2e8      	bcs.n	80174c8 <quorem+0xb0>
 80174f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80174fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80174fe:	b922      	cbnz	r2, 801750a <quorem+0xf2>
 8017500:	3b04      	subs	r3, #4
 8017502:	429d      	cmp	r5, r3
 8017504:	461a      	mov	r2, r3
 8017506:	d30a      	bcc.n	801751e <quorem+0x106>
 8017508:	613c      	str	r4, [r7, #16]
 801750a:	4630      	mov	r0, r6
 801750c:	b003      	add	sp, #12
 801750e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017512:	6812      	ldr	r2, [r2, #0]
 8017514:	3b04      	subs	r3, #4
 8017516:	2a00      	cmp	r2, #0
 8017518:	d1cc      	bne.n	80174b4 <quorem+0x9c>
 801751a:	3c01      	subs	r4, #1
 801751c:	e7c7      	b.n	80174ae <quorem+0x96>
 801751e:	6812      	ldr	r2, [r2, #0]
 8017520:	3b04      	subs	r3, #4
 8017522:	2a00      	cmp	r2, #0
 8017524:	d1f0      	bne.n	8017508 <quorem+0xf0>
 8017526:	3c01      	subs	r4, #1
 8017528:	e7eb      	b.n	8017502 <quorem+0xea>
 801752a:	2000      	movs	r0, #0
 801752c:	e7ee      	b.n	801750c <quorem+0xf4>
	...

08017530 <_dtoa_r>:
 8017530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017534:	ec59 8b10 	vmov	r8, r9, d0
 8017538:	b095      	sub	sp, #84	; 0x54
 801753a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801753c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801753e:	9107      	str	r1, [sp, #28]
 8017540:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8017544:	4606      	mov	r6, r0
 8017546:	9209      	str	r2, [sp, #36]	; 0x24
 8017548:	9310      	str	r3, [sp, #64]	; 0x40
 801754a:	b975      	cbnz	r5, 801756a <_dtoa_r+0x3a>
 801754c:	2010      	movs	r0, #16
 801754e:	f000 fe81 	bl	8018254 <malloc>
 8017552:	4602      	mov	r2, r0
 8017554:	6270      	str	r0, [r6, #36]	; 0x24
 8017556:	b920      	cbnz	r0, 8017562 <_dtoa_r+0x32>
 8017558:	4bab      	ldr	r3, [pc, #684]	; (8017808 <_dtoa_r+0x2d8>)
 801755a:	21ea      	movs	r1, #234	; 0xea
 801755c:	48ab      	ldr	r0, [pc, #684]	; (801780c <_dtoa_r+0x2dc>)
 801755e:	f7ff ff3d 	bl	80173dc <__assert_func>
 8017562:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017566:	6005      	str	r5, [r0, #0]
 8017568:	60c5      	str	r5, [r0, #12]
 801756a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801756c:	6819      	ldr	r1, [r3, #0]
 801756e:	b151      	cbz	r1, 8017586 <_dtoa_r+0x56>
 8017570:	685a      	ldr	r2, [r3, #4]
 8017572:	604a      	str	r2, [r1, #4]
 8017574:	2301      	movs	r3, #1
 8017576:	4093      	lsls	r3, r2
 8017578:	608b      	str	r3, [r1, #8]
 801757a:	4630      	mov	r0, r6
 801757c:	f000 feb2 	bl	80182e4 <_Bfree>
 8017580:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8017582:	2200      	movs	r2, #0
 8017584:	601a      	str	r2, [r3, #0]
 8017586:	f1b9 0300 	subs.w	r3, r9, #0
 801758a:	bfbb      	ittet	lt
 801758c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017590:	9303      	strlt	r3, [sp, #12]
 8017592:	2300      	movge	r3, #0
 8017594:	2201      	movlt	r2, #1
 8017596:	bfac      	ite	ge
 8017598:	6023      	strge	r3, [r4, #0]
 801759a:	6022      	strlt	r2, [r4, #0]
 801759c:	4b9c      	ldr	r3, [pc, #624]	; (8017810 <_dtoa_r+0x2e0>)
 801759e:	9c03      	ldr	r4, [sp, #12]
 80175a0:	43a3      	bics	r3, r4
 80175a2:	d11a      	bne.n	80175da <_dtoa_r+0xaa>
 80175a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80175a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80175aa:	6013      	str	r3, [r2, #0]
 80175ac:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80175b0:	ea53 0308 	orrs.w	r3, r3, r8
 80175b4:	f000 8512 	beq.w	8017fdc <_dtoa_r+0xaac>
 80175b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80175ba:	b953      	cbnz	r3, 80175d2 <_dtoa_r+0xa2>
 80175bc:	4b95      	ldr	r3, [pc, #596]	; (8017814 <_dtoa_r+0x2e4>)
 80175be:	e01f      	b.n	8017600 <_dtoa_r+0xd0>
 80175c0:	4b95      	ldr	r3, [pc, #596]	; (8017818 <_dtoa_r+0x2e8>)
 80175c2:	9300      	str	r3, [sp, #0]
 80175c4:	3308      	adds	r3, #8
 80175c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80175c8:	6013      	str	r3, [r2, #0]
 80175ca:	9800      	ldr	r0, [sp, #0]
 80175cc:	b015      	add	sp, #84	; 0x54
 80175ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175d2:	4b90      	ldr	r3, [pc, #576]	; (8017814 <_dtoa_r+0x2e4>)
 80175d4:	9300      	str	r3, [sp, #0]
 80175d6:	3303      	adds	r3, #3
 80175d8:	e7f5      	b.n	80175c6 <_dtoa_r+0x96>
 80175da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80175de:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80175e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175e6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80175ea:	d10b      	bne.n	8017604 <_dtoa_r+0xd4>
 80175ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80175ee:	2301      	movs	r3, #1
 80175f0:	6013      	str	r3, [r2, #0]
 80175f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	f000 84ee 	beq.w	8017fd6 <_dtoa_r+0xaa6>
 80175fa:	4888      	ldr	r0, [pc, #544]	; (801781c <_dtoa_r+0x2ec>)
 80175fc:	6018      	str	r0, [r3, #0]
 80175fe:	1e43      	subs	r3, r0, #1
 8017600:	9300      	str	r3, [sp, #0]
 8017602:	e7e2      	b.n	80175ca <_dtoa_r+0x9a>
 8017604:	a913      	add	r1, sp, #76	; 0x4c
 8017606:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801760a:	aa12      	add	r2, sp, #72	; 0x48
 801760c:	4630      	mov	r0, r6
 801760e:	f001 f94b 	bl	80188a8 <__d2b>
 8017612:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8017616:	4605      	mov	r5, r0
 8017618:	9812      	ldr	r0, [sp, #72]	; 0x48
 801761a:	2900      	cmp	r1, #0
 801761c:	d047      	beq.n	80176ae <_dtoa_r+0x17e>
 801761e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8017620:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8017624:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017628:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801762c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8017630:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8017634:	2400      	movs	r4, #0
 8017636:	ec43 2b16 	vmov	d6, r2, r3
 801763a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801763e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80177f0 <_dtoa_r+0x2c0>
 8017642:	ee36 7b47 	vsub.f64	d7, d6, d7
 8017646:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80177f8 <_dtoa_r+0x2c8>
 801764a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801764e:	eeb0 7b46 	vmov.f64	d7, d6
 8017652:	ee06 1a90 	vmov	s13, r1
 8017656:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801765a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8017800 <_dtoa_r+0x2d0>
 801765e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8017662:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8017666:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801766a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801766e:	ee16 ba90 	vmov	fp, s13
 8017672:	9411      	str	r4, [sp, #68]	; 0x44
 8017674:	d508      	bpl.n	8017688 <_dtoa_r+0x158>
 8017676:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801767a:	eeb4 6b47 	vcmp.f64	d6, d7
 801767e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017682:	bf18      	it	ne
 8017684:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8017688:	f1bb 0f16 	cmp.w	fp, #22
 801768c:	d832      	bhi.n	80176f4 <_dtoa_r+0x1c4>
 801768e:	4b64      	ldr	r3, [pc, #400]	; (8017820 <_dtoa_r+0x2f0>)
 8017690:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017694:	ed93 7b00 	vldr	d7, [r3]
 8017698:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801769c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80176a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80176a4:	d501      	bpl.n	80176aa <_dtoa_r+0x17a>
 80176a6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80176aa:	2300      	movs	r3, #0
 80176ac:	e023      	b.n	80176f6 <_dtoa_r+0x1c6>
 80176ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80176b0:	4401      	add	r1, r0
 80176b2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80176b6:	2b20      	cmp	r3, #32
 80176b8:	bfc3      	ittte	gt
 80176ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80176be:	fa04 f303 	lslgt.w	r3, r4, r3
 80176c2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80176c6:	f1c3 0320 	rsble	r3, r3, #32
 80176ca:	bfc6      	itte	gt
 80176cc:	fa28 f804 	lsrgt.w	r8, r8, r4
 80176d0:	ea43 0308 	orrgt.w	r3, r3, r8
 80176d4:	fa08 f303 	lslle.w	r3, r8, r3
 80176d8:	ee07 3a90 	vmov	s15, r3
 80176dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80176e0:	3901      	subs	r1, #1
 80176e2:	ed8d 7b00 	vstr	d7, [sp]
 80176e6:	9c01      	ldr	r4, [sp, #4]
 80176e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80176ec:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80176f0:	2401      	movs	r4, #1
 80176f2:	e7a0      	b.n	8017636 <_dtoa_r+0x106>
 80176f4:	2301      	movs	r3, #1
 80176f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80176f8:	1a43      	subs	r3, r0, r1
 80176fa:	1e5a      	subs	r2, r3, #1
 80176fc:	bf45      	ittet	mi
 80176fe:	f1c3 0301 	rsbmi	r3, r3, #1
 8017702:	9305      	strmi	r3, [sp, #20]
 8017704:	2300      	movpl	r3, #0
 8017706:	2300      	movmi	r3, #0
 8017708:	9206      	str	r2, [sp, #24]
 801770a:	bf54      	ite	pl
 801770c:	9305      	strpl	r3, [sp, #20]
 801770e:	9306      	strmi	r3, [sp, #24]
 8017710:	f1bb 0f00 	cmp.w	fp, #0
 8017714:	db18      	blt.n	8017748 <_dtoa_r+0x218>
 8017716:	9b06      	ldr	r3, [sp, #24]
 8017718:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801771c:	445b      	add	r3, fp
 801771e:	9306      	str	r3, [sp, #24]
 8017720:	2300      	movs	r3, #0
 8017722:	9a07      	ldr	r2, [sp, #28]
 8017724:	2a09      	cmp	r2, #9
 8017726:	d849      	bhi.n	80177bc <_dtoa_r+0x28c>
 8017728:	2a05      	cmp	r2, #5
 801772a:	bfc4      	itt	gt
 801772c:	3a04      	subgt	r2, #4
 801772e:	9207      	strgt	r2, [sp, #28]
 8017730:	9a07      	ldr	r2, [sp, #28]
 8017732:	f1a2 0202 	sub.w	r2, r2, #2
 8017736:	bfcc      	ite	gt
 8017738:	2400      	movgt	r4, #0
 801773a:	2401      	movle	r4, #1
 801773c:	2a03      	cmp	r2, #3
 801773e:	d848      	bhi.n	80177d2 <_dtoa_r+0x2a2>
 8017740:	e8df f002 	tbb	[pc, r2]
 8017744:	3a2c2e0b 	.word	0x3a2c2e0b
 8017748:	9b05      	ldr	r3, [sp, #20]
 801774a:	2200      	movs	r2, #0
 801774c:	eba3 030b 	sub.w	r3, r3, fp
 8017750:	9305      	str	r3, [sp, #20]
 8017752:	920e      	str	r2, [sp, #56]	; 0x38
 8017754:	f1cb 0300 	rsb	r3, fp, #0
 8017758:	e7e3      	b.n	8017722 <_dtoa_r+0x1f2>
 801775a:	2200      	movs	r2, #0
 801775c:	9208      	str	r2, [sp, #32]
 801775e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017760:	2a00      	cmp	r2, #0
 8017762:	dc39      	bgt.n	80177d8 <_dtoa_r+0x2a8>
 8017764:	f04f 0a01 	mov.w	sl, #1
 8017768:	46d1      	mov	r9, sl
 801776a:	4652      	mov	r2, sl
 801776c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8017770:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8017772:	2100      	movs	r1, #0
 8017774:	6079      	str	r1, [r7, #4]
 8017776:	2004      	movs	r0, #4
 8017778:	f100 0c14 	add.w	ip, r0, #20
 801777c:	4594      	cmp	ip, r2
 801777e:	6879      	ldr	r1, [r7, #4]
 8017780:	d92f      	bls.n	80177e2 <_dtoa_r+0x2b2>
 8017782:	4630      	mov	r0, r6
 8017784:	930c      	str	r3, [sp, #48]	; 0x30
 8017786:	f000 fd6d 	bl	8018264 <_Balloc>
 801778a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801778c:	9000      	str	r0, [sp, #0]
 801778e:	4602      	mov	r2, r0
 8017790:	2800      	cmp	r0, #0
 8017792:	d149      	bne.n	8017828 <_dtoa_r+0x2f8>
 8017794:	4b23      	ldr	r3, [pc, #140]	; (8017824 <_dtoa_r+0x2f4>)
 8017796:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801779a:	e6df      	b.n	801755c <_dtoa_r+0x2c>
 801779c:	2201      	movs	r2, #1
 801779e:	e7dd      	b.n	801775c <_dtoa_r+0x22c>
 80177a0:	2200      	movs	r2, #0
 80177a2:	9208      	str	r2, [sp, #32]
 80177a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80177a6:	eb0b 0a02 	add.w	sl, fp, r2
 80177aa:	f10a 0901 	add.w	r9, sl, #1
 80177ae:	464a      	mov	r2, r9
 80177b0:	2a01      	cmp	r2, #1
 80177b2:	bfb8      	it	lt
 80177b4:	2201      	movlt	r2, #1
 80177b6:	e7db      	b.n	8017770 <_dtoa_r+0x240>
 80177b8:	2201      	movs	r2, #1
 80177ba:	e7f2      	b.n	80177a2 <_dtoa_r+0x272>
 80177bc:	2401      	movs	r4, #1
 80177be:	2200      	movs	r2, #0
 80177c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80177c4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80177c8:	2100      	movs	r1, #0
 80177ca:	46d1      	mov	r9, sl
 80177cc:	2212      	movs	r2, #18
 80177ce:	9109      	str	r1, [sp, #36]	; 0x24
 80177d0:	e7ce      	b.n	8017770 <_dtoa_r+0x240>
 80177d2:	2201      	movs	r2, #1
 80177d4:	9208      	str	r2, [sp, #32]
 80177d6:	e7f5      	b.n	80177c4 <_dtoa_r+0x294>
 80177d8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80177dc:	46d1      	mov	r9, sl
 80177de:	4652      	mov	r2, sl
 80177e0:	e7c6      	b.n	8017770 <_dtoa_r+0x240>
 80177e2:	3101      	adds	r1, #1
 80177e4:	6079      	str	r1, [r7, #4]
 80177e6:	0040      	lsls	r0, r0, #1
 80177e8:	e7c6      	b.n	8017778 <_dtoa_r+0x248>
 80177ea:	bf00      	nop
 80177ec:	f3af 8000 	nop.w
 80177f0:	636f4361 	.word	0x636f4361
 80177f4:	3fd287a7 	.word	0x3fd287a7
 80177f8:	8b60c8b3 	.word	0x8b60c8b3
 80177fc:	3fc68a28 	.word	0x3fc68a28
 8017800:	509f79fb 	.word	0x509f79fb
 8017804:	3fd34413 	.word	0x3fd34413
 8017808:	0801c8e8 	.word	0x0801c8e8
 801780c:	0801c9a7 	.word	0x0801c9a7
 8017810:	7ff00000 	.word	0x7ff00000
 8017814:	0801c9a3 	.word	0x0801c9a3
 8017818:	0801c99a 	.word	0x0801c99a
 801781c:	0801c8c5 	.word	0x0801c8c5
 8017820:	0801cb00 	.word	0x0801cb00
 8017824:	0801ca06 	.word	0x0801ca06
 8017828:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801782a:	9900      	ldr	r1, [sp, #0]
 801782c:	6011      	str	r1, [r2, #0]
 801782e:	f1b9 0f0e 	cmp.w	r9, #14
 8017832:	d872      	bhi.n	801791a <_dtoa_r+0x3ea>
 8017834:	2c00      	cmp	r4, #0
 8017836:	d070      	beq.n	801791a <_dtoa_r+0x3ea>
 8017838:	f1bb 0f00 	cmp.w	fp, #0
 801783c:	f340 80a6 	ble.w	801798c <_dtoa_r+0x45c>
 8017840:	49ca      	ldr	r1, [pc, #808]	; (8017b6c <_dtoa_r+0x63c>)
 8017842:	f00b 020f 	and.w	r2, fp, #15
 8017846:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801784a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801784e:	ed92 7b00 	vldr	d7, [r2]
 8017852:	ea4f 112b 	mov.w	r1, fp, asr #4
 8017856:	f000 808d 	beq.w	8017974 <_dtoa_r+0x444>
 801785a:	4ac5      	ldr	r2, [pc, #788]	; (8017b70 <_dtoa_r+0x640>)
 801785c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8017860:	ed92 6b08 	vldr	d6, [r2, #32]
 8017864:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8017868:	ed8d 6b02 	vstr	d6, [sp, #8]
 801786c:	f001 010f 	and.w	r1, r1, #15
 8017870:	2203      	movs	r2, #3
 8017872:	48bf      	ldr	r0, [pc, #764]	; (8017b70 <_dtoa_r+0x640>)
 8017874:	2900      	cmp	r1, #0
 8017876:	d17f      	bne.n	8017978 <_dtoa_r+0x448>
 8017878:	ed9d 6b02 	vldr	d6, [sp, #8]
 801787c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8017880:	ed8d 7b02 	vstr	d7, [sp, #8]
 8017884:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8017886:	2900      	cmp	r1, #0
 8017888:	f000 80b2 	beq.w	80179f0 <_dtoa_r+0x4c0>
 801788c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8017890:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017894:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8017898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801789c:	f140 80a8 	bpl.w	80179f0 <_dtoa_r+0x4c0>
 80178a0:	f1b9 0f00 	cmp.w	r9, #0
 80178a4:	f000 80a4 	beq.w	80179f0 <_dtoa_r+0x4c0>
 80178a8:	f1ba 0f00 	cmp.w	sl, #0
 80178ac:	dd31      	ble.n	8017912 <_dtoa_r+0x3e2>
 80178ae:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80178b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80178b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80178ba:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80178be:	3201      	adds	r2, #1
 80178c0:	4650      	mov	r0, sl
 80178c2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80178c6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80178ca:	ee07 2a90 	vmov	s15, r2
 80178ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80178d2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80178d6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80178da:	9c03      	ldr	r4, [sp, #12]
 80178dc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80178e0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80178e4:	2800      	cmp	r0, #0
 80178e6:	f040 8086 	bne.w	80179f6 <_dtoa_r+0x4c6>
 80178ea:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80178ee:	ee36 6b47 	vsub.f64	d6, d6, d7
 80178f2:	ec42 1b17 	vmov	d7, r1, r2
 80178f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80178fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80178fe:	f300 8272 	bgt.w	8017de6 <_dtoa_r+0x8b6>
 8017902:	eeb1 7b47 	vneg.f64	d7, d7
 8017906:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801790a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801790e:	f100 8267 	bmi.w	8017de0 <_dtoa_r+0x8b0>
 8017912:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8017916:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801791a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801791c:	2a00      	cmp	r2, #0
 801791e:	f2c0 8129 	blt.w	8017b74 <_dtoa_r+0x644>
 8017922:	f1bb 0f0e 	cmp.w	fp, #14
 8017926:	f300 8125 	bgt.w	8017b74 <_dtoa_r+0x644>
 801792a:	4b90      	ldr	r3, [pc, #576]	; (8017b6c <_dtoa_r+0x63c>)
 801792c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017930:	ed93 6b00 	vldr	d6, [r3]
 8017934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017936:	2b00      	cmp	r3, #0
 8017938:	f280 80c3 	bge.w	8017ac2 <_dtoa_r+0x592>
 801793c:	f1b9 0f00 	cmp.w	r9, #0
 8017940:	f300 80bf 	bgt.w	8017ac2 <_dtoa_r+0x592>
 8017944:	f040 824c 	bne.w	8017de0 <_dtoa_r+0x8b0>
 8017948:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801794c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8017950:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017954:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8017958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801795c:	464c      	mov	r4, r9
 801795e:	464f      	mov	r7, r9
 8017960:	f280 8222 	bge.w	8017da8 <_dtoa_r+0x878>
 8017964:	f8dd 8000 	ldr.w	r8, [sp]
 8017968:	2331      	movs	r3, #49	; 0x31
 801796a:	f808 3b01 	strb.w	r3, [r8], #1
 801796e:	f10b 0b01 	add.w	fp, fp, #1
 8017972:	e21e      	b.n	8017db2 <_dtoa_r+0x882>
 8017974:	2202      	movs	r2, #2
 8017976:	e77c      	b.n	8017872 <_dtoa_r+0x342>
 8017978:	07cc      	lsls	r4, r1, #31
 801797a:	d504      	bpl.n	8017986 <_dtoa_r+0x456>
 801797c:	ed90 6b00 	vldr	d6, [r0]
 8017980:	3201      	adds	r2, #1
 8017982:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017986:	1049      	asrs	r1, r1, #1
 8017988:	3008      	adds	r0, #8
 801798a:	e773      	b.n	8017874 <_dtoa_r+0x344>
 801798c:	d02e      	beq.n	80179ec <_dtoa_r+0x4bc>
 801798e:	f1cb 0100 	rsb	r1, fp, #0
 8017992:	4a76      	ldr	r2, [pc, #472]	; (8017b6c <_dtoa_r+0x63c>)
 8017994:	f001 000f 	and.w	r0, r1, #15
 8017998:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801799c:	ed92 7b00 	vldr	d7, [r2]
 80179a0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80179a4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80179a8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80179ac:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80179b0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80179b4:	486e      	ldr	r0, [pc, #440]	; (8017b70 <_dtoa_r+0x640>)
 80179b6:	1109      	asrs	r1, r1, #4
 80179b8:	2400      	movs	r4, #0
 80179ba:	2202      	movs	r2, #2
 80179bc:	b939      	cbnz	r1, 80179ce <_dtoa_r+0x49e>
 80179be:	2c00      	cmp	r4, #0
 80179c0:	f43f af60 	beq.w	8017884 <_dtoa_r+0x354>
 80179c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80179c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80179cc:	e75a      	b.n	8017884 <_dtoa_r+0x354>
 80179ce:	07cf      	lsls	r7, r1, #31
 80179d0:	d509      	bpl.n	80179e6 <_dtoa_r+0x4b6>
 80179d2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80179d6:	ed90 7b00 	vldr	d7, [r0]
 80179da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80179de:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80179e2:	3201      	adds	r2, #1
 80179e4:	2401      	movs	r4, #1
 80179e6:	1049      	asrs	r1, r1, #1
 80179e8:	3008      	adds	r0, #8
 80179ea:	e7e7      	b.n	80179bc <_dtoa_r+0x48c>
 80179ec:	2202      	movs	r2, #2
 80179ee:	e749      	b.n	8017884 <_dtoa_r+0x354>
 80179f0:	465f      	mov	r7, fp
 80179f2:	4648      	mov	r0, r9
 80179f4:	e765      	b.n	80178c2 <_dtoa_r+0x392>
 80179f6:	ec42 1b17 	vmov	d7, r1, r2
 80179fa:	4a5c      	ldr	r2, [pc, #368]	; (8017b6c <_dtoa_r+0x63c>)
 80179fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8017a00:	ed12 4b02 	vldr	d4, [r2, #-8]
 8017a04:	9a00      	ldr	r2, [sp, #0]
 8017a06:	1814      	adds	r4, r2, r0
 8017a08:	9a08      	ldr	r2, [sp, #32]
 8017a0a:	b352      	cbz	r2, 8017a62 <_dtoa_r+0x532>
 8017a0c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8017a10:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8017a14:	f8dd 8000 	ldr.w	r8, [sp]
 8017a18:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8017a1c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8017a20:	ee35 7b47 	vsub.f64	d7, d5, d7
 8017a24:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8017a28:	ee14 2a90 	vmov	r2, s9
 8017a2c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8017a30:	3230      	adds	r2, #48	; 0x30
 8017a32:	ee36 6b45 	vsub.f64	d6, d6, d5
 8017a36:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8017a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a3e:	f808 2b01 	strb.w	r2, [r8], #1
 8017a42:	d439      	bmi.n	8017ab8 <_dtoa_r+0x588>
 8017a44:	ee32 5b46 	vsub.f64	d5, d2, d6
 8017a48:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8017a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a50:	d472      	bmi.n	8017b38 <_dtoa_r+0x608>
 8017a52:	45a0      	cmp	r8, r4
 8017a54:	f43f af5d 	beq.w	8017912 <_dtoa_r+0x3e2>
 8017a58:	ee27 7b03 	vmul.f64	d7, d7, d3
 8017a5c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8017a60:	e7e0      	b.n	8017a24 <_dtoa_r+0x4f4>
 8017a62:	f8dd 8000 	ldr.w	r8, [sp]
 8017a66:	ee27 7b04 	vmul.f64	d7, d7, d4
 8017a6a:	4621      	mov	r1, r4
 8017a6c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8017a70:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8017a74:	ee14 2a90 	vmov	r2, s9
 8017a78:	3230      	adds	r2, #48	; 0x30
 8017a7a:	f808 2b01 	strb.w	r2, [r8], #1
 8017a7e:	45a0      	cmp	r8, r4
 8017a80:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8017a84:	ee36 6b45 	vsub.f64	d6, d6, d5
 8017a88:	d118      	bne.n	8017abc <_dtoa_r+0x58c>
 8017a8a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8017a8e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8017a92:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8017a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a9a:	dc4d      	bgt.n	8017b38 <_dtoa_r+0x608>
 8017a9c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8017aa0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8017aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017aa8:	f57f af33 	bpl.w	8017912 <_dtoa_r+0x3e2>
 8017aac:	4688      	mov	r8, r1
 8017aae:	3901      	subs	r1, #1
 8017ab0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8017ab4:	2b30      	cmp	r3, #48	; 0x30
 8017ab6:	d0f9      	beq.n	8017aac <_dtoa_r+0x57c>
 8017ab8:	46bb      	mov	fp, r7
 8017aba:	e02a      	b.n	8017b12 <_dtoa_r+0x5e2>
 8017abc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8017ac0:	e7d6      	b.n	8017a70 <_dtoa_r+0x540>
 8017ac2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017ac6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8017aca:	f8dd 8000 	ldr.w	r8, [sp]
 8017ace:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8017ad2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8017ad6:	ee15 3a10 	vmov	r3, s10
 8017ada:	3330      	adds	r3, #48	; 0x30
 8017adc:	f808 3b01 	strb.w	r3, [r8], #1
 8017ae0:	9b00      	ldr	r3, [sp, #0]
 8017ae2:	eba8 0303 	sub.w	r3, r8, r3
 8017ae6:	4599      	cmp	r9, r3
 8017ae8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8017aec:	eea3 7b46 	vfms.f64	d7, d3, d6
 8017af0:	d133      	bne.n	8017b5a <_dtoa_r+0x62a>
 8017af2:	ee37 7b07 	vadd.f64	d7, d7, d7
 8017af6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8017afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017afe:	dc1a      	bgt.n	8017b36 <_dtoa_r+0x606>
 8017b00:	eeb4 7b46 	vcmp.f64	d7, d6
 8017b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b08:	d103      	bne.n	8017b12 <_dtoa_r+0x5e2>
 8017b0a:	ee15 3a10 	vmov	r3, s10
 8017b0e:	07d9      	lsls	r1, r3, #31
 8017b10:	d411      	bmi.n	8017b36 <_dtoa_r+0x606>
 8017b12:	4629      	mov	r1, r5
 8017b14:	4630      	mov	r0, r6
 8017b16:	f000 fbe5 	bl	80182e4 <_Bfree>
 8017b1a:	2300      	movs	r3, #0
 8017b1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8017b1e:	f888 3000 	strb.w	r3, [r8]
 8017b22:	f10b 0301 	add.w	r3, fp, #1
 8017b26:	6013      	str	r3, [r2, #0]
 8017b28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	f43f ad4d 	beq.w	80175ca <_dtoa_r+0x9a>
 8017b30:	f8c3 8000 	str.w	r8, [r3]
 8017b34:	e549      	b.n	80175ca <_dtoa_r+0x9a>
 8017b36:	465f      	mov	r7, fp
 8017b38:	4643      	mov	r3, r8
 8017b3a:	4698      	mov	r8, r3
 8017b3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017b40:	2a39      	cmp	r2, #57	; 0x39
 8017b42:	d106      	bne.n	8017b52 <_dtoa_r+0x622>
 8017b44:	9a00      	ldr	r2, [sp, #0]
 8017b46:	429a      	cmp	r2, r3
 8017b48:	d1f7      	bne.n	8017b3a <_dtoa_r+0x60a>
 8017b4a:	9900      	ldr	r1, [sp, #0]
 8017b4c:	2230      	movs	r2, #48	; 0x30
 8017b4e:	3701      	adds	r7, #1
 8017b50:	700a      	strb	r2, [r1, #0]
 8017b52:	781a      	ldrb	r2, [r3, #0]
 8017b54:	3201      	adds	r2, #1
 8017b56:	701a      	strb	r2, [r3, #0]
 8017b58:	e7ae      	b.n	8017ab8 <_dtoa_r+0x588>
 8017b5a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8017b5e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b66:	d1b2      	bne.n	8017ace <_dtoa_r+0x59e>
 8017b68:	e7d3      	b.n	8017b12 <_dtoa_r+0x5e2>
 8017b6a:	bf00      	nop
 8017b6c:	0801cb00 	.word	0x0801cb00
 8017b70:	0801cad8 	.word	0x0801cad8
 8017b74:	9908      	ldr	r1, [sp, #32]
 8017b76:	2900      	cmp	r1, #0
 8017b78:	f000 80d1 	beq.w	8017d1e <_dtoa_r+0x7ee>
 8017b7c:	9907      	ldr	r1, [sp, #28]
 8017b7e:	2901      	cmp	r1, #1
 8017b80:	f300 80b4 	bgt.w	8017cec <_dtoa_r+0x7bc>
 8017b84:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017b86:	2900      	cmp	r1, #0
 8017b88:	f000 80ac 	beq.w	8017ce4 <_dtoa_r+0x7b4>
 8017b8c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8017b90:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8017b94:	461c      	mov	r4, r3
 8017b96:	930a      	str	r3, [sp, #40]	; 0x28
 8017b98:	9b05      	ldr	r3, [sp, #20]
 8017b9a:	4413      	add	r3, r2
 8017b9c:	9305      	str	r3, [sp, #20]
 8017b9e:	9b06      	ldr	r3, [sp, #24]
 8017ba0:	2101      	movs	r1, #1
 8017ba2:	4413      	add	r3, r2
 8017ba4:	4630      	mov	r0, r6
 8017ba6:	9306      	str	r3, [sp, #24]
 8017ba8:	f000 fc58 	bl	801845c <__i2b>
 8017bac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017bae:	4607      	mov	r7, r0
 8017bb0:	f1b8 0f00 	cmp.w	r8, #0
 8017bb4:	dd0d      	ble.n	8017bd2 <_dtoa_r+0x6a2>
 8017bb6:	9a06      	ldr	r2, [sp, #24]
 8017bb8:	2a00      	cmp	r2, #0
 8017bba:	dd0a      	ble.n	8017bd2 <_dtoa_r+0x6a2>
 8017bbc:	4542      	cmp	r2, r8
 8017bbe:	9905      	ldr	r1, [sp, #20]
 8017bc0:	bfa8      	it	ge
 8017bc2:	4642      	movge	r2, r8
 8017bc4:	1a89      	subs	r1, r1, r2
 8017bc6:	9105      	str	r1, [sp, #20]
 8017bc8:	9906      	ldr	r1, [sp, #24]
 8017bca:	eba8 0802 	sub.w	r8, r8, r2
 8017bce:	1a8a      	subs	r2, r1, r2
 8017bd0:	9206      	str	r2, [sp, #24]
 8017bd2:	b303      	cbz	r3, 8017c16 <_dtoa_r+0x6e6>
 8017bd4:	9a08      	ldr	r2, [sp, #32]
 8017bd6:	2a00      	cmp	r2, #0
 8017bd8:	f000 80a6 	beq.w	8017d28 <_dtoa_r+0x7f8>
 8017bdc:	2c00      	cmp	r4, #0
 8017bde:	dd13      	ble.n	8017c08 <_dtoa_r+0x6d8>
 8017be0:	4639      	mov	r1, r7
 8017be2:	4622      	mov	r2, r4
 8017be4:	4630      	mov	r0, r6
 8017be6:	930c      	str	r3, [sp, #48]	; 0x30
 8017be8:	f000 fcf4 	bl	80185d4 <__pow5mult>
 8017bec:	462a      	mov	r2, r5
 8017bee:	4601      	mov	r1, r0
 8017bf0:	4607      	mov	r7, r0
 8017bf2:	4630      	mov	r0, r6
 8017bf4:	f000 fc48 	bl	8018488 <__multiply>
 8017bf8:	4629      	mov	r1, r5
 8017bfa:	900a      	str	r0, [sp, #40]	; 0x28
 8017bfc:	4630      	mov	r0, r6
 8017bfe:	f000 fb71 	bl	80182e4 <_Bfree>
 8017c02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017c04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017c06:	4615      	mov	r5, r2
 8017c08:	1b1a      	subs	r2, r3, r4
 8017c0a:	d004      	beq.n	8017c16 <_dtoa_r+0x6e6>
 8017c0c:	4629      	mov	r1, r5
 8017c0e:	4630      	mov	r0, r6
 8017c10:	f000 fce0 	bl	80185d4 <__pow5mult>
 8017c14:	4605      	mov	r5, r0
 8017c16:	2101      	movs	r1, #1
 8017c18:	4630      	mov	r0, r6
 8017c1a:	f000 fc1f 	bl	801845c <__i2b>
 8017c1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	4604      	mov	r4, r0
 8017c24:	f340 8082 	ble.w	8017d2c <_dtoa_r+0x7fc>
 8017c28:	461a      	mov	r2, r3
 8017c2a:	4601      	mov	r1, r0
 8017c2c:	4630      	mov	r0, r6
 8017c2e:	f000 fcd1 	bl	80185d4 <__pow5mult>
 8017c32:	9b07      	ldr	r3, [sp, #28]
 8017c34:	2b01      	cmp	r3, #1
 8017c36:	4604      	mov	r4, r0
 8017c38:	dd7b      	ble.n	8017d32 <_dtoa_r+0x802>
 8017c3a:	2300      	movs	r3, #0
 8017c3c:	930a      	str	r3, [sp, #40]	; 0x28
 8017c3e:	6922      	ldr	r2, [r4, #16]
 8017c40:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017c44:	6910      	ldr	r0, [r2, #16]
 8017c46:	f000 fbb9 	bl	80183bc <__hi0bits>
 8017c4a:	f1c0 0020 	rsb	r0, r0, #32
 8017c4e:	9b06      	ldr	r3, [sp, #24]
 8017c50:	4418      	add	r0, r3
 8017c52:	f010 001f 	ands.w	r0, r0, #31
 8017c56:	f000 808d 	beq.w	8017d74 <_dtoa_r+0x844>
 8017c5a:	f1c0 0220 	rsb	r2, r0, #32
 8017c5e:	2a04      	cmp	r2, #4
 8017c60:	f340 8086 	ble.w	8017d70 <_dtoa_r+0x840>
 8017c64:	f1c0 001c 	rsb	r0, r0, #28
 8017c68:	9b05      	ldr	r3, [sp, #20]
 8017c6a:	4403      	add	r3, r0
 8017c6c:	9305      	str	r3, [sp, #20]
 8017c6e:	9b06      	ldr	r3, [sp, #24]
 8017c70:	4403      	add	r3, r0
 8017c72:	4480      	add	r8, r0
 8017c74:	9306      	str	r3, [sp, #24]
 8017c76:	9b05      	ldr	r3, [sp, #20]
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	dd05      	ble.n	8017c88 <_dtoa_r+0x758>
 8017c7c:	4629      	mov	r1, r5
 8017c7e:	461a      	mov	r2, r3
 8017c80:	4630      	mov	r0, r6
 8017c82:	f000 fd01 	bl	8018688 <__lshift>
 8017c86:	4605      	mov	r5, r0
 8017c88:	9b06      	ldr	r3, [sp, #24]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	dd05      	ble.n	8017c9a <_dtoa_r+0x76a>
 8017c8e:	4621      	mov	r1, r4
 8017c90:	461a      	mov	r2, r3
 8017c92:	4630      	mov	r0, r6
 8017c94:	f000 fcf8 	bl	8018688 <__lshift>
 8017c98:	4604      	mov	r4, r0
 8017c9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d06b      	beq.n	8017d78 <_dtoa_r+0x848>
 8017ca0:	4621      	mov	r1, r4
 8017ca2:	4628      	mov	r0, r5
 8017ca4:	f000 fd5c 	bl	8018760 <__mcmp>
 8017ca8:	2800      	cmp	r0, #0
 8017caa:	da65      	bge.n	8017d78 <_dtoa_r+0x848>
 8017cac:	2300      	movs	r3, #0
 8017cae:	4629      	mov	r1, r5
 8017cb0:	220a      	movs	r2, #10
 8017cb2:	4630      	mov	r0, r6
 8017cb4:	f000 fb38 	bl	8018328 <__multadd>
 8017cb8:	9b08      	ldr	r3, [sp, #32]
 8017cba:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8017cbe:	4605      	mov	r5, r0
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	f000 8192 	beq.w	8017fea <_dtoa_r+0xaba>
 8017cc6:	4639      	mov	r1, r7
 8017cc8:	2300      	movs	r3, #0
 8017cca:	220a      	movs	r2, #10
 8017ccc:	4630      	mov	r0, r6
 8017cce:	f000 fb2b 	bl	8018328 <__multadd>
 8017cd2:	f1ba 0f00 	cmp.w	sl, #0
 8017cd6:	4607      	mov	r7, r0
 8017cd8:	f300 808e 	bgt.w	8017df8 <_dtoa_r+0x8c8>
 8017cdc:	9b07      	ldr	r3, [sp, #28]
 8017cde:	2b02      	cmp	r3, #2
 8017ce0:	dc51      	bgt.n	8017d86 <_dtoa_r+0x856>
 8017ce2:	e089      	b.n	8017df8 <_dtoa_r+0x8c8>
 8017ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017ce6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8017cea:	e751      	b.n	8017b90 <_dtoa_r+0x660>
 8017cec:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8017cf0:	42a3      	cmp	r3, r4
 8017cf2:	bfbf      	itttt	lt
 8017cf4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8017cf6:	1ae3      	sublt	r3, r4, r3
 8017cf8:	18d2      	addlt	r2, r2, r3
 8017cfa:	4613      	movlt	r3, r2
 8017cfc:	bfb7      	itett	lt
 8017cfe:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017d00:	1b1c      	subge	r4, r3, r4
 8017d02:	4623      	movlt	r3, r4
 8017d04:	2400      	movlt	r4, #0
 8017d06:	f1b9 0f00 	cmp.w	r9, #0
 8017d0a:	bfb5      	itete	lt
 8017d0c:	9a05      	ldrlt	r2, [sp, #20]
 8017d0e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8017d12:	eba2 0809 	sublt.w	r8, r2, r9
 8017d16:	464a      	movge	r2, r9
 8017d18:	bfb8      	it	lt
 8017d1a:	2200      	movlt	r2, #0
 8017d1c:	e73b      	b.n	8017b96 <_dtoa_r+0x666>
 8017d1e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8017d22:	9f08      	ldr	r7, [sp, #32]
 8017d24:	461c      	mov	r4, r3
 8017d26:	e743      	b.n	8017bb0 <_dtoa_r+0x680>
 8017d28:	461a      	mov	r2, r3
 8017d2a:	e76f      	b.n	8017c0c <_dtoa_r+0x6dc>
 8017d2c:	9b07      	ldr	r3, [sp, #28]
 8017d2e:	2b01      	cmp	r3, #1
 8017d30:	dc18      	bgt.n	8017d64 <_dtoa_r+0x834>
 8017d32:	9b02      	ldr	r3, [sp, #8]
 8017d34:	b9b3      	cbnz	r3, 8017d64 <_dtoa_r+0x834>
 8017d36:	9b03      	ldr	r3, [sp, #12]
 8017d38:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8017d3c:	b9a2      	cbnz	r2, 8017d68 <_dtoa_r+0x838>
 8017d3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8017d42:	0d12      	lsrs	r2, r2, #20
 8017d44:	0512      	lsls	r2, r2, #20
 8017d46:	b18a      	cbz	r2, 8017d6c <_dtoa_r+0x83c>
 8017d48:	9b05      	ldr	r3, [sp, #20]
 8017d4a:	3301      	adds	r3, #1
 8017d4c:	9305      	str	r3, [sp, #20]
 8017d4e:	9b06      	ldr	r3, [sp, #24]
 8017d50:	3301      	adds	r3, #1
 8017d52:	9306      	str	r3, [sp, #24]
 8017d54:	2301      	movs	r3, #1
 8017d56:	930a      	str	r3, [sp, #40]	; 0x28
 8017d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	f47f af6f 	bne.w	8017c3e <_dtoa_r+0x70e>
 8017d60:	2001      	movs	r0, #1
 8017d62:	e774      	b.n	8017c4e <_dtoa_r+0x71e>
 8017d64:	2300      	movs	r3, #0
 8017d66:	e7f6      	b.n	8017d56 <_dtoa_r+0x826>
 8017d68:	9b02      	ldr	r3, [sp, #8]
 8017d6a:	e7f4      	b.n	8017d56 <_dtoa_r+0x826>
 8017d6c:	920a      	str	r2, [sp, #40]	; 0x28
 8017d6e:	e7f3      	b.n	8017d58 <_dtoa_r+0x828>
 8017d70:	d081      	beq.n	8017c76 <_dtoa_r+0x746>
 8017d72:	4610      	mov	r0, r2
 8017d74:	301c      	adds	r0, #28
 8017d76:	e777      	b.n	8017c68 <_dtoa_r+0x738>
 8017d78:	f1b9 0f00 	cmp.w	r9, #0
 8017d7c:	dc37      	bgt.n	8017dee <_dtoa_r+0x8be>
 8017d7e:	9b07      	ldr	r3, [sp, #28]
 8017d80:	2b02      	cmp	r3, #2
 8017d82:	dd34      	ble.n	8017dee <_dtoa_r+0x8be>
 8017d84:	46ca      	mov	sl, r9
 8017d86:	f1ba 0f00 	cmp.w	sl, #0
 8017d8a:	d10d      	bne.n	8017da8 <_dtoa_r+0x878>
 8017d8c:	4621      	mov	r1, r4
 8017d8e:	4653      	mov	r3, sl
 8017d90:	2205      	movs	r2, #5
 8017d92:	4630      	mov	r0, r6
 8017d94:	f000 fac8 	bl	8018328 <__multadd>
 8017d98:	4601      	mov	r1, r0
 8017d9a:	4604      	mov	r4, r0
 8017d9c:	4628      	mov	r0, r5
 8017d9e:	f000 fcdf 	bl	8018760 <__mcmp>
 8017da2:	2800      	cmp	r0, #0
 8017da4:	f73f adde 	bgt.w	8017964 <_dtoa_r+0x434>
 8017da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017daa:	f8dd 8000 	ldr.w	r8, [sp]
 8017dae:	ea6f 0b03 	mvn.w	fp, r3
 8017db2:	f04f 0900 	mov.w	r9, #0
 8017db6:	4621      	mov	r1, r4
 8017db8:	4630      	mov	r0, r6
 8017dba:	f000 fa93 	bl	80182e4 <_Bfree>
 8017dbe:	2f00      	cmp	r7, #0
 8017dc0:	f43f aea7 	beq.w	8017b12 <_dtoa_r+0x5e2>
 8017dc4:	f1b9 0f00 	cmp.w	r9, #0
 8017dc8:	d005      	beq.n	8017dd6 <_dtoa_r+0x8a6>
 8017dca:	45b9      	cmp	r9, r7
 8017dcc:	d003      	beq.n	8017dd6 <_dtoa_r+0x8a6>
 8017dce:	4649      	mov	r1, r9
 8017dd0:	4630      	mov	r0, r6
 8017dd2:	f000 fa87 	bl	80182e4 <_Bfree>
 8017dd6:	4639      	mov	r1, r7
 8017dd8:	4630      	mov	r0, r6
 8017dda:	f000 fa83 	bl	80182e4 <_Bfree>
 8017dde:	e698      	b.n	8017b12 <_dtoa_r+0x5e2>
 8017de0:	2400      	movs	r4, #0
 8017de2:	4627      	mov	r7, r4
 8017de4:	e7e0      	b.n	8017da8 <_dtoa_r+0x878>
 8017de6:	46bb      	mov	fp, r7
 8017de8:	4604      	mov	r4, r0
 8017dea:	4607      	mov	r7, r0
 8017dec:	e5ba      	b.n	8017964 <_dtoa_r+0x434>
 8017dee:	9b08      	ldr	r3, [sp, #32]
 8017df0:	46ca      	mov	sl, r9
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	f000 8100 	beq.w	8017ff8 <_dtoa_r+0xac8>
 8017df8:	f1b8 0f00 	cmp.w	r8, #0
 8017dfc:	dd05      	ble.n	8017e0a <_dtoa_r+0x8da>
 8017dfe:	4639      	mov	r1, r7
 8017e00:	4642      	mov	r2, r8
 8017e02:	4630      	mov	r0, r6
 8017e04:	f000 fc40 	bl	8018688 <__lshift>
 8017e08:	4607      	mov	r7, r0
 8017e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d05d      	beq.n	8017ecc <_dtoa_r+0x99c>
 8017e10:	6879      	ldr	r1, [r7, #4]
 8017e12:	4630      	mov	r0, r6
 8017e14:	f000 fa26 	bl	8018264 <_Balloc>
 8017e18:	4680      	mov	r8, r0
 8017e1a:	b928      	cbnz	r0, 8017e28 <_dtoa_r+0x8f8>
 8017e1c:	4b82      	ldr	r3, [pc, #520]	; (8018028 <_dtoa_r+0xaf8>)
 8017e1e:	4602      	mov	r2, r0
 8017e20:	f240 21ea 	movw	r1, #746	; 0x2ea
 8017e24:	f7ff bb9a 	b.w	801755c <_dtoa_r+0x2c>
 8017e28:	693a      	ldr	r2, [r7, #16]
 8017e2a:	3202      	adds	r2, #2
 8017e2c:	0092      	lsls	r2, r2, #2
 8017e2e:	f107 010c 	add.w	r1, r7, #12
 8017e32:	300c      	adds	r0, #12
 8017e34:	f7fe fde6 	bl	8016a04 <memcpy>
 8017e38:	2201      	movs	r2, #1
 8017e3a:	4641      	mov	r1, r8
 8017e3c:	4630      	mov	r0, r6
 8017e3e:	f000 fc23 	bl	8018688 <__lshift>
 8017e42:	9b00      	ldr	r3, [sp, #0]
 8017e44:	3301      	adds	r3, #1
 8017e46:	9305      	str	r3, [sp, #20]
 8017e48:	9b00      	ldr	r3, [sp, #0]
 8017e4a:	4453      	add	r3, sl
 8017e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8017e4e:	9b02      	ldr	r3, [sp, #8]
 8017e50:	f003 0301 	and.w	r3, r3, #1
 8017e54:	46b9      	mov	r9, r7
 8017e56:	9308      	str	r3, [sp, #32]
 8017e58:	4607      	mov	r7, r0
 8017e5a:	9b05      	ldr	r3, [sp, #20]
 8017e5c:	4621      	mov	r1, r4
 8017e5e:	3b01      	subs	r3, #1
 8017e60:	4628      	mov	r0, r5
 8017e62:	9302      	str	r3, [sp, #8]
 8017e64:	f7ff fad8 	bl	8017418 <quorem>
 8017e68:	4603      	mov	r3, r0
 8017e6a:	3330      	adds	r3, #48	; 0x30
 8017e6c:	9006      	str	r0, [sp, #24]
 8017e6e:	4649      	mov	r1, r9
 8017e70:	4628      	mov	r0, r5
 8017e72:	930a      	str	r3, [sp, #40]	; 0x28
 8017e74:	f000 fc74 	bl	8018760 <__mcmp>
 8017e78:	463a      	mov	r2, r7
 8017e7a:	4682      	mov	sl, r0
 8017e7c:	4621      	mov	r1, r4
 8017e7e:	4630      	mov	r0, r6
 8017e80:	f000 fc8a 	bl	8018798 <__mdiff>
 8017e84:	68c2      	ldr	r2, [r0, #12]
 8017e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e88:	4680      	mov	r8, r0
 8017e8a:	bb0a      	cbnz	r2, 8017ed0 <_dtoa_r+0x9a0>
 8017e8c:	4601      	mov	r1, r0
 8017e8e:	4628      	mov	r0, r5
 8017e90:	f000 fc66 	bl	8018760 <__mcmp>
 8017e94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e96:	4602      	mov	r2, r0
 8017e98:	4641      	mov	r1, r8
 8017e9a:	4630      	mov	r0, r6
 8017e9c:	920e      	str	r2, [sp, #56]	; 0x38
 8017e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8017ea0:	f000 fa20 	bl	80182e4 <_Bfree>
 8017ea4:	9b07      	ldr	r3, [sp, #28]
 8017ea6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017ea8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8017eac:	ea43 0102 	orr.w	r1, r3, r2
 8017eb0:	9b08      	ldr	r3, [sp, #32]
 8017eb2:	430b      	orrs	r3, r1
 8017eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017eb6:	d10d      	bne.n	8017ed4 <_dtoa_r+0x9a4>
 8017eb8:	2b39      	cmp	r3, #57	; 0x39
 8017eba:	d029      	beq.n	8017f10 <_dtoa_r+0x9e0>
 8017ebc:	f1ba 0f00 	cmp.w	sl, #0
 8017ec0:	dd01      	ble.n	8017ec6 <_dtoa_r+0x996>
 8017ec2:	9b06      	ldr	r3, [sp, #24]
 8017ec4:	3331      	adds	r3, #49	; 0x31
 8017ec6:	9a02      	ldr	r2, [sp, #8]
 8017ec8:	7013      	strb	r3, [r2, #0]
 8017eca:	e774      	b.n	8017db6 <_dtoa_r+0x886>
 8017ecc:	4638      	mov	r0, r7
 8017ece:	e7b8      	b.n	8017e42 <_dtoa_r+0x912>
 8017ed0:	2201      	movs	r2, #1
 8017ed2:	e7e1      	b.n	8017e98 <_dtoa_r+0x968>
 8017ed4:	f1ba 0f00 	cmp.w	sl, #0
 8017ed8:	db06      	blt.n	8017ee8 <_dtoa_r+0x9b8>
 8017eda:	9907      	ldr	r1, [sp, #28]
 8017edc:	ea41 0a0a 	orr.w	sl, r1, sl
 8017ee0:	9908      	ldr	r1, [sp, #32]
 8017ee2:	ea5a 0101 	orrs.w	r1, sl, r1
 8017ee6:	d120      	bne.n	8017f2a <_dtoa_r+0x9fa>
 8017ee8:	2a00      	cmp	r2, #0
 8017eea:	ddec      	ble.n	8017ec6 <_dtoa_r+0x996>
 8017eec:	4629      	mov	r1, r5
 8017eee:	2201      	movs	r2, #1
 8017ef0:	4630      	mov	r0, r6
 8017ef2:	9305      	str	r3, [sp, #20]
 8017ef4:	f000 fbc8 	bl	8018688 <__lshift>
 8017ef8:	4621      	mov	r1, r4
 8017efa:	4605      	mov	r5, r0
 8017efc:	f000 fc30 	bl	8018760 <__mcmp>
 8017f00:	2800      	cmp	r0, #0
 8017f02:	9b05      	ldr	r3, [sp, #20]
 8017f04:	dc02      	bgt.n	8017f0c <_dtoa_r+0x9dc>
 8017f06:	d1de      	bne.n	8017ec6 <_dtoa_r+0x996>
 8017f08:	07da      	lsls	r2, r3, #31
 8017f0a:	d5dc      	bpl.n	8017ec6 <_dtoa_r+0x996>
 8017f0c:	2b39      	cmp	r3, #57	; 0x39
 8017f0e:	d1d8      	bne.n	8017ec2 <_dtoa_r+0x992>
 8017f10:	9a02      	ldr	r2, [sp, #8]
 8017f12:	2339      	movs	r3, #57	; 0x39
 8017f14:	7013      	strb	r3, [r2, #0]
 8017f16:	4643      	mov	r3, r8
 8017f18:	4698      	mov	r8, r3
 8017f1a:	3b01      	subs	r3, #1
 8017f1c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8017f20:	2a39      	cmp	r2, #57	; 0x39
 8017f22:	d051      	beq.n	8017fc8 <_dtoa_r+0xa98>
 8017f24:	3201      	adds	r2, #1
 8017f26:	701a      	strb	r2, [r3, #0]
 8017f28:	e745      	b.n	8017db6 <_dtoa_r+0x886>
 8017f2a:	2a00      	cmp	r2, #0
 8017f2c:	dd03      	ble.n	8017f36 <_dtoa_r+0xa06>
 8017f2e:	2b39      	cmp	r3, #57	; 0x39
 8017f30:	d0ee      	beq.n	8017f10 <_dtoa_r+0x9e0>
 8017f32:	3301      	adds	r3, #1
 8017f34:	e7c7      	b.n	8017ec6 <_dtoa_r+0x996>
 8017f36:	9a05      	ldr	r2, [sp, #20]
 8017f38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017f3a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017f3e:	428a      	cmp	r2, r1
 8017f40:	d02b      	beq.n	8017f9a <_dtoa_r+0xa6a>
 8017f42:	4629      	mov	r1, r5
 8017f44:	2300      	movs	r3, #0
 8017f46:	220a      	movs	r2, #10
 8017f48:	4630      	mov	r0, r6
 8017f4a:	f000 f9ed 	bl	8018328 <__multadd>
 8017f4e:	45b9      	cmp	r9, r7
 8017f50:	4605      	mov	r5, r0
 8017f52:	f04f 0300 	mov.w	r3, #0
 8017f56:	f04f 020a 	mov.w	r2, #10
 8017f5a:	4649      	mov	r1, r9
 8017f5c:	4630      	mov	r0, r6
 8017f5e:	d107      	bne.n	8017f70 <_dtoa_r+0xa40>
 8017f60:	f000 f9e2 	bl	8018328 <__multadd>
 8017f64:	4681      	mov	r9, r0
 8017f66:	4607      	mov	r7, r0
 8017f68:	9b05      	ldr	r3, [sp, #20]
 8017f6a:	3301      	adds	r3, #1
 8017f6c:	9305      	str	r3, [sp, #20]
 8017f6e:	e774      	b.n	8017e5a <_dtoa_r+0x92a>
 8017f70:	f000 f9da 	bl	8018328 <__multadd>
 8017f74:	4639      	mov	r1, r7
 8017f76:	4681      	mov	r9, r0
 8017f78:	2300      	movs	r3, #0
 8017f7a:	220a      	movs	r2, #10
 8017f7c:	4630      	mov	r0, r6
 8017f7e:	f000 f9d3 	bl	8018328 <__multadd>
 8017f82:	4607      	mov	r7, r0
 8017f84:	e7f0      	b.n	8017f68 <_dtoa_r+0xa38>
 8017f86:	f1ba 0f00 	cmp.w	sl, #0
 8017f8a:	9a00      	ldr	r2, [sp, #0]
 8017f8c:	bfcc      	ite	gt
 8017f8e:	46d0      	movgt	r8, sl
 8017f90:	f04f 0801 	movle.w	r8, #1
 8017f94:	4490      	add	r8, r2
 8017f96:	f04f 0900 	mov.w	r9, #0
 8017f9a:	4629      	mov	r1, r5
 8017f9c:	2201      	movs	r2, #1
 8017f9e:	4630      	mov	r0, r6
 8017fa0:	9302      	str	r3, [sp, #8]
 8017fa2:	f000 fb71 	bl	8018688 <__lshift>
 8017fa6:	4621      	mov	r1, r4
 8017fa8:	4605      	mov	r5, r0
 8017faa:	f000 fbd9 	bl	8018760 <__mcmp>
 8017fae:	2800      	cmp	r0, #0
 8017fb0:	dcb1      	bgt.n	8017f16 <_dtoa_r+0x9e6>
 8017fb2:	d102      	bne.n	8017fba <_dtoa_r+0xa8a>
 8017fb4:	9b02      	ldr	r3, [sp, #8]
 8017fb6:	07db      	lsls	r3, r3, #31
 8017fb8:	d4ad      	bmi.n	8017f16 <_dtoa_r+0x9e6>
 8017fba:	4643      	mov	r3, r8
 8017fbc:	4698      	mov	r8, r3
 8017fbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017fc2:	2a30      	cmp	r2, #48	; 0x30
 8017fc4:	d0fa      	beq.n	8017fbc <_dtoa_r+0xa8c>
 8017fc6:	e6f6      	b.n	8017db6 <_dtoa_r+0x886>
 8017fc8:	9a00      	ldr	r2, [sp, #0]
 8017fca:	429a      	cmp	r2, r3
 8017fcc:	d1a4      	bne.n	8017f18 <_dtoa_r+0x9e8>
 8017fce:	f10b 0b01 	add.w	fp, fp, #1
 8017fd2:	2331      	movs	r3, #49	; 0x31
 8017fd4:	e778      	b.n	8017ec8 <_dtoa_r+0x998>
 8017fd6:	4b15      	ldr	r3, [pc, #84]	; (801802c <_dtoa_r+0xafc>)
 8017fd8:	f7ff bb12 	b.w	8017600 <_dtoa_r+0xd0>
 8017fdc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	f47f aaee 	bne.w	80175c0 <_dtoa_r+0x90>
 8017fe4:	4b12      	ldr	r3, [pc, #72]	; (8018030 <_dtoa_r+0xb00>)
 8017fe6:	f7ff bb0b 	b.w	8017600 <_dtoa_r+0xd0>
 8017fea:	f1ba 0f00 	cmp.w	sl, #0
 8017fee:	dc03      	bgt.n	8017ff8 <_dtoa_r+0xac8>
 8017ff0:	9b07      	ldr	r3, [sp, #28]
 8017ff2:	2b02      	cmp	r3, #2
 8017ff4:	f73f aec7 	bgt.w	8017d86 <_dtoa_r+0x856>
 8017ff8:	f8dd 8000 	ldr.w	r8, [sp]
 8017ffc:	4621      	mov	r1, r4
 8017ffe:	4628      	mov	r0, r5
 8018000:	f7ff fa0a 	bl	8017418 <quorem>
 8018004:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018008:	f808 3b01 	strb.w	r3, [r8], #1
 801800c:	9a00      	ldr	r2, [sp, #0]
 801800e:	eba8 0202 	sub.w	r2, r8, r2
 8018012:	4592      	cmp	sl, r2
 8018014:	ddb7      	ble.n	8017f86 <_dtoa_r+0xa56>
 8018016:	4629      	mov	r1, r5
 8018018:	2300      	movs	r3, #0
 801801a:	220a      	movs	r2, #10
 801801c:	4630      	mov	r0, r6
 801801e:	f000 f983 	bl	8018328 <__multadd>
 8018022:	4605      	mov	r5, r0
 8018024:	e7ea      	b.n	8017ffc <_dtoa_r+0xacc>
 8018026:	bf00      	nop
 8018028:	0801ca06 	.word	0x0801ca06
 801802c:	0801c8c4 	.word	0x0801c8c4
 8018030:	0801c99a 	.word	0x0801c99a

08018034 <std>:
 8018034:	2300      	movs	r3, #0
 8018036:	b510      	push	{r4, lr}
 8018038:	4604      	mov	r4, r0
 801803a:	e9c0 3300 	strd	r3, r3, [r0]
 801803e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018042:	6083      	str	r3, [r0, #8]
 8018044:	8181      	strh	r1, [r0, #12]
 8018046:	6643      	str	r3, [r0, #100]	; 0x64
 8018048:	81c2      	strh	r2, [r0, #14]
 801804a:	6183      	str	r3, [r0, #24]
 801804c:	4619      	mov	r1, r3
 801804e:	2208      	movs	r2, #8
 8018050:	305c      	adds	r0, #92	; 0x5c
 8018052:	f7fe fcff 	bl	8016a54 <memset>
 8018056:	4b05      	ldr	r3, [pc, #20]	; (801806c <std+0x38>)
 8018058:	6263      	str	r3, [r4, #36]	; 0x24
 801805a:	4b05      	ldr	r3, [pc, #20]	; (8018070 <std+0x3c>)
 801805c:	62a3      	str	r3, [r4, #40]	; 0x28
 801805e:	4b05      	ldr	r3, [pc, #20]	; (8018074 <std+0x40>)
 8018060:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018062:	4b05      	ldr	r3, [pc, #20]	; (8018078 <std+0x44>)
 8018064:	6224      	str	r4, [r4, #32]
 8018066:	6323      	str	r3, [r4, #48]	; 0x30
 8018068:	bd10      	pop	{r4, pc}
 801806a:	bf00      	nop
 801806c:	08019061 	.word	0x08019061
 8018070:	08019083 	.word	0x08019083
 8018074:	080190bb 	.word	0x080190bb
 8018078:	080190df 	.word	0x080190df

0801807c <_cleanup_r>:
 801807c:	4901      	ldr	r1, [pc, #4]	; (8018084 <_cleanup_r+0x8>)
 801807e:	f000 b8c1 	b.w	8018204 <_fwalk_reent>
 8018082:	bf00      	nop
 8018084:	080193c9 	.word	0x080193c9

08018088 <__sfmoreglue>:
 8018088:	b570      	push	{r4, r5, r6, lr}
 801808a:	1e4a      	subs	r2, r1, #1
 801808c:	2568      	movs	r5, #104	; 0x68
 801808e:	4355      	muls	r5, r2
 8018090:	460e      	mov	r6, r1
 8018092:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8018096:	f000 fcc3 	bl	8018a20 <_malloc_r>
 801809a:	4604      	mov	r4, r0
 801809c:	b140      	cbz	r0, 80180b0 <__sfmoreglue+0x28>
 801809e:	2100      	movs	r1, #0
 80180a0:	e9c0 1600 	strd	r1, r6, [r0]
 80180a4:	300c      	adds	r0, #12
 80180a6:	60a0      	str	r0, [r4, #8]
 80180a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80180ac:	f7fe fcd2 	bl	8016a54 <memset>
 80180b0:	4620      	mov	r0, r4
 80180b2:	bd70      	pop	{r4, r5, r6, pc}

080180b4 <__sfp_lock_acquire>:
 80180b4:	4801      	ldr	r0, [pc, #4]	; (80180bc <__sfp_lock_acquire+0x8>)
 80180b6:	f000 b8ca 	b.w	801824e <__retarget_lock_acquire_recursive>
 80180ba:	bf00      	nop
 80180bc:	20012d04 	.word	0x20012d04

080180c0 <__sfp_lock_release>:
 80180c0:	4801      	ldr	r0, [pc, #4]	; (80180c8 <__sfp_lock_release+0x8>)
 80180c2:	f000 b8c5 	b.w	8018250 <__retarget_lock_release_recursive>
 80180c6:	bf00      	nop
 80180c8:	20012d04 	.word	0x20012d04

080180cc <__sinit_lock_acquire>:
 80180cc:	4801      	ldr	r0, [pc, #4]	; (80180d4 <__sinit_lock_acquire+0x8>)
 80180ce:	f000 b8be 	b.w	801824e <__retarget_lock_acquire_recursive>
 80180d2:	bf00      	nop
 80180d4:	20012cff 	.word	0x20012cff

080180d8 <__sinit_lock_release>:
 80180d8:	4801      	ldr	r0, [pc, #4]	; (80180e0 <__sinit_lock_release+0x8>)
 80180da:	f000 b8b9 	b.w	8018250 <__retarget_lock_release_recursive>
 80180de:	bf00      	nop
 80180e0:	20012cff 	.word	0x20012cff

080180e4 <__sinit>:
 80180e4:	b510      	push	{r4, lr}
 80180e6:	4604      	mov	r4, r0
 80180e8:	f7ff fff0 	bl	80180cc <__sinit_lock_acquire>
 80180ec:	69a3      	ldr	r3, [r4, #24]
 80180ee:	b11b      	cbz	r3, 80180f8 <__sinit+0x14>
 80180f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80180f4:	f7ff bff0 	b.w	80180d8 <__sinit_lock_release>
 80180f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80180fc:	6523      	str	r3, [r4, #80]	; 0x50
 80180fe:	4b13      	ldr	r3, [pc, #76]	; (801814c <__sinit+0x68>)
 8018100:	4a13      	ldr	r2, [pc, #76]	; (8018150 <__sinit+0x6c>)
 8018102:	681b      	ldr	r3, [r3, #0]
 8018104:	62a2      	str	r2, [r4, #40]	; 0x28
 8018106:	42a3      	cmp	r3, r4
 8018108:	bf04      	itt	eq
 801810a:	2301      	moveq	r3, #1
 801810c:	61a3      	streq	r3, [r4, #24]
 801810e:	4620      	mov	r0, r4
 8018110:	f000 f820 	bl	8018154 <__sfp>
 8018114:	6060      	str	r0, [r4, #4]
 8018116:	4620      	mov	r0, r4
 8018118:	f000 f81c 	bl	8018154 <__sfp>
 801811c:	60a0      	str	r0, [r4, #8]
 801811e:	4620      	mov	r0, r4
 8018120:	f000 f818 	bl	8018154 <__sfp>
 8018124:	2200      	movs	r2, #0
 8018126:	60e0      	str	r0, [r4, #12]
 8018128:	2104      	movs	r1, #4
 801812a:	6860      	ldr	r0, [r4, #4]
 801812c:	f7ff ff82 	bl	8018034 <std>
 8018130:	68a0      	ldr	r0, [r4, #8]
 8018132:	2201      	movs	r2, #1
 8018134:	2109      	movs	r1, #9
 8018136:	f7ff ff7d 	bl	8018034 <std>
 801813a:	68e0      	ldr	r0, [r4, #12]
 801813c:	2202      	movs	r2, #2
 801813e:	2112      	movs	r1, #18
 8018140:	f7ff ff78 	bl	8018034 <std>
 8018144:	2301      	movs	r3, #1
 8018146:	61a3      	str	r3, [r4, #24]
 8018148:	e7d2      	b.n	80180f0 <__sinit+0xc>
 801814a:	bf00      	nop
 801814c:	0801c8b0 	.word	0x0801c8b0
 8018150:	0801807d 	.word	0x0801807d

08018154 <__sfp>:
 8018154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018156:	4607      	mov	r7, r0
 8018158:	f7ff ffac 	bl	80180b4 <__sfp_lock_acquire>
 801815c:	4b1e      	ldr	r3, [pc, #120]	; (80181d8 <__sfp+0x84>)
 801815e:	681e      	ldr	r6, [r3, #0]
 8018160:	69b3      	ldr	r3, [r6, #24]
 8018162:	b913      	cbnz	r3, 801816a <__sfp+0x16>
 8018164:	4630      	mov	r0, r6
 8018166:	f7ff ffbd 	bl	80180e4 <__sinit>
 801816a:	3648      	adds	r6, #72	; 0x48
 801816c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8018170:	3b01      	subs	r3, #1
 8018172:	d503      	bpl.n	801817c <__sfp+0x28>
 8018174:	6833      	ldr	r3, [r6, #0]
 8018176:	b30b      	cbz	r3, 80181bc <__sfp+0x68>
 8018178:	6836      	ldr	r6, [r6, #0]
 801817a:	e7f7      	b.n	801816c <__sfp+0x18>
 801817c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018180:	b9d5      	cbnz	r5, 80181b8 <__sfp+0x64>
 8018182:	4b16      	ldr	r3, [pc, #88]	; (80181dc <__sfp+0x88>)
 8018184:	60e3      	str	r3, [r4, #12]
 8018186:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801818a:	6665      	str	r5, [r4, #100]	; 0x64
 801818c:	f000 f85e 	bl	801824c <__retarget_lock_init_recursive>
 8018190:	f7ff ff96 	bl	80180c0 <__sfp_lock_release>
 8018194:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8018198:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801819c:	6025      	str	r5, [r4, #0]
 801819e:	61a5      	str	r5, [r4, #24]
 80181a0:	2208      	movs	r2, #8
 80181a2:	4629      	mov	r1, r5
 80181a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80181a8:	f7fe fc54 	bl	8016a54 <memset>
 80181ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80181b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80181b4:	4620      	mov	r0, r4
 80181b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80181b8:	3468      	adds	r4, #104	; 0x68
 80181ba:	e7d9      	b.n	8018170 <__sfp+0x1c>
 80181bc:	2104      	movs	r1, #4
 80181be:	4638      	mov	r0, r7
 80181c0:	f7ff ff62 	bl	8018088 <__sfmoreglue>
 80181c4:	4604      	mov	r4, r0
 80181c6:	6030      	str	r0, [r6, #0]
 80181c8:	2800      	cmp	r0, #0
 80181ca:	d1d5      	bne.n	8018178 <__sfp+0x24>
 80181cc:	f7ff ff78 	bl	80180c0 <__sfp_lock_release>
 80181d0:	230c      	movs	r3, #12
 80181d2:	603b      	str	r3, [r7, #0]
 80181d4:	e7ee      	b.n	80181b4 <__sfp+0x60>
 80181d6:	bf00      	nop
 80181d8:	0801c8b0 	.word	0x0801c8b0
 80181dc:	ffff0001 	.word	0xffff0001

080181e0 <fiprintf>:
 80181e0:	b40e      	push	{r1, r2, r3}
 80181e2:	b503      	push	{r0, r1, lr}
 80181e4:	4601      	mov	r1, r0
 80181e6:	ab03      	add	r3, sp, #12
 80181e8:	4805      	ldr	r0, [pc, #20]	; (8018200 <fiprintf+0x20>)
 80181ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80181ee:	6800      	ldr	r0, [r0, #0]
 80181f0:	9301      	str	r3, [sp, #4]
 80181f2:	f000 fdf5 	bl	8018de0 <_vfiprintf_r>
 80181f6:	b002      	add	sp, #8
 80181f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80181fc:	b003      	add	sp, #12
 80181fe:	4770      	bx	lr
 8018200:	20000020 	.word	0x20000020

08018204 <_fwalk_reent>:
 8018204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018208:	4606      	mov	r6, r0
 801820a:	4688      	mov	r8, r1
 801820c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018210:	2700      	movs	r7, #0
 8018212:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018216:	f1b9 0901 	subs.w	r9, r9, #1
 801821a:	d505      	bpl.n	8018228 <_fwalk_reent+0x24>
 801821c:	6824      	ldr	r4, [r4, #0]
 801821e:	2c00      	cmp	r4, #0
 8018220:	d1f7      	bne.n	8018212 <_fwalk_reent+0xe>
 8018222:	4638      	mov	r0, r7
 8018224:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018228:	89ab      	ldrh	r3, [r5, #12]
 801822a:	2b01      	cmp	r3, #1
 801822c:	d907      	bls.n	801823e <_fwalk_reent+0x3a>
 801822e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018232:	3301      	adds	r3, #1
 8018234:	d003      	beq.n	801823e <_fwalk_reent+0x3a>
 8018236:	4629      	mov	r1, r5
 8018238:	4630      	mov	r0, r6
 801823a:	47c0      	blx	r8
 801823c:	4307      	orrs	r7, r0
 801823e:	3568      	adds	r5, #104	; 0x68
 8018240:	e7e9      	b.n	8018216 <_fwalk_reent+0x12>
	...

08018244 <_localeconv_r>:
 8018244:	4800      	ldr	r0, [pc, #0]	; (8018248 <_localeconv_r+0x4>)
 8018246:	4770      	bx	lr
 8018248:	20000174 	.word	0x20000174

0801824c <__retarget_lock_init_recursive>:
 801824c:	4770      	bx	lr

0801824e <__retarget_lock_acquire_recursive>:
 801824e:	4770      	bx	lr

08018250 <__retarget_lock_release_recursive>:
 8018250:	4770      	bx	lr
	...

08018254 <malloc>:
 8018254:	4b02      	ldr	r3, [pc, #8]	; (8018260 <malloc+0xc>)
 8018256:	4601      	mov	r1, r0
 8018258:	6818      	ldr	r0, [r3, #0]
 801825a:	f000 bbe1 	b.w	8018a20 <_malloc_r>
 801825e:	bf00      	nop
 8018260:	20000020 	.word	0x20000020

08018264 <_Balloc>:
 8018264:	b570      	push	{r4, r5, r6, lr}
 8018266:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018268:	4604      	mov	r4, r0
 801826a:	460d      	mov	r5, r1
 801826c:	b976      	cbnz	r6, 801828c <_Balloc+0x28>
 801826e:	2010      	movs	r0, #16
 8018270:	f7ff fff0 	bl	8018254 <malloc>
 8018274:	4602      	mov	r2, r0
 8018276:	6260      	str	r0, [r4, #36]	; 0x24
 8018278:	b920      	cbnz	r0, 8018284 <_Balloc+0x20>
 801827a:	4b18      	ldr	r3, [pc, #96]	; (80182dc <_Balloc+0x78>)
 801827c:	4818      	ldr	r0, [pc, #96]	; (80182e0 <_Balloc+0x7c>)
 801827e:	2166      	movs	r1, #102	; 0x66
 8018280:	f7ff f8ac 	bl	80173dc <__assert_func>
 8018284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018288:	6006      	str	r6, [r0, #0]
 801828a:	60c6      	str	r6, [r0, #12]
 801828c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801828e:	68f3      	ldr	r3, [r6, #12]
 8018290:	b183      	cbz	r3, 80182b4 <_Balloc+0x50>
 8018292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018294:	68db      	ldr	r3, [r3, #12]
 8018296:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801829a:	b9b8      	cbnz	r0, 80182cc <_Balloc+0x68>
 801829c:	2101      	movs	r1, #1
 801829e:	fa01 f605 	lsl.w	r6, r1, r5
 80182a2:	1d72      	adds	r2, r6, #5
 80182a4:	0092      	lsls	r2, r2, #2
 80182a6:	4620      	mov	r0, r4
 80182a8:	f000 fb5a 	bl	8018960 <_calloc_r>
 80182ac:	b160      	cbz	r0, 80182c8 <_Balloc+0x64>
 80182ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80182b2:	e00e      	b.n	80182d2 <_Balloc+0x6e>
 80182b4:	2221      	movs	r2, #33	; 0x21
 80182b6:	2104      	movs	r1, #4
 80182b8:	4620      	mov	r0, r4
 80182ba:	f000 fb51 	bl	8018960 <_calloc_r>
 80182be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80182c0:	60f0      	str	r0, [r6, #12]
 80182c2:	68db      	ldr	r3, [r3, #12]
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d1e4      	bne.n	8018292 <_Balloc+0x2e>
 80182c8:	2000      	movs	r0, #0
 80182ca:	bd70      	pop	{r4, r5, r6, pc}
 80182cc:	6802      	ldr	r2, [r0, #0]
 80182ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80182d2:	2300      	movs	r3, #0
 80182d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80182d8:	e7f7      	b.n	80182ca <_Balloc+0x66>
 80182da:	bf00      	nop
 80182dc:	0801c8e8 	.word	0x0801c8e8
 80182e0:	0801ca78 	.word	0x0801ca78

080182e4 <_Bfree>:
 80182e4:	b570      	push	{r4, r5, r6, lr}
 80182e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80182e8:	4605      	mov	r5, r0
 80182ea:	460c      	mov	r4, r1
 80182ec:	b976      	cbnz	r6, 801830c <_Bfree+0x28>
 80182ee:	2010      	movs	r0, #16
 80182f0:	f7ff ffb0 	bl	8018254 <malloc>
 80182f4:	4602      	mov	r2, r0
 80182f6:	6268      	str	r0, [r5, #36]	; 0x24
 80182f8:	b920      	cbnz	r0, 8018304 <_Bfree+0x20>
 80182fa:	4b09      	ldr	r3, [pc, #36]	; (8018320 <_Bfree+0x3c>)
 80182fc:	4809      	ldr	r0, [pc, #36]	; (8018324 <_Bfree+0x40>)
 80182fe:	218a      	movs	r1, #138	; 0x8a
 8018300:	f7ff f86c 	bl	80173dc <__assert_func>
 8018304:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018308:	6006      	str	r6, [r0, #0]
 801830a:	60c6      	str	r6, [r0, #12]
 801830c:	b13c      	cbz	r4, 801831e <_Bfree+0x3a>
 801830e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018310:	6862      	ldr	r2, [r4, #4]
 8018312:	68db      	ldr	r3, [r3, #12]
 8018314:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018318:	6021      	str	r1, [r4, #0]
 801831a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801831e:	bd70      	pop	{r4, r5, r6, pc}
 8018320:	0801c8e8 	.word	0x0801c8e8
 8018324:	0801ca78 	.word	0x0801ca78

08018328 <__multadd>:
 8018328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801832c:	690e      	ldr	r6, [r1, #16]
 801832e:	4607      	mov	r7, r0
 8018330:	4698      	mov	r8, r3
 8018332:	460c      	mov	r4, r1
 8018334:	f101 0014 	add.w	r0, r1, #20
 8018338:	2300      	movs	r3, #0
 801833a:	6805      	ldr	r5, [r0, #0]
 801833c:	b2a9      	uxth	r1, r5
 801833e:	fb02 8101 	mla	r1, r2, r1, r8
 8018342:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8018346:	0c2d      	lsrs	r5, r5, #16
 8018348:	fb02 c505 	mla	r5, r2, r5, ip
 801834c:	b289      	uxth	r1, r1
 801834e:	3301      	adds	r3, #1
 8018350:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8018354:	429e      	cmp	r6, r3
 8018356:	f840 1b04 	str.w	r1, [r0], #4
 801835a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801835e:	dcec      	bgt.n	801833a <__multadd+0x12>
 8018360:	f1b8 0f00 	cmp.w	r8, #0
 8018364:	d022      	beq.n	80183ac <__multadd+0x84>
 8018366:	68a3      	ldr	r3, [r4, #8]
 8018368:	42b3      	cmp	r3, r6
 801836a:	dc19      	bgt.n	80183a0 <__multadd+0x78>
 801836c:	6861      	ldr	r1, [r4, #4]
 801836e:	4638      	mov	r0, r7
 8018370:	3101      	adds	r1, #1
 8018372:	f7ff ff77 	bl	8018264 <_Balloc>
 8018376:	4605      	mov	r5, r0
 8018378:	b928      	cbnz	r0, 8018386 <__multadd+0x5e>
 801837a:	4602      	mov	r2, r0
 801837c:	4b0d      	ldr	r3, [pc, #52]	; (80183b4 <__multadd+0x8c>)
 801837e:	480e      	ldr	r0, [pc, #56]	; (80183b8 <__multadd+0x90>)
 8018380:	21b5      	movs	r1, #181	; 0xb5
 8018382:	f7ff f82b 	bl	80173dc <__assert_func>
 8018386:	6922      	ldr	r2, [r4, #16]
 8018388:	3202      	adds	r2, #2
 801838a:	f104 010c 	add.w	r1, r4, #12
 801838e:	0092      	lsls	r2, r2, #2
 8018390:	300c      	adds	r0, #12
 8018392:	f7fe fb37 	bl	8016a04 <memcpy>
 8018396:	4621      	mov	r1, r4
 8018398:	4638      	mov	r0, r7
 801839a:	f7ff ffa3 	bl	80182e4 <_Bfree>
 801839e:	462c      	mov	r4, r5
 80183a0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80183a4:	3601      	adds	r6, #1
 80183a6:	f8c3 8014 	str.w	r8, [r3, #20]
 80183aa:	6126      	str	r6, [r4, #16]
 80183ac:	4620      	mov	r0, r4
 80183ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80183b2:	bf00      	nop
 80183b4:	0801ca06 	.word	0x0801ca06
 80183b8:	0801ca78 	.word	0x0801ca78

080183bc <__hi0bits>:
 80183bc:	0c03      	lsrs	r3, r0, #16
 80183be:	041b      	lsls	r3, r3, #16
 80183c0:	b9d3      	cbnz	r3, 80183f8 <__hi0bits+0x3c>
 80183c2:	0400      	lsls	r0, r0, #16
 80183c4:	2310      	movs	r3, #16
 80183c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80183ca:	bf04      	itt	eq
 80183cc:	0200      	lsleq	r0, r0, #8
 80183ce:	3308      	addeq	r3, #8
 80183d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80183d4:	bf04      	itt	eq
 80183d6:	0100      	lsleq	r0, r0, #4
 80183d8:	3304      	addeq	r3, #4
 80183da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80183de:	bf04      	itt	eq
 80183e0:	0080      	lsleq	r0, r0, #2
 80183e2:	3302      	addeq	r3, #2
 80183e4:	2800      	cmp	r0, #0
 80183e6:	db05      	blt.n	80183f4 <__hi0bits+0x38>
 80183e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80183ec:	f103 0301 	add.w	r3, r3, #1
 80183f0:	bf08      	it	eq
 80183f2:	2320      	moveq	r3, #32
 80183f4:	4618      	mov	r0, r3
 80183f6:	4770      	bx	lr
 80183f8:	2300      	movs	r3, #0
 80183fa:	e7e4      	b.n	80183c6 <__hi0bits+0xa>

080183fc <__lo0bits>:
 80183fc:	6803      	ldr	r3, [r0, #0]
 80183fe:	f013 0207 	ands.w	r2, r3, #7
 8018402:	4601      	mov	r1, r0
 8018404:	d00b      	beq.n	801841e <__lo0bits+0x22>
 8018406:	07da      	lsls	r2, r3, #31
 8018408:	d424      	bmi.n	8018454 <__lo0bits+0x58>
 801840a:	0798      	lsls	r0, r3, #30
 801840c:	bf49      	itett	mi
 801840e:	085b      	lsrmi	r3, r3, #1
 8018410:	089b      	lsrpl	r3, r3, #2
 8018412:	2001      	movmi	r0, #1
 8018414:	600b      	strmi	r3, [r1, #0]
 8018416:	bf5c      	itt	pl
 8018418:	600b      	strpl	r3, [r1, #0]
 801841a:	2002      	movpl	r0, #2
 801841c:	4770      	bx	lr
 801841e:	b298      	uxth	r0, r3
 8018420:	b9b0      	cbnz	r0, 8018450 <__lo0bits+0x54>
 8018422:	0c1b      	lsrs	r3, r3, #16
 8018424:	2010      	movs	r0, #16
 8018426:	f013 0fff 	tst.w	r3, #255	; 0xff
 801842a:	bf04      	itt	eq
 801842c:	0a1b      	lsreq	r3, r3, #8
 801842e:	3008      	addeq	r0, #8
 8018430:	071a      	lsls	r2, r3, #28
 8018432:	bf04      	itt	eq
 8018434:	091b      	lsreq	r3, r3, #4
 8018436:	3004      	addeq	r0, #4
 8018438:	079a      	lsls	r2, r3, #30
 801843a:	bf04      	itt	eq
 801843c:	089b      	lsreq	r3, r3, #2
 801843e:	3002      	addeq	r0, #2
 8018440:	07da      	lsls	r2, r3, #31
 8018442:	d403      	bmi.n	801844c <__lo0bits+0x50>
 8018444:	085b      	lsrs	r3, r3, #1
 8018446:	f100 0001 	add.w	r0, r0, #1
 801844a:	d005      	beq.n	8018458 <__lo0bits+0x5c>
 801844c:	600b      	str	r3, [r1, #0]
 801844e:	4770      	bx	lr
 8018450:	4610      	mov	r0, r2
 8018452:	e7e8      	b.n	8018426 <__lo0bits+0x2a>
 8018454:	2000      	movs	r0, #0
 8018456:	4770      	bx	lr
 8018458:	2020      	movs	r0, #32
 801845a:	4770      	bx	lr

0801845c <__i2b>:
 801845c:	b510      	push	{r4, lr}
 801845e:	460c      	mov	r4, r1
 8018460:	2101      	movs	r1, #1
 8018462:	f7ff feff 	bl	8018264 <_Balloc>
 8018466:	4602      	mov	r2, r0
 8018468:	b928      	cbnz	r0, 8018476 <__i2b+0x1a>
 801846a:	4b05      	ldr	r3, [pc, #20]	; (8018480 <__i2b+0x24>)
 801846c:	4805      	ldr	r0, [pc, #20]	; (8018484 <__i2b+0x28>)
 801846e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8018472:	f7fe ffb3 	bl	80173dc <__assert_func>
 8018476:	2301      	movs	r3, #1
 8018478:	6144      	str	r4, [r0, #20]
 801847a:	6103      	str	r3, [r0, #16]
 801847c:	bd10      	pop	{r4, pc}
 801847e:	bf00      	nop
 8018480:	0801ca06 	.word	0x0801ca06
 8018484:	0801ca78 	.word	0x0801ca78

08018488 <__multiply>:
 8018488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801848c:	4614      	mov	r4, r2
 801848e:	690a      	ldr	r2, [r1, #16]
 8018490:	6923      	ldr	r3, [r4, #16]
 8018492:	429a      	cmp	r2, r3
 8018494:	bfb8      	it	lt
 8018496:	460b      	movlt	r3, r1
 8018498:	460d      	mov	r5, r1
 801849a:	bfbc      	itt	lt
 801849c:	4625      	movlt	r5, r4
 801849e:	461c      	movlt	r4, r3
 80184a0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80184a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80184a8:	68ab      	ldr	r3, [r5, #8]
 80184aa:	6869      	ldr	r1, [r5, #4]
 80184ac:	eb0a 0709 	add.w	r7, sl, r9
 80184b0:	42bb      	cmp	r3, r7
 80184b2:	b085      	sub	sp, #20
 80184b4:	bfb8      	it	lt
 80184b6:	3101      	addlt	r1, #1
 80184b8:	f7ff fed4 	bl	8018264 <_Balloc>
 80184bc:	b930      	cbnz	r0, 80184cc <__multiply+0x44>
 80184be:	4602      	mov	r2, r0
 80184c0:	4b42      	ldr	r3, [pc, #264]	; (80185cc <__multiply+0x144>)
 80184c2:	4843      	ldr	r0, [pc, #268]	; (80185d0 <__multiply+0x148>)
 80184c4:	f240 115d 	movw	r1, #349	; 0x15d
 80184c8:	f7fe ff88 	bl	80173dc <__assert_func>
 80184cc:	f100 0614 	add.w	r6, r0, #20
 80184d0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80184d4:	4633      	mov	r3, r6
 80184d6:	2200      	movs	r2, #0
 80184d8:	4543      	cmp	r3, r8
 80184da:	d31e      	bcc.n	801851a <__multiply+0x92>
 80184dc:	f105 0c14 	add.w	ip, r5, #20
 80184e0:	f104 0314 	add.w	r3, r4, #20
 80184e4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80184e8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80184ec:	9202      	str	r2, [sp, #8]
 80184ee:	ebac 0205 	sub.w	r2, ip, r5
 80184f2:	3a15      	subs	r2, #21
 80184f4:	f022 0203 	bic.w	r2, r2, #3
 80184f8:	3204      	adds	r2, #4
 80184fa:	f105 0115 	add.w	r1, r5, #21
 80184fe:	458c      	cmp	ip, r1
 8018500:	bf38      	it	cc
 8018502:	2204      	movcc	r2, #4
 8018504:	9201      	str	r2, [sp, #4]
 8018506:	9a02      	ldr	r2, [sp, #8]
 8018508:	9303      	str	r3, [sp, #12]
 801850a:	429a      	cmp	r2, r3
 801850c:	d808      	bhi.n	8018520 <__multiply+0x98>
 801850e:	2f00      	cmp	r7, #0
 8018510:	dc55      	bgt.n	80185be <__multiply+0x136>
 8018512:	6107      	str	r7, [r0, #16]
 8018514:	b005      	add	sp, #20
 8018516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801851a:	f843 2b04 	str.w	r2, [r3], #4
 801851e:	e7db      	b.n	80184d8 <__multiply+0x50>
 8018520:	f8b3 a000 	ldrh.w	sl, [r3]
 8018524:	f1ba 0f00 	cmp.w	sl, #0
 8018528:	d020      	beq.n	801856c <__multiply+0xe4>
 801852a:	f105 0e14 	add.w	lr, r5, #20
 801852e:	46b1      	mov	r9, r6
 8018530:	2200      	movs	r2, #0
 8018532:	f85e 4b04 	ldr.w	r4, [lr], #4
 8018536:	f8d9 b000 	ldr.w	fp, [r9]
 801853a:	b2a1      	uxth	r1, r4
 801853c:	fa1f fb8b 	uxth.w	fp, fp
 8018540:	fb0a b101 	mla	r1, sl, r1, fp
 8018544:	4411      	add	r1, r2
 8018546:	f8d9 2000 	ldr.w	r2, [r9]
 801854a:	0c24      	lsrs	r4, r4, #16
 801854c:	0c12      	lsrs	r2, r2, #16
 801854e:	fb0a 2404 	mla	r4, sl, r4, r2
 8018552:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8018556:	b289      	uxth	r1, r1
 8018558:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801855c:	45f4      	cmp	ip, lr
 801855e:	f849 1b04 	str.w	r1, [r9], #4
 8018562:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8018566:	d8e4      	bhi.n	8018532 <__multiply+0xaa>
 8018568:	9901      	ldr	r1, [sp, #4]
 801856a:	5072      	str	r2, [r6, r1]
 801856c:	9a03      	ldr	r2, [sp, #12]
 801856e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8018572:	3304      	adds	r3, #4
 8018574:	f1b9 0f00 	cmp.w	r9, #0
 8018578:	d01f      	beq.n	80185ba <__multiply+0x132>
 801857a:	6834      	ldr	r4, [r6, #0]
 801857c:	f105 0114 	add.w	r1, r5, #20
 8018580:	46b6      	mov	lr, r6
 8018582:	f04f 0a00 	mov.w	sl, #0
 8018586:	880a      	ldrh	r2, [r1, #0]
 8018588:	f8be b002 	ldrh.w	fp, [lr, #2]
 801858c:	fb09 b202 	mla	r2, r9, r2, fp
 8018590:	4492      	add	sl, r2
 8018592:	b2a4      	uxth	r4, r4
 8018594:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8018598:	f84e 4b04 	str.w	r4, [lr], #4
 801859c:	f851 4b04 	ldr.w	r4, [r1], #4
 80185a0:	f8be 2000 	ldrh.w	r2, [lr]
 80185a4:	0c24      	lsrs	r4, r4, #16
 80185a6:	fb09 2404 	mla	r4, r9, r4, r2
 80185aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80185ae:	458c      	cmp	ip, r1
 80185b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80185b4:	d8e7      	bhi.n	8018586 <__multiply+0xfe>
 80185b6:	9a01      	ldr	r2, [sp, #4]
 80185b8:	50b4      	str	r4, [r6, r2]
 80185ba:	3604      	adds	r6, #4
 80185bc:	e7a3      	b.n	8018506 <__multiply+0x7e>
 80185be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d1a5      	bne.n	8018512 <__multiply+0x8a>
 80185c6:	3f01      	subs	r7, #1
 80185c8:	e7a1      	b.n	801850e <__multiply+0x86>
 80185ca:	bf00      	nop
 80185cc:	0801ca06 	.word	0x0801ca06
 80185d0:	0801ca78 	.word	0x0801ca78

080185d4 <__pow5mult>:
 80185d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80185d8:	4615      	mov	r5, r2
 80185da:	f012 0203 	ands.w	r2, r2, #3
 80185de:	4606      	mov	r6, r0
 80185e0:	460f      	mov	r7, r1
 80185e2:	d007      	beq.n	80185f4 <__pow5mult+0x20>
 80185e4:	4c25      	ldr	r4, [pc, #148]	; (801867c <__pow5mult+0xa8>)
 80185e6:	3a01      	subs	r2, #1
 80185e8:	2300      	movs	r3, #0
 80185ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80185ee:	f7ff fe9b 	bl	8018328 <__multadd>
 80185f2:	4607      	mov	r7, r0
 80185f4:	10ad      	asrs	r5, r5, #2
 80185f6:	d03d      	beq.n	8018674 <__pow5mult+0xa0>
 80185f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80185fa:	b97c      	cbnz	r4, 801861c <__pow5mult+0x48>
 80185fc:	2010      	movs	r0, #16
 80185fe:	f7ff fe29 	bl	8018254 <malloc>
 8018602:	4602      	mov	r2, r0
 8018604:	6270      	str	r0, [r6, #36]	; 0x24
 8018606:	b928      	cbnz	r0, 8018614 <__pow5mult+0x40>
 8018608:	4b1d      	ldr	r3, [pc, #116]	; (8018680 <__pow5mult+0xac>)
 801860a:	481e      	ldr	r0, [pc, #120]	; (8018684 <__pow5mult+0xb0>)
 801860c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8018610:	f7fe fee4 	bl	80173dc <__assert_func>
 8018614:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018618:	6004      	str	r4, [r0, #0]
 801861a:	60c4      	str	r4, [r0, #12]
 801861c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018620:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018624:	b94c      	cbnz	r4, 801863a <__pow5mult+0x66>
 8018626:	f240 2171 	movw	r1, #625	; 0x271
 801862a:	4630      	mov	r0, r6
 801862c:	f7ff ff16 	bl	801845c <__i2b>
 8018630:	2300      	movs	r3, #0
 8018632:	f8c8 0008 	str.w	r0, [r8, #8]
 8018636:	4604      	mov	r4, r0
 8018638:	6003      	str	r3, [r0, #0]
 801863a:	f04f 0900 	mov.w	r9, #0
 801863e:	07eb      	lsls	r3, r5, #31
 8018640:	d50a      	bpl.n	8018658 <__pow5mult+0x84>
 8018642:	4639      	mov	r1, r7
 8018644:	4622      	mov	r2, r4
 8018646:	4630      	mov	r0, r6
 8018648:	f7ff ff1e 	bl	8018488 <__multiply>
 801864c:	4639      	mov	r1, r7
 801864e:	4680      	mov	r8, r0
 8018650:	4630      	mov	r0, r6
 8018652:	f7ff fe47 	bl	80182e4 <_Bfree>
 8018656:	4647      	mov	r7, r8
 8018658:	106d      	asrs	r5, r5, #1
 801865a:	d00b      	beq.n	8018674 <__pow5mult+0xa0>
 801865c:	6820      	ldr	r0, [r4, #0]
 801865e:	b938      	cbnz	r0, 8018670 <__pow5mult+0x9c>
 8018660:	4622      	mov	r2, r4
 8018662:	4621      	mov	r1, r4
 8018664:	4630      	mov	r0, r6
 8018666:	f7ff ff0f 	bl	8018488 <__multiply>
 801866a:	6020      	str	r0, [r4, #0]
 801866c:	f8c0 9000 	str.w	r9, [r0]
 8018670:	4604      	mov	r4, r0
 8018672:	e7e4      	b.n	801863e <__pow5mult+0x6a>
 8018674:	4638      	mov	r0, r7
 8018676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801867a:	bf00      	nop
 801867c:	0801cbc8 	.word	0x0801cbc8
 8018680:	0801c8e8 	.word	0x0801c8e8
 8018684:	0801ca78 	.word	0x0801ca78

08018688 <__lshift>:
 8018688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801868c:	460c      	mov	r4, r1
 801868e:	6849      	ldr	r1, [r1, #4]
 8018690:	6923      	ldr	r3, [r4, #16]
 8018692:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018696:	68a3      	ldr	r3, [r4, #8]
 8018698:	4607      	mov	r7, r0
 801869a:	4691      	mov	r9, r2
 801869c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80186a0:	f108 0601 	add.w	r6, r8, #1
 80186a4:	42b3      	cmp	r3, r6
 80186a6:	db0b      	blt.n	80186c0 <__lshift+0x38>
 80186a8:	4638      	mov	r0, r7
 80186aa:	f7ff fddb 	bl	8018264 <_Balloc>
 80186ae:	4605      	mov	r5, r0
 80186b0:	b948      	cbnz	r0, 80186c6 <__lshift+0x3e>
 80186b2:	4602      	mov	r2, r0
 80186b4:	4b28      	ldr	r3, [pc, #160]	; (8018758 <__lshift+0xd0>)
 80186b6:	4829      	ldr	r0, [pc, #164]	; (801875c <__lshift+0xd4>)
 80186b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80186bc:	f7fe fe8e 	bl	80173dc <__assert_func>
 80186c0:	3101      	adds	r1, #1
 80186c2:	005b      	lsls	r3, r3, #1
 80186c4:	e7ee      	b.n	80186a4 <__lshift+0x1c>
 80186c6:	2300      	movs	r3, #0
 80186c8:	f100 0114 	add.w	r1, r0, #20
 80186cc:	f100 0210 	add.w	r2, r0, #16
 80186d0:	4618      	mov	r0, r3
 80186d2:	4553      	cmp	r3, sl
 80186d4:	db33      	blt.n	801873e <__lshift+0xb6>
 80186d6:	6920      	ldr	r0, [r4, #16]
 80186d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80186dc:	f104 0314 	add.w	r3, r4, #20
 80186e0:	f019 091f 	ands.w	r9, r9, #31
 80186e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80186e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80186ec:	d02b      	beq.n	8018746 <__lshift+0xbe>
 80186ee:	f1c9 0e20 	rsb	lr, r9, #32
 80186f2:	468a      	mov	sl, r1
 80186f4:	2200      	movs	r2, #0
 80186f6:	6818      	ldr	r0, [r3, #0]
 80186f8:	fa00 f009 	lsl.w	r0, r0, r9
 80186fc:	4302      	orrs	r2, r0
 80186fe:	f84a 2b04 	str.w	r2, [sl], #4
 8018702:	f853 2b04 	ldr.w	r2, [r3], #4
 8018706:	459c      	cmp	ip, r3
 8018708:	fa22 f20e 	lsr.w	r2, r2, lr
 801870c:	d8f3      	bhi.n	80186f6 <__lshift+0x6e>
 801870e:	ebac 0304 	sub.w	r3, ip, r4
 8018712:	3b15      	subs	r3, #21
 8018714:	f023 0303 	bic.w	r3, r3, #3
 8018718:	3304      	adds	r3, #4
 801871a:	f104 0015 	add.w	r0, r4, #21
 801871e:	4584      	cmp	ip, r0
 8018720:	bf38      	it	cc
 8018722:	2304      	movcc	r3, #4
 8018724:	50ca      	str	r2, [r1, r3]
 8018726:	b10a      	cbz	r2, 801872c <__lshift+0xa4>
 8018728:	f108 0602 	add.w	r6, r8, #2
 801872c:	3e01      	subs	r6, #1
 801872e:	4638      	mov	r0, r7
 8018730:	612e      	str	r6, [r5, #16]
 8018732:	4621      	mov	r1, r4
 8018734:	f7ff fdd6 	bl	80182e4 <_Bfree>
 8018738:	4628      	mov	r0, r5
 801873a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801873e:	f842 0f04 	str.w	r0, [r2, #4]!
 8018742:	3301      	adds	r3, #1
 8018744:	e7c5      	b.n	80186d2 <__lshift+0x4a>
 8018746:	3904      	subs	r1, #4
 8018748:	f853 2b04 	ldr.w	r2, [r3], #4
 801874c:	f841 2f04 	str.w	r2, [r1, #4]!
 8018750:	459c      	cmp	ip, r3
 8018752:	d8f9      	bhi.n	8018748 <__lshift+0xc0>
 8018754:	e7ea      	b.n	801872c <__lshift+0xa4>
 8018756:	bf00      	nop
 8018758:	0801ca06 	.word	0x0801ca06
 801875c:	0801ca78 	.word	0x0801ca78

08018760 <__mcmp>:
 8018760:	b530      	push	{r4, r5, lr}
 8018762:	6902      	ldr	r2, [r0, #16]
 8018764:	690c      	ldr	r4, [r1, #16]
 8018766:	1b12      	subs	r2, r2, r4
 8018768:	d10e      	bne.n	8018788 <__mcmp+0x28>
 801876a:	f100 0314 	add.w	r3, r0, #20
 801876e:	3114      	adds	r1, #20
 8018770:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018774:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018778:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801877c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018780:	42a5      	cmp	r5, r4
 8018782:	d003      	beq.n	801878c <__mcmp+0x2c>
 8018784:	d305      	bcc.n	8018792 <__mcmp+0x32>
 8018786:	2201      	movs	r2, #1
 8018788:	4610      	mov	r0, r2
 801878a:	bd30      	pop	{r4, r5, pc}
 801878c:	4283      	cmp	r3, r0
 801878e:	d3f3      	bcc.n	8018778 <__mcmp+0x18>
 8018790:	e7fa      	b.n	8018788 <__mcmp+0x28>
 8018792:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018796:	e7f7      	b.n	8018788 <__mcmp+0x28>

08018798 <__mdiff>:
 8018798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801879c:	460c      	mov	r4, r1
 801879e:	4606      	mov	r6, r0
 80187a0:	4611      	mov	r1, r2
 80187a2:	4620      	mov	r0, r4
 80187a4:	4617      	mov	r7, r2
 80187a6:	f7ff ffdb 	bl	8018760 <__mcmp>
 80187aa:	1e05      	subs	r5, r0, #0
 80187ac:	d110      	bne.n	80187d0 <__mdiff+0x38>
 80187ae:	4629      	mov	r1, r5
 80187b0:	4630      	mov	r0, r6
 80187b2:	f7ff fd57 	bl	8018264 <_Balloc>
 80187b6:	b930      	cbnz	r0, 80187c6 <__mdiff+0x2e>
 80187b8:	4b39      	ldr	r3, [pc, #228]	; (80188a0 <__mdiff+0x108>)
 80187ba:	4602      	mov	r2, r0
 80187bc:	f240 2132 	movw	r1, #562	; 0x232
 80187c0:	4838      	ldr	r0, [pc, #224]	; (80188a4 <__mdiff+0x10c>)
 80187c2:	f7fe fe0b 	bl	80173dc <__assert_func>
 80187c6:	2301      	movs	r3, #1
 80187c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80187cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187d0:	bfa4      	itt	ge
 80187d2:	463b      	movge	r3, r7
 80187d4:	4627      	movge	r7, r4
 80187d6:	4630      	mov	r0, r6
 80187d8:	6879      	ldr	r1, [r7, #4]
 80187da:	bfa6      	itte	ge
 80187dc:	461c      	movge	r4, r3
 80187de:	2500      	movge	r5, #0
 80187e0:	2501      	movlt	r5, #1
 80187e2:	f7ff fd3f 	bl	8018264 <_Balloc>
 80187e6:	b920      	cbnz	r0, 80187f2 <__mdiff+0x5a>
 80187e8:	4b2d      	ldr	r3, [pc, #180]	; (80188a0 <__mdiff+0x108>)
 80187ea:	4602      	mov	r2, r0
 80187ec:	f44f 7110 	mov.w	r1, #576	; 0x240
 80187f0:	e7e6      	b.n	80187c0 <__mdiff+0x28>
 80187f2:	693e      	ldr	r6, [r7, #16]
 80187f4:	60c5      	str	r5, [r0, #12]
 80187f6:	6925      	ldr	r5, [r4, #16]
 80187f8:	f107 0114 	add.w	r1, r7, #20
 80187fc:	f104 0914 	add.w	r9, r4, #20
 8018800:	f100 0e14 	add.w	lr, r0, #20
 8018804:	f107 0210 	add.w	r2, r7, #16
 8018808:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801880c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8018810:	46f2      	mov	sl, lr
 8018812:	2700      	movs	r7, #0
 8018814:	f859 3b04 	ldr.w	r3, [r9], #4
 8018818:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801881c:	fa1f f883 	uxth.w	r8, r3
 8018820:	fa17 f78b 	uxtah	r7, r7, fp
 8018824:	0c1b      	lsrs	r3, r3, #16
 8018826:	eba7 0808 	sub.w	r8, r7, r8
 801882a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801882e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018832:	fa1f f888 	uxth.w	r8, r8
 8018836:	141f      	asrs	r7, r3, #16
 8018838:	454d      	cmp	r5, r9
 801883a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801883e:	f84a 3b04 	str.w	r3, [sl], #4
 8018842:	d8e7      	bhi.n	8018814 <__mdiff+0x7c>
 8018844:	1b2b      	subs	r3, r5, r4
 8018846:	3b15      	subs	r3, #21
 8018848:	f023 0303 	bic.w	r3, r3, #3
 801884c:	3304      	adds	r3, #4
 801884e:	3415      	adds	r4, #21
 8018850:	42a5      	cmp	r5, r4
 8018852:	bf38      	it	cc
 8018854:	2304      	movcc	r3, #4
 8018856:	4419      	add	r1, r3
 8018858:	4473      	add	r3, lr
 801885a:	469e      	mov	lr, r3
 801885c:	460d      	mov	r5, r1
 801885e:	4565      	cmp	r5, ip
 8018860:	d30e      	bcc.n	8018880 <__mdiff+0xe8>
 8018862:	f10c 0203 	add.w	r2, ip, #3
 8018866:	1a52      	subs	r2, r2, r1
 8018868:	f022 0203 	bic.w	r2, r2, #3
 801886c:	3903      	subs	r1, #3
 801886e:	458c      	cmp	ip, r1
 8018870:	bf38      	it	cc
 8018872:	2200      	movcc	r2, #0
 8018874:	441a      	add	r2, r3
 8018876:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801887a:	b17b      	cbz	r3, 801889c <__mdiff+0x104>
 801887c:	6106      	str	r6, [r0, #16]
 801887e:	e7a5      	b.n	80187cc <__mdiff+0x34>
 8018880:	f855 8b04 	ldr.w	r8, [r5], #4
 8018884:	fa17 f488 	uxtah	r4, r7, r8
 8018888:	1422      	asrs	r2, r4, #16
 801888a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801888e:	b2a4      	uxth	r4, r4
 8018890:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8018894:	f84e 4b04 	str.w	r4, [lr], #4
 8018898:	1417      	asrs	r7, r2, #16
 801889a:	e7e0      	b.n	801885e <__mdiff+0xc6>
 801889c:	3e01      	subs	r6, #1
 801889e:	e7ea      	b.n	8018876 <__mdiff+0xde>
 80188a0:	0801ca06 	.word	0x0801ca06
 80188a4:	0801ca78 	.word	0x0801ca78

080188a8 <__d2b>:
 80188a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80188ac:	4689      	mov	r9, r1
 80188ae:	2101      	movs	r1, #1
 80188b0:	ec57 6b10 	vmov	r6, r7, d0
 80188b4:	4690      	mov	r8, r2
 80188b6:	f7ff fcd5 	bl	8018264 <_Balloc>
 80188ba:	4604      	mov	r4, r0
 80188bc:	b930      	cbnz	r0, 80188cc <__d2b+0x24>
 80188be:	4602      	mov	r2, r0
 80188c0:	4b25      	ldr	r3, [pc, #148]	; (8018958 <__d2b+0xb0>)
 80188c2:	4826      	ldr	r0, [pc, #152]	; (801895c <__d2b+0xb4>)
 80188c4:	f240 310a 	movw	r1, #778	; 0x30a
 80188c8:	f7fe fd88 	bl	80173dc <__assert_func>
 80188cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80188d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80188d4:	bb35      	cbnz	r5, 8018924 <__d2b+0x7c>
 80188d6:	2e00      	cmp	r6, #0
 80188d8:	9301      	str	r3, [sp, #4]
 80188da:	d028      	beq.n	801892e <__d2b+0x86>
 80188dc:	4668      	mov	r0, sp
 80188de:	9600      	str	r6, [sp, #0]
 80188e0:	f7ff fd8c 	bl	80183fc <__lo0bits>
 80188e4:	9900      	ldr	r1, [sp, #0]
 80188e6:	b300      	cbz	r0, 801892a <__d2b+0x82>
 80188e8:	9a01      	ldr	r2, [sp, #4]
 80188ea:	f1c0 0320 	rsb	r3, r0, #32
 80188ee:	fa02 f303 	lsl.w	r3, r2, r3
 80188f2:	430b      	orrs	r3, r1
 80188f4:	40c2      	lsrs	r2, r0
 80188f6:	6163      	str	r3, [r4, #20]
 80188f8:	9201      	str	r2, [sp, #4]
 80188fa:	9b01      	ldr	r3, [sp, #4]
 80188fc:	61a3      	str	r3, [r4, #24]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	bf14      	ite	ne
 8018902:	2202      	movne	r2, #2
 8018904:	2201      	moveq	r2, #1
 8018906:	6122      	str	r2, [r4, #16]
 8018908:	b1d5      	cbz	r5, 8018940 <__d2b+0x98>
 801890a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801890e:	4405      	add	r5, r0
 8018910:	f8c9 5000 	str.w	r5, [r9]
 8018914:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018918:	f8c8 0000 	str.w	r0, [r8]
 801891c:	4620      	mov	r0, r4
 801891e:	b003      	add	sp, #12
 8018920:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018924:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018928:	e7d5      	b.n	80188d6 <__d2b+0x2e>
 801892a:	6161      	str	r1, [r4, #20]
 801892c:	e7e5      	b.n	80188fa <__d2b+0x52>
 801892e:	a801      	add	r0, sp, #4
 8018930:	f7ff fd64 	bl	80183fc <__lo0bits>
 8018934:	9b01      	ldr	r3, [sp, #4]
 8018936:	6163      	str	r3, [r4, #20]
 8018938:	2201      	movs	r2, #1
 801893a:	6122      	str	r2, [r4, #16]
 801893c:	3020      	adds	r0, #32
 801893e:	e7e3      	b.n	8018908 <__d2b+0x60>
 8018940:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018944:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018948:	f8c9 0000 	str.w	r0, [r9]
 801894c:	6918      	ldr	r0, [r3, #16]
 801894e:	f7ff fd35 	bl	80183bc <__hi0bits>
 8018952:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018956:	e7df      	b.n	8018918 <__d2b+0x70>
 8018958:	0801ca06 	.word	0x0801ca06
 801895c:	0801ca78 	.word	0x0801ca78

08018960 <_calloc_r>:
 8018960:	b513      	push	{r0, r1, r4, lr}
 8018962:	434a      	muls	r2, r1
 8018964:	4611      	mov	r1, r2
 8018966:	9201      	str	r2, [sp, #4]
 8018968:	f000 f85a 	bl	8018a20 <_malloc_r>
 801896c:	4604      	mov	r4, r0
 801896e:	b118      	cbz	r0, 8018978 <_calloc_r+0x18>
 8018970:	9a01      	ldr	r2, [sp, #4]
 8018972:	2100      	movs	r1, #0
 8018974:	f7fe f86e 	bl	8016a54 <memset>
 8018978:	4620      	mov	r0, r4
 801897a:	b002      	add	sp, #8
 801897c:	bd10      	pop	{r4, pc}
	...

08018980 <_free_r>:
 8018980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018982:	2900      	cmp	r1, #0
 8018984:	d048      	beq.n	8018a18 <_free_r+0x98>
 8018986:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801898a:	9001      	str	r0, [sp, #4]
 801898c:	2b00      	cmp	r3, #0
 801898e:	f1a1 0404 	sub.w	r4, r1, #4
 8018992:	bfb8      	it	lt
 8018994:	18e4      	addlt	r4, r4, r3
 8018996:	f000 fddb 	bl	8019550 <__malloc_lock>
 801899a:	4a20      	ldr	r2, [pc, #128]	; (8018a1c <_free_r+0x9c>)
 801899c:	9801      	ldr	r0, [sp, #4]
 801899e:	6813      	ldr	r3, [r2, #0]
 80189a0:	4615      	mov	r5, r2
 80189a2:	b933      	cbnz	r3, 80189b2 <_free_r+0x32>
 80189a4:	6063      	str	r3, [r4, #4]
 80189a6:	6014      	str	r4, [r2, #0]
 80189a8:	b003      	add	sp, #12
 80189aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80189ae:	f000 bdd5 	b.w	801955c <__malloc_unlock>
 80189b2:	42a3      	cmp	r3, r4
 80189b4:	d90b      	bls.n	80189ce <_free_r+0x4e>
 80189b6:	6821      	ldr	r1, [r4, #0]
 80189b8:	1862      	adds	r2, r4, r1
 80189ba:	4293      	cmp	r3, r2
 80189bc:	bf04      	itt	eq
 80189be:	681a      	ldreq	r2, [r3, #0]
 80189c0:	685b      	ldreq	r3, [r3, #4]
 80189c2:	6063      	str	r3, [r4, #4]
 80189c4:	bf04      	itt	eq
 80189c6:	1852      	addeq	r2, r2, r1
 80189c8:	6022      	streq	r2, [r4, #0]
 80189ca:	602c      	str	r4, [r5, #0]
 80189cc:	e7ec      	b.n	80189a8 <_free_r+0x28>
 80189ce:	461a      	mov	r2, r3
 80189d0:	685b      	ldr	r3, [r3, #4]
 80189d2:	b10b      	cbz	r3, 80189d8 <_free_r+0x58>
 80189d4:	42a3      	cmp	r3, r4
 80189d6:	d9fa      	bls.n	80189ce <_free_r+0x4e>
 80189d8:	6811      	ldr	r1, [r2, #0]
 80189da:	1855      	adds	r5, r2, r1
 80189dc:	42a5      	cmp	r5, r4
 80189de:	d10b      	bne.n	80189f8 <_free_r+0x78>
 80189e0:	6824      	ldr	r4, [r4, #0]
 80189e2:	4421      	add	r1, r4
 80189e4:	1854      	adds	r4, r2, r1
 80189e6:	42a3      	cmp	r3, r4
 80189e8:	6011      	str	r1, [r2, #0]
 80189ea:	d1dd      	bne.n	80189a8 <_free_r+0x28>
 80189ec:	681c      	ldr	r4, [r3, #0]
 80189ee:	685b      	ldr	r3, [r3, #4]
 80189f0:	6053      	str	r3, [r2, #4]
 80189f2:	4421      	add	r1, r4
 80189f4:	6011      	str	r1, [r2, #0]
 80189f6:	e7d7      	b.n	80189a8 <_free_r+0x28>
 80189f8:	d902      	bls.n	8018a00 <_free_r+0x80>
 80189fa:	230c      	movs	r3, #12
 80189fc:	6003      	str	r3, [r0, #0]
 80189fe:	e7d3      	b.n	80189a8 <_free_r+0x28>
 8018a00:	6825      	ldr	r5, [r4, #0]
 8018a02:	1961      	adds	r1, r4, r5
 8018a04:	428b      	cmp	r3, r1
 8018a06:	bf04      	itt	eq
 8018a08:	6819      	ldreq	r1, [r3, #0]
 8018a0a:	685b      	ldreq	r3, [r3, #4]
 8018a0c:	6063      	str	r3, [r4, #4]
 8018a0e:	bf04      	itt	eq
 8018a10:	1949      	addeq	r1, r1, r5
 8018a12:	6021      	streq	r1, [r4, #0]
 8018a14:	6054      	str	r4, [r2, #4]
 8018a16:	e7c7      	b.n	80189a8 <_free_r+0x28>
 8018a18:	b003      	add	sp, #12
 8018a1a:	bd30      	pop	{r4, r5, pc}
 8018a1c:	20004cbc 	.word	0x20004cbc

08018a20 <_malloc_r>:
 8018a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a22:	1ccd      	adds	r5, r1, #3
 8018a24:	f025 0503 	bic.w	r5, r5, #3
 8018a28:	3508      	adds	r5, #8
 8018a2a:	2d0c      	cmp	r5, #12
 8018a2c:	bf38      	it	cc
 8018a2e:	250c      	movcc	r5, #12
 8018a30:	2d00      	cmp	r5, #0
 8018a32:	4606      	mov	r6, r0
 8018a34:	db01      	blt.n	8018a3a <_malloc_r+0x1a>
 8018a36:	42a9      	cmp	r1, r5
 8018a38:	d903      	bls.n	8018a42 <_malloc_r+0x22>
 8018a3a:	230c      	movs	r3, #12
 8018a3c:	6033      	str	r3, [r6, #0]
 8018a3e:	2000      	movs	r0, #0
 8018a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a42:	f000 fd85 	bl	8019550 <__malloc_lock>
 8018a46:	4921      	ldr	r1, [pc, #132]	; (8018acc <_malloc_r+0xac>)
 8018a48:	680a      	ldr	r2, [r1, #0]
 8018a4a:	4614      	mov	r4, r2
 8018a4c:	b99c      	cbnz	r4, 8018a76 <_malloc_r+0x56>
 8018a4e:	4f20      	ldr	r7, [pc, #128]	; (8018ad0 <_malloc_r+0xb0>)
 8018a50:	683b      	ldr	r3, [r7, #0]
 8018a52:	b923      	cbnz	r3, 8018a5e <_malloc_r+0x3e>
 8018a54:	4621      	mov	r1, r4
 8018a56:	4630      	mov	r0, r6
 8018a58:	f000 faf2 	bl	8019040 <_sbrk_r>
 8018a5c:	6038      	str	r0, [r7, #0]
 8018a5e:	4629      	mov	r1, r5
 8018a60:	4630      	mov	r0, r6
 8018a62:	f000 faed 	bl	8019040 <_sbrk_r>
 8018a66:	1c43      	adds	r3, r0, #1
 8018a68:	d123      	bne.n	8018ab2 <_malloc_r+0x92>
 8018a6a:	230c      	movs	r3, #12
 8018a6c:	6033      	str	r3, [r6, #0]
 8018a6e:	4630      	mov	r0, r6
 8018a70:	f000 fd74 	bl	801955c <__malloc_unlock>
 8018a74:	e7e3      	b.n	8018a3e <_malloc_r+0x1e>
 8018a76:	6823      	ldr	r3, [r4, #0]
 8018a78:	1b5b      	subs	r3, r3, r5
 8018a7a:	d417      	bmi.n	8018aac <_malloc_r+0x8c>
 8018a7c:	2b0b      	cmp	r3, #11
 8018a7e:	d903      	bls.n	8018a88 <_malloc_r+0x68>
 8018a80:	6023      	str	r3, [r4, #0]
 8018a82:	441c      	add	r4, r3
 8018a84:	6025      	str	r5, [r4, #0]
 8018a86:	e004      	b.n	8018a92 <_malloc_r+0x72>
 8018a88:	6863      	ldr	r3, [r4, #4]
 8018a8a:	42a2      	cmp	r2, r4
 8018a8c:	bf0c      	ite	eq
 8018a8e:	600b      	streq	r3, [r1, #0]
 8018a90:	6053      	strne	r3, [r2, #4]
 8018a92:	4630      	mov	r0, r6
 8018a94:	f000 fd62 	bl	801955c <__malloc_unlock>
 8018a98:	f104 000b 	add.w	r0, r4, #11
 8018a9c:	1d23      	adds	r3, r4, #4
 8018a9e:	f020 0007 	bic.w	r0, r0, #7
 8018aa2:	1ac2      	subs	r2, r0, r3
 8018aa4:	d0cc      	beq.n	8018a40 <_malloc_r+0x20>
 8018aa6:	1a1b      	subs	r3, r3, r0
 8018aa8:	50a3      	str	r3, [r4, r2]
 8018aaa:	e7c9      	b.n	8018a40 <_malloc_r+0x20>
 8018aac:	4622      	mov	r2, r4
 8018aae:	6864      	ldr	r4, [r4, #4]
 8018ab0:	e7cc      	b.n	8018a4c <_malloc_r+0x2c>
 8018ab2:	1cc4      	adds	r4, r0, #3
 8018ab4:	f024 0403 	bic.w	r4, r4, #3
 8018ab8:	42a0      	cmp	r0, r4
 8018aba:	d0e3      	beq.n	8018a84 <_malloc_r+0x64>
 8018abc:	1a21      	subs	r1, r4, r0
 8018abe:	4630      	mov	r0, r6
 8018ac0:	f000 fabe 	bl	8019040 <_sbrk_r>
 8018ac4:	3001      	adds	r0, #1
 8018ac6:	d1dd      	bne.n	8018a84 <_malloc_r+0x64>
 8018ac8:	e7cf      	b.n	8018a6a <_malloc_r+0x4a>
 8018aca:	bf00      	nop
 8018acc:	20004cbc 	.word	0x20004cbc
 8018ad0:	20004cc0 	.word	0x20004cc0

08018ad4 <__ssputs_r>:
 8018ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018ad8:	688e      	ldr	r6, [r1, #8]
 8018ada:	429e      	cmp	r6, r3
 8018adc:	4682      	mov	sl, r0
 8018ade:	460c      	mov	r4, r1
 8018ae0:	4690      	mov	r8, r2
 8018ae2:	461f      	mov	r7, r3
 8018ae4:	d838      	bhi.n	8018b58 <__ssputs_r+0x84>
 8018ae6:	898a      	ldrh	r2, [r1, #12]
 8018ae8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018aec:	d032      	beq.n	8018b54 <__ssputs_r+0x80>
 8018aee:	6825      	ldr	r5, [r4, #0]
 8018af0:	6909      	ldr	r1, [r1, #16]
 8018af2:	eba5 0901 	sub.w	r9, r5, r1
 8018af6:	6965      	ldr	r5, [r4, #20]
 8018af8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018afc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018b00:	3301      	adds	r3, #1
 8018b02:	444b      	add	r3, r9
 8018b04:	106d      	asrs	r5, r5, #1
 8018b06:	429d      	cmp	r5, r3
 8018b08:	bf38      	it	cc
 8018b0a:	461d      	movcc	r5, r3
 8018b0c:	0553      	lsls	r3, r2, #21
 8018b0e:	d531      	bpl.n	8018b74 <__ssputs_r+0xa0>
 8018b10:	4629      	mov	r1, r5
 8018b12:	f7ff ff85 	bl	8018a20 <_malloc_r>
 8018b16:	4606      	mov	r6, r0
 8018b18:	b950      	cbnz	r0, 8018b30 <__ssputs_r+0x5c>
 8018b1a:	230c      	movs	r3, #12
 8018b1c:	f8ca 3000 	str.w	r3, [sl]
 8018b20:	89a3      	ldrh	r3, [r4, #12]
 8018b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018b26:	81a3      	strh	r3, [r4, #12]
 8018b28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018b30:	6921      	ldr	r1, [r4, #16]
 8018b32:	464a      	mov	r2, r9
 8018b34:	f7fd ff66 	bl	8016a04 <memcpy>
 8018b38:	89a3      	ldrh	r3, [r4, #12]
 8018b3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018b3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018b42:	81a3      	strh	r3, [r4, #12]
 8018b44:	6126      	str	r6, [r4, #16]
 8018b46:	6165      	str	r5, [r4, #20]
 8018b48:	444e      	add	r6, r9
 8018b4a:	eba5 0509 	sub.w	r5, r5, r9
 8018b4e:	6026      	str	r6, [r4, #0]
 8018b50:	60a5      	str	r5, [r4, #8]
 8018b52:	463e      	mov	r6, r7
 8018b54:	42be      	cmp	r6, r7
 8018b56:	d900      	bls.n	8018b5a <__ssputs_r+0x86>
 8018b58:	463e      	mov	r6, r7
 8018b5a:	4632      	mov	r2, r6
 8018b5c:	6820      	ldr	r0, [r4, #0]
 8018b5e:	4641      	mov	r1, r8
 8018b60:	f7fd ff5e 	bl	8016a20 <memmove>
 8018b64:	68a3      	ldr	r3, [r4, #8]
 8018b66:	6822      	ldr	r2, [r4, #0]
 8018b68:	1b9b      	subs	r3, r3, r6
 8018b6a:	4432      	add	r2, r6
 8018b6c:	60a3      	str	r3, [r4, #8]
 8018b6e:	6022      	str	r2, [r4, #0]
 8018b70:	2000      	movs	r0, #0
 8018b72:	e7db      	b.n	8018b2c <__ssputs_r+0x58>
 8018b74:	462a      	mov	r2, r5
 8018b76:	f000 fcf7 	bl	8019568 <_realloc_r>
 8018b7a:	4606      	mov	r6, r0
 8018b7c:	2800      	cmp	r0, #0
 8018b7e:	d1e1      	bne.n	8018b44 <__ssputs_r+0x70>
 8018b80:	6921      	ldr	r1, [r4, #16]
 8018b82:	4650      	mov	r0, sl
 8018b84:	f7ff fefc 	bl	8018980 <_free_r>
 8018b88:	e7c7      	b.n	8018b1a <__ssputs_r+0x46>
	...

08018b8c <_svfiprintf_r>:
 8018b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b90:	4698      	mov	r8, r3
 8018b92:	898b      	ldrh	r3, [r1, #12]
 8018b94:	061b      	lsls	r3, r3, #24
 8018b96:	b09d      	sub	sp, #116	; 0x74
 8018b98:	4607      	mov	r7, r0
 8018b9a:	460d      	mov	r5, r1
 8018b9c:	4614      	mov	r4, r2
 8018b9e:	d50e      	bpl.n	8018bbe <_svfiprintf_r+0x32>
 8018ba0:	690b      	ldr	r3, [r1, #16]
 8018ba2:	b963      	cbnz	r3, 8018bbe <_svfiprintf_r+0x32>
 8018ba4:	2140      	movs	r1, #64	; 0x40
 8018ba6:	f7ff ff3b 	bl	8018a20 <_malloc_r>
 8018baa:	6028      	str	r0, [r5, #0]
 8018bac:	6128      	str	r0, [r5, #16]
 8018bae:	b920      	cbnz	r0, 8018bba <_svfiprintf_r+0x2e>
 8018bb0:	230c      	movs	r3, #12
 8018bb2:	603b      	str	r3, [r7, #0]
 8018bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018bb8:	e0d1      	b.n	8018d5e <_svfiprintf_r+0x1d2>
 8018bba:	2340      	movs	r3, #64	; 0x40
 8018bbc:	616b      	str	r3, [r5, #20]
 8018bbe:	2300      	movs	r3, #0
 8018bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8018bc2:	2320      	movs	r3, #32
 8018bc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018bc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8018bcc:	2330      	movs	r3, #48	; 0x30
 8018bce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8018d78 <_svfiprintf_r+0x1ec>
 8018bd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018bd6:	f04f 0901 	mov.w	r9, #1
 8018bda:	4623      	mov	r3, r4
 8018bdc:	469a      	mov	sl, r3
 8018bde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018be2:	b10a      	cbz	r2, 8018be8 <_svfiprintf_r+0x5c>
 8018be4:	2a25      	cmp	r2, #37	; 0x25
 8018be6:	d1f9      	bne.n	8018bdc <_svfiprintf_r+0x50>
 8018be8:	ebba 0b04 	subs.w	fp, sl, r4
 8018bec:	d00b      	beq.n	8018c06 <_svfiprintf_r+0x7a>
 8018bee:	465b      	mov	r3, fp
 8018bf0:	4622      	mov	r2, r4
 8018bf2:	4629      	mov	r1, r5
 8018bf4:	4638      	mov	r0, r7
 8018bf6:	f7ff ff6d 	bl	8018ad4 <__ssputs_r>
 8018bfa:	3001      	adds	r0, #1
 8018bfc:	f000 80aa 	beq.w	8018d54 <_svfiprintf_r+0x1c8>
 8018c00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018c02:	445a      	add	r2, fp
 8018c04:	9209      	str	r2, [sp, #36]	; 0x24
 8018c06:	f89a 3000 	ldrb.w	r3, [sl]
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	f000 80a2 	beq.w	8018d54 <_svfiprintf_r+0x1c8>
 8018c10:	2300      	movs	r3, #0
 8018c12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018c16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018c1a:	f10a 0a01 	add.w	sl, sl, #1
 8018c1e:	9304      	str	r3, [sp, #16]
 8018c20:	9307      	str	r3, [sp, #28]
 8018c22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018c26:	931a      	str	r3, [sp, #104]	; 0x68
 8018c28:	4654      	mov	r4, sl
 8018c2a:	2205      	movs	r2, #5
 8018c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c30:	4851      	ldr	r0, [pc, #324]	; (8018d78 <_svfiprintf_r+0x1ec>)
 8018c32:	f7e7 fb0d 	bl	8000250 <memchr>
 8018c36:	9a04      	ldr	r2, [sp, #16]
 8018c38:	b9d8      	cbnz	r0, 8018c72 <_svfiprintf_r+0xe6>
 8018c3a:	06d0      	lsls	r0, r2, #27
 8018c3c:	bf44      	itt	mi
 8018c3e:	2320      	movmi	r3, #32
 8018c40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018c44:	0711      	lsls	r1, r2, #28
 8018c46:	bf44      	itt	mi
 8018c48:	232b      	movmi	r3, #43	; 0x2b
 8018c4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8018c52:	2b2a      	cmp	r3, #42	; 0x2a
 8018c54:	d015      	beq.n	8018c82 <_svfiprintf_r+0xf6>
 8018c56:	9a07      	ldr	r2, [sp, #28]
 8018c58:	4654      	mov	r4, sl
 8018c5a:	2000      	movs	r0, #0
 8018c5c:	f04f 0c0a 	mov.w	ip, #10
 8018c60:	4621      	mov	r1, r4
 8018c62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018c66:	3b30      	subs	r3, #48	; 0x30
 8018c68:	2b09      	cmp	r3, #9
 8018c6a:	d94e      	bls.n	8018d0a <_svfiprintf_r+0x17e>
 8018c6c:	b1b0      	cbz	r0, 8018c9c <_svfiprintf_r+0x110>
 8018c6e:	9207      	str	r2, [sp, #28]
 8018c70:	e014      	b.n	8018c9c <_svfiprintf_r+0x110>
 8018c72:	eba0 0308 	sub.w	r3, r0, r8
 8018c76:	fa09 f303 	lsl.w	r3, r9, r3
 8018c7a:	4313      	orrs	r3, r2
 8018c7c:	9304      	str	r3, [sp, #16]
 8018c7e:	46a2      	mov	sl, r4
 8018c80:	e7d2      	b.n	8018c28 <_svfiprintf_r+0x9c>
 8018c82:	9b03      	ldr	r3, [sp, #12]
 8018c84:	1d19      	adds	r1, r3, #4
 8018c86:	681b      	ldr	r3, [r3, #0]
 8018c88:	9103      	str	r1, [sp, #12]
 8018c8a:	2b00      	cmp	r3, #0
 8018c8c:	bfbb      	ittet	lt
 8018c8e:	425b      	neglt	r3, r3
 8018c90:	f042 0202 	orrlt.w	r2, r2, #2
 8018c94:	9307      	strge	r3, [sp, #28]
 8018c96:	9307      	strlt	r3, [sp, #28]
 8018c98:	bfb8      	it	lt
 8018c9a:	9204      	strlt	r2, [sp, #16]
 8018c9c:	7823      	ldrb	r3, [r4, #0]
 8018c9e:	2b2e      	cmp	r3, #46	; 0x2e
 8018ca0:	d10c      	bne.n	8018cbc <_svfiprintf_r+0x130>
 8018ca2:	7863      	ldrb	r3, [r4, #1]
 8018ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8018ca6:	d135      	bne.n	8018d14 <_svfiprintf_r+0x188>
 8018ca8:	9b03      	ldr	r3, [sp, #12]
 8018caa:	1d1a      	adds	r2, r3, #4
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	9203      	str	r2, [sp, #12]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	bfb8      	it	lt
 8018cb4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8018cb8:	3402      	adds	r4, #2
 8018cba:	9305      	str	r3, [sp, #20]
 8018cbc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8018d88 <_svfiprintf_r+0x1fc>
 8018cc0:	7821      	ldrb	r1, [r4, #0]
 8018cc2:	2203      	movs	r2, #3
 8018cc4:	4650      	mov	r0, sl
 8018cc6:	f7e7 fac3 	bl	8000250 <memchr>
 8018cca:	b140      	cbz	r0, 8018cde <_svfiprintf_r+0x152>
 8018ccc:	2340      	movs	r3, #64	; 0x40
 8018cce:	eba0 000a 	sub.w	r0, r0, sl
 8018cd2:	fa03 f000 	lsl.w	r0, r3, r0
 8018cd6:	9b04      	ldr	r3, [sp, #16]
 8018cd8:	4303      	orrs	r3, r0
 8018cda:	3401      	adds	r4, #1
 8018cdc:	9304      	str	r3, [sp, #16]
 8018cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018ce2:	4826      	ldr	r0, [pc, #152]	; (8018d7c <_svfiprintf_r+0x1f0>)
 8018ce4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018ce8:	2206      	movs	r2, #6
 8018cea:	f7e7 fab1 	bl	8000250 <memchr>
 8018cee:	2800      	cmp	r0, #0
 8018cf0:	d038      	beq.n	8018d64 <_svfiprintf_r+0x1d8>
 8018cf2:	4b23      	ldr	r3, [pc, #140]	; (8018d80 <_svfiprintf_r+0x1f4>)
 8018cf4:	bb1b      	cbnz	r3, 8018d3e <_svfiprintf_r+0x1b2>
 8018cf6:	9b03      	ldr	r3, [sp, #12]
 8018cf8:	3307      	adds	r3, #7
 8018cfa:	f023 0307 	bic.w	r3, r3, #7
 8018cfe:	3308      	adds	r3, #8
 8018d00:	9303      	str	r3, [sp, #12]
 8018d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d04:	4433      	add	r3, r6
 8018d06:	9309      	str	r3, [sp, #36]	; 0x24
 8018d08:	e767      	b.n	8018bda <_svfiprintf_r+0x4e>
 8018d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8018d0e:	460c      	mov	r4, r1
 8018d10:	2001      	movs	r0, #1
 8018d12:	e7a5      	b.n	8018c60 <_svfiprintf_r+0xd4>
 8018d14:	2300      	movs	r3, #0
 8018d16:	3401      	adds	r4, #1
 8018d18:	9305      	str	r3, [sp, #20]
 8018d1a:	4619      	mov	r1, r3
 8018d1c:	f04f 0c0a 	mov.w	ip, #10
 8018d20:	4620      	mov	r0, r4
 8018d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018d26:	3a30      	subs	r2, #48	; 0x30
 8018d28:	2a09      	cmp	r2, #9
 8018d2a:	d903      	bls.n	8018d34 <_svfiprintf_r+0x1a8>
 8018d2c:	2b00      	cmp	r3, #0
 8018d2e:	d0c5      	beq.n	8018cbc <_svfiprintf_r+0x130>
 8018d30:	9105      	str	r1, [sp, #20]
 8018d32:	e7c3      	b.n	8018cbc <_svfiprintf_r+0x130>
 8018d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8018d38:	4604      	mov	r4, r0
 8018d3a:	2301      	movs	r3, #1
 8018d3c:	e7f0      	b.n	8018d20 <_svfiprintf_r+0x194>
 8018d3e:	ab03      	add	r3, sp, #12
 8018d40:	9300      	str	r3, [sp, #0]
 8018d42:	462a      	mov	r2, r5
 8018d44:	4b0f      	ldr	r3, [pc, #60]	; (8018d84 <_svfiprintf_r+0x1f8>)
 8018d46:	a904      	add	r1, sp, #16
 8018d48:	4638      	mov	r0, r7
 8018d4a:	f7fd ff1d 	bl	8016b88 <_printf_float>
 8018d4e:	1c42      	adds	r2, r0, #1
 8018d50:	4606      	mov	r6, r0
 8018d52:	d1d6      	bne.n	8018d02 <_svfiprintf_r+0x176>
 8018d54:	89ab      	ldrh	r3, [r5, #12]
 8018d56:	065b      	lsls	r3, r3, #25
 8018d58:	f53f af2c 	bmi.w	8018bb4 <_svfiprintf_r+0x28>
 8018d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018d5e:	b01d      	add	sp, #116	; 0x74
 8018d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d64:	ab03      	add	r3, sp, #12
 8018d66:	9300      	str	r3, [sp, #0]
 8018d68:	462a      	mov	r2, r5
 8018d6a:	4b06      	ldr	r3, [pc, #24]	; (8018d84 <_svfiprintf_r+0x1f8>)
 8018d6c:	a904      	add	r1, sp, #16
 8018d6e:	4638      	mov	r0, r7
 8018d70:	f7fe f996 	bl	80170a0 <_printf_i>
 8018d74:	e7eb      	b.n	8018d4e <_svfiprintf_r+0x1c2>
 8018d76:	bf00      	nop
 8018d78:	0801cbd4 	.word	0x0801cbd4
 8018d7c:	0801cbde 	.word	0x0801cbde
 8018d80:	08016b89 	.word	0x08016b89
 8018d84:	08018ad5 	.word	0x08018ad5
 8018d88:	0801cbda 	.word	0x0801cbda

08018d8c <__sfputc_r>:
 8018d8c:	6893      	ldr	r3, [r2, #8]
 8018d8e:	3b01      	subs	r3, #1
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	b410      	push	{r4}
 8018d94:	6093      	str	r3, [r2, #8]
 8018d96:	da08      	bge.n	8018daa <__sfputc_r+0x1e>
 8018d98:	6994      	ldr	r4, [r2, #24]
 8018d9a:	42a3      	cmp	r3, r4
 8018d9c:	db01      	blt.n	8018da2 <__sfputc_r+0x16>
 8018d9e:	290a      	cmp	r1, #10
 8018da0:	d103      	bne.n	8018daa <__sfputc_r+0x1e>
 8018da2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018da6:	f000 b99f 	b.w	80190e8 <__swbuf_r>
 8018daa:	6813      	ldr	r3, [r2, #0]
 8018dac:	1c58      	adds	r0, r3, #1
 8018dae:	6010      	str	r0, [r2, #0]
 8018db0:	7019      	strb	r1, [r3, #0]
 8018db2:	4608      	mov	r0, r1
 8018db4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018db8:	4770      	bx	lr

08018dba <__sfputs_r>:
 8018dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018dbc:	4606      	mov	r6, r0
 8018dbe:	460f      	mov	r7, r1
 8018dc0:	4614      	mov	r4, r2
 8018dc2:	18d5      	adds	r5, r2, r3
 8018dc4:	42ac      	cmp	r4, r5
 8018dc6:	d101      	bne.n	8018dcc <__sfputs_r+0x12>
 8018dc8:	2000      	movs	r0, #0
 8018dca:	e007      	b.n	8018ddc <__sfputs_r+0x22>
 8018dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018dd0:	463a      	mov	r2, r7
 8018dd2:	4630      	mov	r0, r6
 8018dd4:	f7ff ffda 	bl	8018d8c <__sfputc_r>
 8018dd8:	1c43      	adds	r3, r0, #1
 8018dda:	d1f3      	bne.n	8018dc4 <__sfputs_r+0xa>
 8018ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018de0 <_vfiprintf_r>:
 8018de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018de4:	460d      	mov	r5, r1
 8018de6:	b09d      	sub	sp, #116	; 0x74
 8018de8:	4614      	mov	r4, r2
 8018dea:	4698      	mov	r8, r3
 8018dec:	4606      	mov	r6, r0
 8018dee:	b118      	cbz	r0, 8018df8 <_vfiprintf_r+0x18>
 8018df0:	6983      	ldr	r3, [r0, #24]
 8018df2:	b90b      	cbnz	r3, 8018df8 <_vfiprintf_r+0x18>
 8018df4:	f7ff f976 	bl	80180e4 <__sinit>
 8018df8:	4b89      	ldr	r3, [pc, #548]	; (8019020 <_vfiprintf_r+0x240>)
 8018dfa:	429d      	cmp	r5, r3
 8018dfc:	d11b      	bne.n	8018e36 <_vfiprintf_r+0x56>
 8018dfe:	6875      	ldr	r5, [r6, #4]
 8018e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018e02:	07d9      	lsls	r1, r3, #31
 8018e04:	d405      	bmi.n	8018e12 <_vfiprintf_r+0x32>
 8018e06:	89ab      	ldrh	r3, [r5, #12]
 8018e08:	059a      	lsls	r2, r3, #22
 8018e0a:	d402      	bmi.n	8018e12 <_vfiprintf_r+0x32>
 8018e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018e0e:	f7ff fa1e 	bl	801824e <__retarget_lock_acquire_recursive>
 8018e12:	89ab      	ldrh	r3, [r5, #12]
 8018e14:	071b      	lsls	r3, r3, #28
 8018e16:	d501      	bpl.n	8018e1c <_vfiprintf_r+0x3c>
 8018e18:	692b      	ldr	r3, [r5, #16]
 8018e1a:	b9eb      	cbnz	r3, 8018e58 <_vfiprintf_r+0x78>
 8018e1c:	4629      	mov	r1, r5
 8018e1e:	4630      	mov	r0, r6
 8018e20:	f000 f9c6 	bl	80191b0 <__swsetup_r>
 8018e24:	b1c0      	cbz	r0, 8018e58 <_vfiprintf_r+0x78>
 8018e26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018e28:	07dc      	lsls	r4, r3, #31
 8018e2a:	d50e      	bpl.n	8018e4a <_vfiprintf_r+0x6a>
 8018e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018e30:	b01d      	add	sp, #116	; 0x74
 8018e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e36:	4b7b      	ldr	r3, [pc, #492]	; (8019024 <_vfiprintf_r+0x244>)
 8018e38:	429d      	cmp	r5, r3
 8018e3a:	d101      	bne.n	8018e40 <_vfiprintf_r+0x60>
 8018e3c:	68b5      	ldr	r5, [r6, #8]
 8018e3e:	e7df      	b.n	8018e00 <_vfiprintf_r+0x20>
 8018e40:	4b79      	ldr	r3, [pc, #484]	; (8019028 <_vfiprintf_r+0x248>)
 8018e42:	429d      	cmp	r5, r3
 8018e44:	bf08      	it	eq
 8018e46:	68f5      	ldreq	r5, [r6, #12]
 8018e48:	e7da      	b.n	8018e00 <_vfiprintf_r+0x20>
 8018e4a:	89ab      	ldrh	r3, [r5, #12]
 8018e4c:	0598      	lsls	r0, r3, #22
 8018e4e:	d4ed      	bmi.n	8018e2c <_vfiprintf_r+0x4c>
 8018e50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018e52:	f7ff f9fd 	bl	8018250 <__retarget_lock_release_recursive>
 8018e56:	e7e9      	b.n	8018e2c <_vfiprintf_r+0x4c>
 8018e58:	2300      	movs	r3, #0
 8018e5a:	9309      	str	r3, [sp, #36]	; 0x24
 8018e5c:	2320      	movs	r3, #32
 8018e5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018e62:	f8cd 800c 	str.w	r8, [sp, #12]
 8018e66:	2330      	movs	r3, #48	; 0x30
 8018e68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801902c <_vfiprintf_r+0x24c>
 8018e6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018e70:	f04f 0901 	mov.w	r9, #1
 8018e74:	4623      	mov	r3, r4
 8018e76:	469a      	mov	sl, r3
 8018e78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018e7c:	b10a      	cbz	r2, 8018e82 <_vfiprintf_r+0xa2>
 8018e7e:	2a25      	cmp	r2, #37	; 0x25
 8018e80:	d1f9      	bne.n	8018e76 <_vfiprintf_r+0x96>
 8018e82:	ebba 0b04 	subs.w	fp, sl, r4
 8018e86:	d00b      	beq.n	8018ea0 <_vfiprintf_r+0xc0>
 8018e88:	465b      	mov	r3, fp
 8018e8a:	4622      	mov	r2, r4
 8018e8c:	4629      	mov	r1, r5
 8018e8e:	4630      	mov	r0, r6
 8018e90:	f7ff ff93 	bl	8018dba <__sfputs_r>
 8018e94:	3001      	adds	r0, #1
 8018e96:	f000 80aa 	beq.w	8018fee <_vfiprintf_r+0x20e>
 8018e9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018e9c:	445a      	add	r2, fp
 8018e9e:	9209      	str	r2, [sp, #36]	; 0x24
 8018ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	f000 80a2 	beq.w	8018fee <_vfiprintf_r+0x20e>
 8018eaa:	2300      	movs	r3, #0
 8018eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018eb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018eb4:	f10a 0a01 	add.w	sl, sl, #1
 8018eb8:	9304      	str	r3, [sp, #16]
 8018eba:	9307      	str	r3, [sp, #28]
 8018ebc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018ec0:	931a      	str	r3, [sp, #104]	; 0x68
 8018ec2:	4654      	mov	r4, sl
 8018ec4:	2205      	movs	r2, #5
 8018ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018eca:	4858      	ldr	r0, [pc, #352]	; (801902c <_vfiprintf_r+0x24c>)
 8018ecc:	f7e7 f9c0 	bl	8000250 <memchr>
 8018ed0:	9a04      	ldr	r2, [sp, #16]
 8018ed2:	b9d8      	cbnz	r0, 8018f0c <_vfiprintf_r+0x12c>
 8018ed4:	06d1      	lsls	r1, r2, #27
 8018ed6:	bf44      	itt	mi
 8018ed8:	2320      	movmi	r3, #32
 8018eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018ede:	0713      	lsls	r3, r2, #28
 8018ee0:	bf44      	itt	mi
 8018ee2:	232b      	movmi	r3, #43	; 0x2b
 8018ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8018eec:	2b2a      	cmp	r3, #42	; 0x2a
 8018eee:	d015      	beq.n	8018f1c <_vfiprintf_r+0x13c>
 8018ef0:	9a07      	ldr	r2, [sp, #28]
 8018ef2:	4654      	mov	r4, sl
 8018ef4:	2000      	movs	r0, #0
 8018ef6:	f04f 0c0a 	mov.w	ip, #10
 8018efa:	4621      	mov	r1, r4
 8018efc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018f00:	3b30      	subs	r3, #48	; 0x30
 8018f02:	2b09      	cmp	r3, #9
 8018f04:	d94e      	bls.n	8018fa4 <_vfiprintf_r+0x1c4>
 8018f06:	b1b0      	cbz	r0, 8018f36 <_vfiprintf_r+0x156>
 8018f08:	9207      	str	r2, [sp, #28]
 8018f0a:	e014      	b.n	8018f36 <_vfiprintf_r+0x156>
 8018f0c:	eba0 0308 	sub.w	r3, r0, r8
 8018f10:	fa09 f303 	lsl.w	r3, r9, r3
 8018f14:	4313      	orrs	r3, r2
 8018f16:	9304      	str	r3, [sp, #16]
 8018f18:	46a2      	mov	sl, r4
 8018f1a:	e7d2      	b.n	8018ec2 <_vfiprintf_r+0xe2>
 8018f1c:	9b03      	ldr	r3, [sp, #12]
 8018f1e:	1d19      	adds	r1, r3, #4
 8018f20:	681b      	ldr	r3, [r3, #0]
 8018f22:	9103      	str	r1, [sp, #12]
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	bfbb      	ittet	lt
 8018f28:	425b      	neglt	r3, r3
 8018f2a:	f042 0202 	orrlt.w	r2, r2, #2
 8018f2e:	9307      	strge	r3, [sp, #28]
 8018f30:	9307      	strlt	r3, [sp, #28]
 8018f32:	bfb8      	it	lt
 8018f34:	9204      	strlt	r2, [sp, #16]
 8018f36:	7823      	ldrb	r3, [r4, #0]
 8018f38:	2b2e      	cmp	r3, #46	; 0x2e
 8018f3a:	d10c      	bne.n	8018f56 <_vfiprintf_r+0x176>
 8018f3c:	7863      	ldrb	r3, [r4, #1]
 8018f3e:	2b2a      	cmp	r3, #42	; 0x2a
 8018f40:	d135      	bne.n	8018fae <_vfiprintf_r+0x1ce>
 8018f42:	9b03      	ldr	r3, [sp, #12]
 8018f44:	1d1a      	adds	r2, r3, #4
 8018f46:	681b      	ldr	r3, [r3, #0]
 8018f48:	9203      	str	r2, [sp, #12]
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	bfb8      	it	lt
 8018f4e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8018f52:	3402      	adds	r4, #2
 8018f54:	9305      	str	r3, [sp, #20]
 8018f56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801903c <_vfiprintf_r+0x25c>
 8018f5a:	7821      	ldrb	r1, [r4, #0]
 8018f5c:	2203      	movs	r2, #3
 8018f5e:	4650      	mov	r0, sl
 8018f60:	f7e7 f976 	bl	8000250 <memchr>
 8018f64:	b140      	cbz	r0, 8018f78 <_vfiprintf_r+0x198>
 8018f66:	2340      	movs	r3, #64	; 0x40
 8018f68:	eba0 000a 	sub.w	r0, r0, sl
 8018f6c:	fa03 f000 	lsl.w	r0, r3, r0
 8018f70:	9b04      	ldr	r3, [sp, #16]
 8018f72:	4303      	orrs	r3, r0
 8018f74:	3401      	adds	r4, #1
 8018f76:	9304      	str	r3, [sp, #16]
 8018f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f7c:	482c      	ldr	r0, [pc, #176]	; (8019030 <_vfiprintf_r+0x250>)
 8018f7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018f82:	2206      	movs	r2, #6
 8018f84:	f7e7 f964 	bl	8000250 <memchr>
 8018f88:	2800      	cmp	r0, #0
 8018f8a:	d03f      	beq.n	801900c <_vfiprintf_r+0x22c>
 8018f8c:	4b29      	ldr	r3, [pc, #164]	; (8019034 <_vfiprintf_r+0x254>)
 8018f8e:	bb1b      	cbnz	r3, 8018fd8 <_vfiprintf_r+0x1f8>
 8018f90:	9b03      	ldr	r3, [sp, #12]
 8018f92:	3307      	adds	r3, #7
 8018f94:	f023 0307 	bic.w	r3, r3, #7
 8018f98:	3308      	adds	r3, #8
 8018f9a:	9303      	str	r3, [sp, #12]
 8018f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f9e:	443b      	add	r3, r7
 8018fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8018fa2:	e767      	b.n	8018e74 <_vfiprintf_r+0x94>
 8018fa4:	fb0c 3202 	mla	r2, ip, r2, r3
 8018fa8:	460c      	mov	r4, r1
 8018faa:	2001      	movs	r0, #1
 8018fac:	e7a5      	b.n	8018efa <_vfiprintf_r+0x11a>
 8018fae:	2300      	movs	r3, #0
 8018fb0:	3401      	adds	r4, #1
 8018fb2:	9305      	str	r3, [sp, #20]
 8018fb4:	4619      	mov	r1, r3
 8018fb6:	f04f 0c0a 	mov.w	ip, #10
 8018fba:	4620      	mov	r0, r4
 8018fbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018fc0:	3a30      	subs	r2, #48	; 0x30
 8018fc2:	2a09      	cmp	r2, #9
 8018fc4:	d903      	bls.n	8018fce <_vfiprintf_r+0x1ee>
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d0c5      	beq.n	8018f56 <_vfiprintf_r+0x176>
 8018fca:	9105      	str	r1, [sp, #20]
 8018fcc:	e7c3      	b.n	8018f56 <_vfiprintf_r+0x176>
 8018fce:	fb0c 2101 	mla	r1, ip, r1, r2
 8018fd2:	4604      	mov	r4, r0
 8018fd4:	2301      	movs	r3, #1
 8018fd6:	e7f0      	b.n	8018fba <_vfiprintf_r+0x1da>
 8018fd8:	ab03      	add	r3, sp, #12
 8018fda:	9300      	str	r3, [sp, #0]
 8018fdc:	462a      	mov	r2, r5
 8018fde:	4b16      	ldr	r3, [pc, #88]	; (8019038 <_vfiprintf_r+0x258>)
 8018fe0:	a904      	add	r1, sp, #16
 8018fe2:	4630      	mov	r0, r6
 8018fe4:	f7fd fdd0 	bl	8016b88 <_printf_float>
 8018fe8:	4607      	mov	r7, r0
 8018fea:	1c78      	adds	r0, r7, #1
 8018fec:	d1d6      	bne.n	8018f9c <_vfiprintf_r+0x1bc>
 8018fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018ff0:	07d9      	lsls	r1, r3, #31
 8018ff2:	d405      	bmi.n	8019000 <_vfiprintf_r+0x220>
 8018ff4:	89ab      	ldrh	r3, [r5, #12]
 8018ff6:	059a      	lsls	r2, r3, #22
 8018ff8:	d402      	bmi.n	8019000 <_vfiprintf_r+0x220>
 8018ffa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018ffc:	f7ff f928 	bl	8018250 <__retarget_lock_release_recursive>
 8019000:	89ab      	ldrh	r3, [r5, #12]
 8019002:	065b      	lsls	r3, r3, #25
 8019004:	f53f af12 	bmi.w	8018e2c <_vfiprintf_r+0x4c>
 8019008:	9809      	ldr	r0, [sp, #36]	; 0x24
 801900a:	e711      	b.n	8018e30 <_vfiprintf_r+0x50>
 801900c:	ab03      	add	r3, sp, #12
 801900e:	9300      	str	r3, [sp, #0]
 8019010:	462a      	mov	r2, r5
 8019012:	4b09      	ldr	r3, [pc, #36]	; (8019038 <_vfiprintf_r+0x258>)
 8019014:	a904      	add	r1, sp, #16
 8019016:	4630      	mov	r0, r6
 8019018:	f7fe f842 	bl	80170a0 <_printf_i>
 801901c:	e7e4      	b.n	8018fe8 <_vfiprintf_r+0x208>
 801901e:	bf00      	nop
 8019020:	0801ca38 	.word	0x0801ca38
 8019024:	0801ca58 	.word	0x0801ca58
 8019028:	0801ca18 	.word	0x0801ca18
 801902c:	0801cbd4 	.word	0x0801cbd4
 8019030:	0801cbde 	.word	0x0801cbde
 8019034:	08016b89 	.word	0x08016b89
 8019038:	08018dbb 	.word	0x08018dbb
 801903c:	0801cbda 	.word	0x0801cbda

08019040 <_sbrk_r>:
 8019040:	b538      	push	{r3, r4, r5, lr}
 8019042:	4d06      	ldr	r5, [pc, #24]	; (801905c <_sbrk_r+0x1c>)
 8019044:	2300      	movs	r3, #0
 8019046:	4604      	mov	r4, r0
 8019048:	4608      	mov	r0, r1
 801904a:	602b      	str	r3, [r5, #0]
 801904c:	f7e7 ff16 	bl	8000e7c <_sbrk>
 8019050:	1c43      	adds	r3, r0, #1
 8019052:	d102      	bne.n	801905a <_sbrk_r+0x1a>
 8019054:	682b      	ldr	r3, [r5, #0]
 8019056:	b103      	cbz	r3, 801905a <_sbrk_r+0x1a>
 8019058:	6023      	str	r3, [r4, #0]
 801905a:	bd38      	pop	{r3, r4, r5, pc}
 801905c:	20012cf4 	.word	0x20012cf4

08019060 <__sread>:
 8019060:	b510      	push	{r4, lr}
 8019062:	460c      	mov	r4, r1
 8019064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019068:	f000 faa4 	bl	80195b4 <_read_r>
 801906c:	2800      	cmp	r0, #0
 801906e:	bfab      	itete	ge
 8019070:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019072:	89a3      	ldrhlt	r3, [r4, #12]
 8019074:	181b      	addge	r3, r3, r0
 8019076:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801907a:	bfac      	ite	ge
 801907c:	6563      	strge	r3, [r4, #84]	; 0x54
 801907e:	81a3      	strhlt	r3, [r4, #12]
 8019080:	bd10      	pop	{r4, pc}

08019082 <__swrite>:
 8019082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019086:	461f      	mov	r7, r3
 8019088:	898b      	ldrh	r3, [r1, #12]
 801908a:	05db      	lsls	r3, r3, #23
 801908c:	4605      	mov	r5, r0
 801908e:	460c      	mov	r4, r1
 8019090:	4616      	mov	r6, r2
 8019092:	d505      	bpl.n	80190a0 <__swrite+0x1e>
 8019094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019098:	2302      	movs	r3, #2
 801909a:	2200      	movs	r2, #0
 801909c:	f000 f9d0 	bl	8019440 <_lseek_r>
 80190a0:	89a3      	ldrh	r3, [r4, #12]
 80190a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80190a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80190aa:	81a3      	strh	r3, [r4, #12]
 80190ac:	4632      	mov	r2, r6
 80190ae:	463b      	mov	r3, r7
 80190b0:	4628      	mov	r0, r5
 80190b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80190b6:	f000 b869 	b.w	801918c <_write_r>

080190ba <__sseek>:
 80190ba:	b510      	push	{r4, lr}
 80190bc:	460c      	mov	r4, r1
 80190be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80190c2:	f000 f9bd 	bl	8019440 <_lseek_r>
 80190c6:	1c43      	adds	r3, r0, #1
 80190c8:	89a3      	ldrh	r3, [r4, #12]
 80190ca:	bf15      	itete	ne
 80190cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80190ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80190d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80190d6:	81a3      	strheq	r3, [r4, #12]
 80190d8:	bf18      	it	ne
 80190da:	81a3      	strhne	r3, [r4, #12]
 80190dc:	bd10      	pop	{r4, pc}

080190de <__sclose>:
 80190de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80190e2:	f000 b8db 	b.w	801929c <_close_r>
	...

080190e8 <__swbuf_r>:
 80190e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190ea:	460e      	mov	r6, r1
 80190ec:	4614      	mov	r4, r2
 80190ee:	4605      	mov	r5, r0
 80190f0:	b118      	cbz	r0, 80190fa <__swbuf_r+0x12>
 80190f2:	6983      	ldr	r3, [r0, #24]
 80190f4:	b90b      	cbnz	r3, 80190fa <__swbuf_r+0x12>
 80190f6:	f7fe fff5 	bl	80180e4 <__sinit>
 80190fa:	4b21      	ldr	r3, [pc, #132]	; (8019180 <__swbuf_r+0x98>)
 80190fc:	429c      	cmp	r4, r3
 80190fe:	d12b      	bne.n	8019158 <__swbuf_r+0x70>
 8019100:	686c      	ldr	r4, [r5, #4]
 8019102:	69a3      	ldr	r3, [r4, #24]
 8019104:	60a3      	str	r3, [r4, #8]
 8019106:	89a3      	ldrh	r3, [r4, #12]
 8019108:	071a      	lsls	r2, r3, #28
 801910a:	d52f      	bpl.n	801916c <__swbuf_r+0x84>
 801910c:	6923      	ldr	r3, [r4, #16]
 801910e:	b36b      	cbz	r3, 801916c <__swbuf_r+0x84>
 8019110:	6923      	ldr	r3, [r4, #16]
 8019112:	6820      	ldr	r0, [r4, #0]
 8019114:	1ac0      	subs	r0, r0, r3
 8019116:	6963      	ldr	r3, [r4, #20]
 8019118:	b2f6      	uxtb	r6, r6
 801911a:	4283      	cmp	r3, r0
 801911c:	4637      	mov	r7, r6
 801911e:	dc04      	bgt.n	801912a <__swbuf_r+0x42>
 8019120:	4621      	mov	r1, r4
 8019122:	4628      	mov	r0, r5
 8019124:	f000 f950 	bl	80193c8 <_fflush_r>
 8019128:	bb30      	cbnz	r0, 8019178 <__swbuf_r+0x90>
 801912a:	68a3      	ldr	r3, [r4, #8]
 801912c:	3b01      	subs	r3, #1
 801912e:	60a3      	str	r3, [r4, #8]
 8019130:	6823      	ldr	r3, [r4, #0]
 8019132:	1c5a      	adds	r2, r3, #1
 8019134:	6022      	str	r2, [r4, #0]
 8019136:	701e      	strb	r6, [r3, #0]
 8019138:	6963      	ldr	r3, [r4, #20]
 801913a:	3001      	adds	r0, #1
 801913c:	4283      	cmp	r3, r0
 801913e:	d004      	beq.n	801914a <__swbuf_r+0x62>
 8019140:	89a3      	ldrh	r3, [r4, #12]
 8019142:	07db      	lsls	r3, r3, #31
 8019144:	d506      	bpl.n	8019154 <__swbuf_r+0x6c>
 8019146:	2e0a      	cmp	r6, #10
 8019148:	d104      	bne.n	8019154 <__swbuf_r+0x6c>
 801914a:	4621      	mov	r1, r4
 801914c:	4628      	mov	r0, r5
 801914e:	f000 f93b 	bl	80193c8 <_fflush_r>
 8019152:	b988      	cbnz	r0, 8019178 <__swbuf_r+0x90>
 8019154:	4638      	mov	r0, r7
 8019156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019158:	4b0a      	ldr	r3, [pc, #40]	; (8019184 <__swbuf_r+0x9c>)
 801915a:	429c      	cmp	r4, r3
 801915c:	d101      	bne.n	8019162 <__swbuf_r+0x7a>
 801915e:	68ac      	ldr	r4, [r5, #8]
 8019160:	e7cf      	b.n	8019102 <__swbuf_r+0x1a>
 8019162:	4b09      	ldr	r3, [pc, #36]	; (8019188 <__swbuf_r+0xa0>)
 8019164:	429c      	cmp	r4, r3
 8019166:	bf08      	it	eq
 8019168:	68ec      	ldreq	r4, [r5, #12]
 801916a:	e7ca      	b.n	8019102 <__swbuf_r+0x1a>
 801916c:	4621      	mov	r1, r4
 801916e:	4628      	mov	r0, r5
 8019170:	f000 f81e 	bl	80191b0 <__swsetup_r>
 8019174:	2800      	cmp	r0, #0
 8019176:	d0cb      	beq.n	8019110 <__swbuf_r+0x28>
 8019178:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801917c:	e7ea      	b.n	8019154 <__swbuf_r+0x6c>
 801917e:	bf00      	nop
 8019180:	0801ca38 	.word	0x0801ca38
 8019184:	0801ca58 	.word	0x0801ca58
 8019188:	0801ca18 	.word	0x0801ca18

0801918c <_write_r>:
 801918c:	b538      	push	{r3, r4, r5, lr}
 801918e:	4d07      	ldr	r5, [pc, #28]	; (80191ac <_write_r+0x20>)
 8019190:	4604      	mov	r4, r0
 8019192:	4608      	mov	r0, r1
 8019194:	4611      	mov	r1, r2
 8019196:	2200      	movs	r2, #0
 8019198:	602a      	str	r2, [r5, #0]
 801919a:	461a      	mov	r2, r3
 801919c:	f7e7 fe1d 	bl	8000dda <_write>
 80191a0:	1c43      	adds	r3, r0, #1
 80191a2:	d102      	bne.n	80191aa <_write_r+0x1e>
 80191a4:	682b      	ldr	r3, [r5, #0]
 80191a6:	b103      	cbz	r3, 80191aa <_write_r+0x1e>
 80191a8:	6023      	str	r3, [r4, #0]
 80191aa:	bd38      	pop	{r3, r4, r5, pc}
 80191ac:	20012cf4 	.word	0x20012cf4

080191b0 <__swsetup_r>:
 80191b0:	4b32      	ldr	r3, [pc, #200]	; (801927c <__swsetup_r+0xcc>)
 80191b2:	b570      	push	{r4, r5, r6, lr}
 80191b4:	681d      	ldr	r5, [r3, #0]
 80191b6:	4606      	mov	r6, r0
 80191b8:	460c      	mov	r4, r1
 80191ba:	b125      	cbz	r5, 80191c6 <__swsetup_r+0x16>
 80191bc:	69ab      	ldr	r3, [r5, #24]
 80191be:	b913      	cbnz	r3, 80191c6 <__swsetup_r+0x16>
 80191c0:	4628      	mov	r0, r5
 80191c2:	f7fe ff8f 	bl	80180e4 <__sinit>
 80191c6:	4b2e      	ldr	r3, [pc, #184]	; (8019280 <__swsetup_r+0xd0>)
 80191c8:	429c      	cmp	r4, r3
 80191ca:	d10f      	bne.n	80191ec <__swsetup_r+0x3c>
 80191cc:	686c      	ldr	r4, [r5, #4]
 80191ce:	89a3      	ldrh	r3, [r4, #12]
 80191d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80191d4:	0719      	lsls	r1, r3, #28
 80191d6:	d42c      	bmi.n	8019232 <__swsetup_r+0x82>
 80191d8:	06dd      	lsls	r5, r3, #27
 80191da:	d411      	bmi.n	8019200 <__swsetup_r+0x50>
 80191dc:	2309      	movs	r3, #9
 80191de:	6033      	str	r3, [r6, #0]
 80191e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80191e4:	81a3      	strh	r3, [r4, #12]
 80191e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80191ea:	e03e      	b.n	801926a <__swsetup_r+0xba>
 80191ec:	4b25      	ldr	r3, [pc, #148]	; (8019284 <__swsetup_r+0xd4>)
 80191ee:	429c      	cmp	r4, r3
 80191f0:	d101      	bne.n	80191f6 <__swsetup_r+0x46>
 80191f2:	68ac      	ldr	r4, [r5, #8]
 80191f4:	e7eb      	b.n	80191ce <__swsetup_r+0x1e>
 80191f6:	4b24      	ldr	r3, [pc, #144]	; (8019288 <__swsetup_r+0xd8>)
 80191f8:	429c      	cmp	r4, r3
 80191fa:	bf08      	it	eq
 80191fc:	68ec      	ldreq	r4, [r5, #12]
 80191fe:	e7e6      	b.n	80191ce <__swsetup_r+0x1e>
 8019200:	0758      	lsls	r0, r3, #29
 8019202:	d512      	bpl.n	801922a <__swsetup_r+0x7a>
 8019204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019206:	b141      	cbz	r1, 801921a <__swsetup_r+0x6a>
 8019208:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801920c:	4299      	cmp	r1, r3
 801920e:	d002      	beq.n	8019216 <__swsetup_r+0x66>
 8019210:	4630      	mov	r0, r6
 8019212:	f7ff fbb5 	bl	8018980 <_free_r>
 8019216:	2300      	movs	r3, #0
 8019218:	6363      	str	r3, [r4, #52]	; 0x34
 801921a:	89a3      	ldrh	r3, [r4, #12]
 801921c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019220:	81a3      	strh	r3, [r4, #12]
 8019222:	2300      	movs	r3, #0
 8019224:	6063      	str	r3, [r4, #4]
 8019226:	6923      	ldr	r3, [r4, #16]
 8019228:	6023      	str	r3, [r4, #0]
 801922a:	89a3      	ldrh	r3, [r4, #12]
 801922c:	f043 0308 	orr.w	r3, r3, #8
 8019230:	81a3      	strh	r3, [r4, #12]
 8019232:	6923      	ldr	r3, [r4, #16]
 8019234:	b94b      	cbnz	r3, 801924a <__swsetup_r+0x9a>
 8019236:	89a3      	ldrh	r3, [r4, #12]
 8019238:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801923c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019240:	d003      	beq.n	801924a <__swsetup_r+0x9a>
 8019242:	4621      	mov	r1, r4
 8019244:	4630      	mov	r0, r6
 8019246:	f000 f931 	bl	80194ac <__smakebuf_r>
 801924a:	89a0      	ldrh	r0, [r4, #12]
 801924c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019250:	f010 0301 	ands.w	r3, r0, #1
 8019254:	d00a      	beq.n	801926c <__swsetup_r+0xbc>
 8019256:	2300      	movs	r3, #0
 8019258:	60a3      	str	r3, [r4, #8]
 801925a:	6963      	ldr	r3, [r4, #20]
 801925c:	425b      	negs	r3, r3
 801925e:	61a3      	str	r3, [r4, #24]
 8019260:	6923      	ldr	r3, [r4, #16]
 8019262:	b943      	cbnz	r3, 8019276 <__swsetup_r+0xc6>
 8019264:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019268:	d1ba      	bne.n	80191e0 <__swsetup_r+0x30>
 801926a:	bd70      	pop	{r4, r5, r6, pc}
 801926c:	0781      	lsls	r1, r0, #30
 801926e:	bf58      	it	pl
 8019270:	6963      	ldrpl	r3, [r4, #20]
 8019272:	60a3      	str	r3, [r4, #8]
 8019274:	e7f4      	b.n	8019260 <__swsetup_r+0xb0>
 8019276:	2000      	movs	r0, #0
 8019278:	e7f7      	b.n	801926a <__swsetup_r+0xba>
 801927a:	bf00      	nop
 801927c:	20000020 	.word	0x20000020
 8019280:	0801ca38 	.word	0x0801ca38
 8019284:	0801ca58 	.word	0x0801ca58
 8019288:	0801ca18 	.word	0x0801ca18

0801928c <abort>:
 801928c:	b508      	push	{r3, lr}
 801928e:	2006      	movs	r0, #6
 8019290:	f000 f9ca 	bl	8019628 <raise>
 8019294:	2001      	movs	r0, #1
 8019296:	f7e7 fd79 	bl	8000d8c <_exit>
	...

0801929c <_close_r>:
 801929c:	b538      	push	{r3, r4, r5, lr}
 801929e:	4d06      	ldr	r5, [pc, #24]	; (80192b8 <_close_r+0x1c>)
 80192a0:	2300      	movs	r3, #0
 80192a2:	4604      	mov	r4, r0
 80192a4:	4608      	mov	r0, r1
 80192a6:	602b      	str	r3, [r5, #0]
 80192a8:	f7e7 fdb3 	bl	8000e12 <_close>
 80192ac:	1c43      	adds	r3, r0, #1
 80192ae:	d102      	bne.n	80192b6 <_close_r+0x1a>
 80192b0:	682b      	ldr	r3, [r5, #0]
 80192b2:	b103      	cbz	r3, 80192b6 <_close_r+0x1a>
 80192b4:	6023      	str	r3, [r4, #0]
 80192b6:	bd38      	pop	{r3, r4, r5, pc}
 80192b8:	20012cf4 	.word	0x20012cf4

080192bc <__sflush_r>:
 80192bc:	898a      	ldrh	r2, [r1, #12]
 80192be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80192c2:	4605      	mov	r5, r0
 80192c4:	0710      	lsls	r0, r2, #28
 80192c6:	460c      	mov	r4, r1
 80192c8:	d458      	bmi.n	801937c <__sflush_r+0xc0>
 80192ca:	684b      	ldr	r3, [r1, #4]
 80192cc:	2b00      	cmp	r3, #0
 80192ce:	dc05      	bgt.n	80192dc <__sflush_r+0x20>
 80192d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	dc02      	bgt.n	80192dc <__sflush_r+0x20>
 80192d6:	2000      	movs	r0, #0
 80192d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80192dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80192de:	2e00      	cmp	r6, #0
 80192e0:	d0f9      	beq.n	80192d6 <__sflush_r+0x1a>
 80192e2:	2300      	movs	r3, #0
 80192e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80192e8:	682f      	ldr	r7, [r5, #0]
 80192ea:	602b      	str	r3, [r5, #0]
 80192ec:	d032      	beq.n	8019354 <__sflush_r+0x98>
 80192ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80192f0:	89a3      	ldrh	r3, [r4, #12]
 80192f2:	075a      	lsls	r2, r3, #29
 80192f4:	d505      	bpl.n	8019302 <__sflush_r+0x46>
 80192f6:	6863      	ldr	r3, [r4, #4]
 80192f8:	1ac0      	subs	r0, r0, r3
 80192fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80192fc:	b10b      	cbz	r3, 8019302 <__sflush_r+0x46>
 80192fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019300:	1ac0      	subs	r0, r0, r3
 8019302:	2300      	movs	r3, #0
 8019304:	4602      	mov	r2, r0
 8019306:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019308:	6a21      	ldr	r1, [r4, #32]
 801930a:	4628      	mov	r0, r5
 801930c:	47b0      	blx	r6
 801930e:	1c43      	adds	r3, r0, #1
 8019310:	89a3      	ldrh	r3, [r4, #12]
 8019312:	d106      	bne.n	8019322 <__sflush_r+0x66>
 8019314:	6829      	ldr	r1, [r5, #0]
 8019316:	291d      	cmp	r1, #29
 8019318:	d82c      	bhi.n	8019374 <__sflush_r+0xb8>
 801931a:	4a2a      	ldr	r2, [pc, #168]	; (80193c4 <__sflush_r+0x108>)
 801931c:	40ca      	lsrs	r2, r1
 801931e:	07d6      	lsls	r6, r2, #31
 8019320:	d528      	bpl.n	8019374 <__sflush_r+0xb8>
 8019322:	2200      	movs	r2, #0
 8019324:	6062      	str	r2, [r4, #4]
 8019326:	04d9      	lsls	r1, r3, #19
 8019328:	6922      	ldr	r2, [r4, #16]
 801932a:	6022      	str	r2, [r4, #0]
 801932c:	d504      	bpl.n	8019338 <__sflush_r+0x7c>
 801932e:	1c42      	adds	r2, r0, #1
 8019330:	d101      	bne.n	8019336 <__sflush_r+0x7a>
 8019332:	682b      	ldr	r3, [r5, #0]
 8019334:	b903      	cbnz	r3, 8019338 <__sflush_r+0x7c>
 8019336:	6560      	str	r0, [r4, #84]	; 0x54
 8019338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801933a:	602f      	str	r7, [r5, #0]
 801933c:	2900      	cmp	r1, #0
 801933e:	d0ca      	beq.n	80192d6 <__sflush_r+0x1a>
 8019340:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019344:	4299      	cmp	r1, r3
 8019346:	d002      	beq.n	801934e <__sflush_r+0x92>
 8019348:	4628      	mov	r0, r5
 801934a:	f7ff fb19 	bl	8018980 <_free_r>
 801934e:	2000      	movs	r0, #0
 8019350:	6360      	str	r0, [r4, #52]	; 0x34
 8019352:	e7c1      	b.n	80192d8 <__sflush_r+0x1c>
 8019354:	6a21      	ldr	r1, [r4, #32]
 8019356:	2301      	movs	r3, #1
 8019358:	4628      	mov	r0, r5
 801935a:	47b0      	blx	r6
 801935c:	1c41      	adds	r1, r0, #1
 801935e:	d1c7      	bne.n	80192f0 <__sflush_r+0x34>
 8019360:	682b      	ldr	r3, [r5, #0]
 8019362:	2b00      	cmp	r3, #0
 8019364:	d0c4      	beq.n	80192f0 <__sflush_r+0x34>
 8019366:	2b1d      	cmp	r3, #29
 8019368:	d001      	beq.n	801936e <__sflush_r+0xb2>
 801936a:	2b16      	cmp	r3, #22
 801936c:	d101      	bne.n	8019372 <__sflush_r+0xb6>
 801936e:	602f      	str	r7, [r5, #0]
 8019370:	e7b1      	b.n	80192d6 <__sflush_r+0x1a>
 8019372:	89a3      	ldrh	r3, [r4, #12]
 8019374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019378:	81a3      	strh	r3, [r4, #12]
 801937a:	e7ad      	b.n	80192d8 <__sflush_r+0x1c>
 801937c:	690f      	ldr	r7, [r1, #16]
 801937e:	2f00      	cmp	r7, #0
 8019380:	d0a9      	beq.n	80192d6 <__sflush_r+0x1a>
 8019382:	0793      	lsls	r3, r2, #30
 8019384:	680e      	ldr	r6, [r1, #0]
 8019386:	bf08      	it	eq
 8019388:	694b      	ldreq	r3, [r1, #20]
 801938a:	600f      	str	r7, [r1, #0]
 801938c:	bf18      	it	ne
 801938e:	2300      	movne	r3, #0
 8019390:	eba6 0807 	sub.w	r8, r6, r7
 8019394:	608b      	str	r3, [r1, #8]
 8019396:	f1b8 0f00 	cmp.w	r8, #0
 801939a:	dd9c      	ble.n	80192d6 <__sflush_r+0x1a>
 801939c:	6a21      	ldr	r1, [r4, #32]
 801939e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80193a0:	4643      	mov	r3, r8
 80193a2:	463a      	mov	r2, r7
 80193a4:	4628      	mov	r0, r5
 80193a6:	47b0      	blx	r6
 80193a8:	2800      	cmp	r0, #0
 80193aa:	dc06      	bgt.n	80193ba <__sflush_r+0xfe>
 80193ac:	89a3      	ldrh	r3, [r4, #12]
 80193ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80193b2:	81a3      	strh	r3, [r4, #12]
 80193b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80193b8:	e78e      	b.n	80192d8 <__sflush_r+0x1c>
 80193ba:	4407      	add	r7, r0
 80193bc:	eba8 0800 	sub.w	r8, r8, r0
 80193c0:	e7e9      	b.n	8019396 <__sflush_r+0xda>
 80193c2:	bf00      	nop
 80193c4:	20400001 	.word	0x20400001

080193c8 <_fflush_r>:
 80193c8:	b538      	push	{r3, r4, r5, lr}
 80193ca:	690b      	ldr	r3, [r1, #16]
 80193cc:	4605      	mov	r5, r0
 80193ce:	460c      	mov	r4, r1
 80193d0:	b913      	cbnz	r3, 80193d8 <_fflush_r+0x10>
 80193d2:	2500      	movs	r5, #0
 80193d4:	4628      	mov	r0, r5
 80193d6:	bd38      	pop	{r3, r4, r5, pc}
 80193d8:	b118      	cbz	r0, 80193e2 <_fflush_r+0x1a>
 80193da:	6983      	ldr	r3, [r0, #24]
 80193dc:	b90b      	cbnz	r3, 80193e2 <_fflush_r+0x1a>
 80193de:	f7fe fe81 	bl	80180e4 <__sinit>
 80193e2:	4b14      	ldr	r3, [pc, #80]	; (8019434 <_fflush_r+0x6c>)
 80193e4:	429c      	cmp	r4, r3
 80193e6:	d11b      	bne.n	8019420 <_fflush_r+0x58>
 80193e8:	686c      	ldr	r4, [r5, #4]
 80193ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	d0ef      	beq.n	80193d2 <_fflush_r+0xa>
 80193f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80193f4:	07d0      	lsls	r0, r2, #31
 80193f6:	d404      	bmi.n	8019402 <_fflush_r+0x3a>
 80193f8:	0599      	lsls	r1, r3, #22
 80193fa:	d402      	bmi.n	8019402 <_fflush_r+0x3a>
 80193fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80193fe:	f7fe ff26 	bl	801824e <__retarget_lock_acquire_recursive>
 8019402:	4628      	mov	r0, r5
 8019404:	4621      	mov	r1, r4
 8019406:	f7ff ff59 	bl	80192bc <__sflush_r>
 801940a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801940c:	07da      	lsls	r2, r3, #31
 801940e:	4605      	mov	r5, r0
 8019410:	d4e0      	bmi.n	80193d4 <_fflush_r+0xc>
 8019412:	89a3      	ldrh	r3, [r4, #12]
 8019414:	059b      	lsls	r3, r3, #22
 8019416:	d4dd      	bmi.n	80193d4 <_fflush_r+0xc>
 8019418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801941a:	f7fe ff19 	bl	8018250 <__retarget_lock_release_recursive>
 801941e:	e7d9      	b.n	80193d4 <_fflush_r+0xc>
 8019420:	4b05      	ldr	r3, [pc, #20]	; (8019438 <_fflush_r+0x70>)
 8019422:	429c      	cmp	r4, r3
 8019424:	d101      	bne.n	801942a <_fflush_r+0x62>
 8019426:	68ac      	ldr	r4, [r5, #8]
 8019428:	e7df      	b.n	80193ea <_fflush_r+0x22>
 801942a:	4b04      	ldr	r3, [pc, #16]	; (801943c <_fflush_r+0x74>)
 801942c:	429c      	cmp	r4, r3
 801942e:	bf08      	it	eq
 8019430:	68ec      	ldreq	r4, [r5, #12]
 8019432:	e7da      	b.n	80193ea <_fflush_r+0x22>
 8019434:	0801ca38 	.word	0x0801ca38
 8019438:	0801ca58 	.word	0x0801ca58
 801943c:	0801ca18 	.word	0x0801ca18

08019440 <_lseek_r>:
 8019440:	b538      	push	{r3, r4, r5, lr}
 8019442:	4d07      	ldr	r5, [pc, #28]	; (8019460 <_lseek_r+0x20>)
 8019444:	4604      	mov	r4, r0
 8019446:	4608      	mov	r0, r1
 8019448:	4611      	mov	r1, r2
 801944a:	2200      	movs	r2, #0
 801944c:	602a      	str	r2, [r5, #0]
 801944e:	461a      	mov	r2, r3
 8019450:	f7e7 fd06 	bl	8000e60 <_lseek>
 8019454:	1c43      	adds	r3, r0, #1
 8019456:	d102      	bne.n	801945e <_lseek_r+0x1e>
 8019458:	682b      	ldr	r3, [r5, #0]
 801945a:	b103      	cbz	r3, 801945e <_lseek_r+0x1e>
 801945c:	6023      	str	r3, [r4, #0]
 801945e:	bd38      	pop	{r3, r4, r5, pc}
 8019460:	20012cf4 	.word	0x20012cf4

08019464 <__swhatbuf_r>:
 8019464:	b570      	push	{r4, r5, r6, lr}
 8019466:	460e      	mov	r6, r1
 8019468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801946c:	2900      	cmp	r1, #0
 801946e:	b096      	sub	sp, #88	; 0x58
 8019470:	4614      	mov	r4, r2
 8019472:	461d      	mov	r5, r3
 8019474:	da07      	bge.n	8019486 <__swhatbuf_r+0x22>
 8019476:	2300      	movs	r3, #0
 8019478:	602b      	str	r3, [r5, #0]
 801947a:	89b3      	ldrh	r3, [r6, #12]
 801947c:	061a      	lsls	r2, r3, #24
 801947e:	d410      	bmi.n	80194a2 <__swhatbuf_r+0x3e>
 8019480:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019484:	e00e      	b.n	80194a4 <__swhatbuf_r+0x40>
 8019486:	466a      	mov	r2, sp
 8019488:	f000 f8f8 	bl	801967c <_fstat_r>
 801948c:	2800      	cmp	r0, #0
 801948e:	dbf2      	blt.n	8019476 <__swhatbuf_r+0x12>
 8019490:	9a01      	ldr	r2, [sp, #4]
 8019492:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8019496:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801949a:	425a      	negs	r2, r3
 801949c:	415a      	adcs	r2, r3
 801949e:	602a      	str	r2, [r5, #0]
 80194a0:	e7ee      	b.n	8019480 <__swhatbuf_r+0x1c>
 80194a2:	2340      	movs	r3, #64	; 0x40
 80194a4:	2000      	movs	r0, #0
 80194a6:	6023      	str	r3, [r4, #0]
 80194a8:	b016      	add	sp, #88	; 0x58
 80194aa:	bd70      	pop	{r4, r5, r6, pc}

080194ac <__smakebuf_r>:
 80194ac:	898b      	ldrh	r3, [r1, #12]
 80194ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80194b0:	079d      	lsls	r5, r3, #30
 80194b2:	4606      	mov	r6, r0
 80194b4:	460c      	mov	r4, r1
 80194b6:	d507      	bpl.n	80194c8 <__smakebuf_r+0x1c>
 80194b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80194bc:	6023      	str	r3, [r4, #0]
 80194be:	6123      	str	r3, [r4, #16]
 80194c0:	2301      	movs	r3, #1
 80194c2:	6163      	str	r3, [r4, #20]
 80194c4:	b002      	add	sp, #8
 80194c6:	bd70      	pop	{r4, r5, r6, pc}
 80194c8:	ab01      	add	r3, sp, #4
 80194ca:	466a      	mov	r2, sp
 80194cc:	f7ff ffca 	bl	8019464 <__swhatbuf_r>
 80194d0:	9900      	ldr	r1, [sp, #0]
 80194d2:	4605      	mov	r5, r0
 80194d4:	4630      	mov	r0, r6
 80194d6:	f7ff faa3 	bl	8018a20 <_malloc_r>
 80194da:	b948      	cbnz	r0, 80194f0 <__smakebuf_r+0x44>
 80194dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80194e0:	059a      	lsls	r2, r3, #22
 80194e2:	d4ef      	bmi.n	80194c4 <__smakebuf_r+0x18>
 80194e4:	f023 0303 	bic.w	r3, r3, #3
 80194e8:	f043 0302 	orr.w	r3, r3, #2
 80194ec:	81a3      	strh	r3, [r4, #12]
 80194ee:	e7e3      	b.n	80194b8 <__smakebuf_r+0xc>
 80194f0:	4b0d      	ldr	r3, [pc, #52]	; (8019528 <__smakebuf_r+0x7c>)
 80194f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80194f4:	89a3      	ldrh	r3, [r4, #12]
 80194f6:	6020      	str	r0, [r4, #0]
 80194f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80194fc:	81a3      	strh	r3, [r4, #12]
 80194fe:	9b00      	ldr	r3, [sp, #0]
 8019500:	6163      	str	r3, [r4, #20]
 8019502:	9b01      	ldr	r3, [sp, #4]
 8019504:	6120      	str	r0, [r4, #16]
 8019506:	b15b      	cbz	r3, 8019520 <__smakebuf_r+0x74>
 8019508:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801950c:	4630      	mov	r0, r6
 801950e:	f000 f8c7 	bl	80196a0 <_isatty_r>
 8019512:	b128      	cbz	r0, 8019520 <__smakebuf_r+0x74>
 8019514:	89a3      	ldrh	r3, [r4, #12]
 8019516:	f023 0303 	bic.w	r3, r3, #3
 801951a:	f043 0301 	orr.w	r3, r3, #1
 801951e:	81a3      	strh	r3, [r4, #12]
 8019520:	89a0      	ldrh	r0, [r4, #12]
 8019522:	4305      	orrs	r5, r0
 8019524:	81a5      	strh	r5, [r4, #12]
 8019526:	e7cd      	b.n	80194c4 <__smakebuf_r+0x18>
 8019528:	0801807d 	.word	0x0801807d

0801952c <__ascii_mbtowc>:
 801952c:	b082      	sub	sp, #8
 801952e:	b901      	cbnz	r1, 8019532 <__ascii_mbtowc+0x6>
 8019530:	a901      	add	r1, sp, #4
 8019532:	b142      	cbz	r2, 8019546 <__ascii_mbtowc+0x1a>
 8019534:	b14b      	cbz	r3, 801954a <__ascii_mbtowc+0x1e>
 8019536:	7813      	ldrb	r3, [r2, #0]
 8019538:	600b      	str	r3, [r1, #0]
 801953a:	7812      	ldrb	r2, [r2, #0]
 801953c:	1e10      	subs	r0, r2, #0
 801953e:	bf18      	it	ne
 8019540:	2001      	movne	r0, #1
 8019542:	b002      	add	sp, #8
 8019544:	4770      	bx	lr
 8019546:	4610      	mov	r0, r2
 8019548:	e7fb      	b.n	8019542 <__ascii_mbtowc+0x16>
 801954a:	f06f 0001 	mvn.w	r0, #1
 801954e:	e7f8      	b.n	8019542 <__ascii_mbtowc+0x16>

08019550 <__malloc_lock>:
 8019550:	4801      	ldr	r0, [pc, #4]	; (8019558 <__malloc_lock+0x8>)
 8019552:	f7fe be7c 	b.w	801824e <__retarget_lock_acquire_recursive>
 8019556:	bf00      	nop
 8019558:	20012d00 	.word	0x20012d00

0801955c <__malloc_unlock>:
 801955c:	4801      	ldr	r0, [pc, #4]	; (8019564 <__malloc_unlock+0x8>)
 801955e:	f7fe be77 	b.w	8018250 <__retarget_lock_release_recursive>
 8019562:	bf00      	nop
 8019564:	20012d00 	.word	0x20012d00

08019568 <_realloc_r>:
 8019568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801956a:	4607      	mov	r7, r0
 801956c:	4614      	mov	r4, r2
 801956e:	460e      	mov	r6, r1
 8019570:	b921      	cbnz	r1, 801957c <_realloc_r+0x14>
 8019572:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019576:	4611      	mov	r1, r2
 8019578:	f7ff ba52 	b.w	8018a20 <_malloc_r>
 801957c:	b922      	cbnz	r2, 8019588 <_realloc_r+0x20>
 801957e:	f7ff f9ff 	bl	8018980 <_free_r>
 8019582:	4625      	mov	r5, r4
 8019584:	4628      	mov	r0, r5
 8019586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019588:	f000 f89a 	bl	80196c0 <_malloc_usable_size_r>
 801958c:	42a0      	cmp	r0, r4
 801958e:	d20f      	bcs.n	80195b0 <_realloc_r+0x48>
 8019590:	4621      	mov	r1, r4
 8019592:	4638      	mov	r0, r7
 8019594:	f7ff fa44 	bl	8018a20 <_malloc_r>
 8019598:	4605      	mov	r5, r0
 801959a:	2800      	cmp	r0, #0
 801959c:	d0f2      	beq.n	8019584 <_realloc_r+0x1c>
 801959e:	4631      	mov	r1, r6
 80195a0:	4622      	mov	r2, r4
 80195a2:	f7fd fa2f 	bl	8016a04 <memcpy>
 80195a6:	4631      	mov	r1, r6
 80195a8:	4638      	mov	r0, r7
 80195aa:	f7ff f9e9 	bl	8018980 <_free_r>
 80195ae:	e7e9      	b.n	8019584 <_realloc_r+0x1c>
 80195b0:	4635      	mov	r5, r6
 80195b2:	e7e7      	b.n	8019584 <_realloc_r+0x1c>

080195b4 <_read_r>:
 80195b4:	b538      	push	{r3, r4, r5, lr}
 80195b6:	4d07      	ldr	r5, [pc, #28]	; (80195d4 <_read_r+0x20>)
 80195b8:	4604      	mov	r4, r0
 80195ba:	4608      	mov	r0, r1
 80195bc:	4611      	mov	r1, r2
 80195be:	2200      	movs	r2, #0
 80195c0:	602a      	str	r2, [r5, #0]
 80195c2:	461a      	mov	r2, r3
 80195c4:	f7e7 fbec 	bl	8000da0 <_read>
 80195c8:	1c43      	adds	r3, r0, #1
 80195ca:	d102      	bne.n	80195d2 <_read_r+0x1e>
 80195cc:	682b      	ldr	r3, [r5, #0]
 80195ce:	b103      	cbz	r3, 80195d2 <_read_r+0x1e>
 80195d0:	6023      	str	r3, [r4, #0]
 80195d2:	bd38      	pop	{r3, r4, r5, pc}
 80195d4:	20012cf4 	.word	0x20012cf4

080195d8 <_raise_r>:
 80195d8:	291f      	cmp	r1, #31
 80195da:	b538      	push	{r3, r4, r5, lr}
 80195dc:	4604      	mov	r4, r0
 80195de:	460d      	mov	r5, r1
 80195e0:	d904      	bls.n	80195ec <_raise_r+0x14>
 80195e2:	2316      	movs	r3, #22
 80195e4:	6003      	str	r3, [r0, #0]
 80195e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80195ea:	bd38      	pop	{r3, r4, r5, pc}
 80195ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80195ee:	b112      	cbz	r2, 80195f6 <_raise_r+0x1e>
 80195f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80195f4:	b94b      	cbnz	r3, 801960a <_raise_r+0x32>
 80195f6:	4620      	mov	r0, r4
 80195f8:	f000 f830 	bl	801965c <_getpid_r>
 80195fc:	462a      	mov	r2, r5
 80195fe:	4601      	mov	r1, r0
 8019600:	4620      	mov	r0, r4
 8019602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019606:	f000 b817 	b.w	8019638 <_kill_r>
 801960a:	2b01      	cmp	r3, #1
 801960c:	d00a      	beq.n	8019624 <_raise_r+0x4c>
 801960e:	1c59      	adds	r1, r3, #1
 8019610:	d103      	bne.n	801961a <_raise_r+0x42>
 8019612:	2316      	movs	r3, #22
 8019614:	6003      	str	r3, [r0, #0]
 8019616:	2001      	movs	r0, #1
 8019618:	e7e7      	b.n	80195ea <_raise_r+0x12>
 801961a:	2400      	movs	r4, #0
 801961c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019620:	4628      	mov	r0, r5
 8019622:	4798      	blx	r3
 8019624:	2000      	movs	r0, #0
 8019626:	e7e0      	b.n	80195ea <_raise_r+0x12>

08019628 <raise>:
 8019628:	4b02      	ldr	r3, [pc, #8]	; (8019634 <raise+0xc>)
 801962a:	4601      	mov	r1, r0
 801962c:	6818      	ldr	r0, [r3, #0]
 801962e:	f7ff bfd3 	b.w	80195d8 <_raise_r>
 8019632:	bf00      	nop
 8019634:	20000020 	.word	0x20000020

08019638 <_kill_r>:
 8019638:	b538      	push	{r3, r4, r5, lr}
 801963a:	4d07      	ldr	r5, [pc, #28]	; (8019658 <_kill_r+0x20>)
 801963c:	2300      	movs	r3, #0
 801963e:	4604      	mov	r4, r0
 8019640:	4608      	mov	r0, r1
 8019642:	4611      	mov	r1, r2
 8019644:	602b      	str	r3, [r5, #0]
 8019646:	f7e7 fb8f 	bl	8000d68 <_kill>
 801964a:	1c43      	adds	r3, r0, #1
 801964c:	d102      	bne.n	8019654 <_kill_r+0x1c>
 801964e:	682b      	ldr	r3, [r5, #0]
 8019650:	b103      	cbz	r3, 8019654 <_kill_r+0x1c>
 8019652:	6023      	str	r3, [r4, #0]
 8019654:	bd38      	pop	{r3, r4, r5, pc}
 8019656:	bf00      	nop
 8019658:	20012cf4 	.word	0x20012cf4

0801965c <_getpid_r>:
 801965c:	f7e7 bb7c 	b.w	8000d58 <_getpid>

08019660 <__ascii_wctomb>:
 8019660:	b149      	cbz	r1, 8019676 <__ascii_wctomb+0x16>
 8019662:	2aff      	cmp	r2, #255	; 0xff
 8019664:	bf85      	ittet	hi
 8019666:	238a      	movhi	r3, #138	; 0x8a
 8019668:	6003      	strhi	r3, [r0, #0]
 801966a:	700a      	strbls	r2, [r1, #0]
 801966c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8019670:	bf98      	it	ls
 8019672:	2001      	movls	r0, #1
 8019674:	4770      	bx	lr
 8019676:	4608      	mov	r0, r1
 8019678:	4770      	bx	lr
	...

0801967c <_fstat_r>:
 801967c:	b538      	push	{r3, r4, r5, lr}
 801967e:	4d07      	ldr	r5, [pc, #28]	; (801969c <_fstat_r+0x20>)
 8019680:	2300      	movs	r3, #0
 8019682:	4604      	mov	r4, r0
 8019684:	4608      	mov	r0, r1
 8019686:	4611      	mov	r1, r2
 8019688:	602b      	str	r3, [r5, #0]
 801968a:	f7e7 fbce 	bl	8000e2a <_fstat>
 801968e:	1c43      	adds	r3, r0, #1
 8019690:	d102      	bne.n	8019698 <_fstat_r+0x1c>
 8019692:	682b      	ldr	r3, [r5, #0]
 8019694:	b103      	cbz	r3, 8019698 <_fstat_r+0x1c>
 8019696:	6023      	str	r3, [r4, #0]
 8019698:	bd38      	pop	{r3, r4, r5, pc}
 801969a:	bf00      	nop
 801969c:	20012cf4 	.word	0x20012cf4

080196a0 <_isatty_r>:
 80196a0:	b538      	push	{r3, r4, r5, lr}
 80196a2:	4d06      	ldr	r5, [pc, #24]	; (80196bc <_isatty_r+0x1c>)
 80196a4:	2300      	movs	r3, #0
 80196a6:	4604      	mov	r4, r0
 80196a8:	4608      	mov	r0, r1
 80196aa:	602b      	str	r3, [r5, #0]
 80196ac:	f7e7 fbcd 	bl	8000e4a <_isatty>
 80196b0:	1c43      	adds	r3, r0, #1
 80196b2:	d102      	bne.n	80196ba <_isatty_r+0x1a>
 80196b4:	682b      	ldr	r3, [r5, #0]
 80196b6:	b103      	cbz	r3, 80196ba <_isatty_r+0x1a>
 80196b8:	6023      	str	r3, [r4, #0]
 80196ba:	bd38      	pop	{r3, r4, r5, pc}
 80196bc:	20012cf4 	.word	0x20012cf4

080196c0 <_malloc_usable_size_r>:
 80196c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80196c4:	1f18      	subs	r0, r3, #4
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	bfbc      	itt	lt
 80196ca:	580b      	ldrlt	r3, [r1, r0]
 80196cc:	18c0      	addlt	r0, r0, r3
 80196ce:	4770      	bx	lr

080196d0 <_init>:
 80196d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196d2:	bf00      	nop
 80196d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80196d6:	bc08      	pop	{r3}
 80196d8:	469e      	mov	lr, r3
 80196da:	4770      	bx	lr

080196dc <_fini>:
 80196dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196de:	bf00      	nop
 80196e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80196e2:	bc08      	pop	{r3}
 80196e4:	469e      	mov	lr, r3
 80196e6:	4770      	bx	lr
