{
  "Top": "blockmatmul",
  "RtlTop": "blockmatmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "blockmatmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Arows": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<blockvec, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "Arows",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Bcols": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<blockvec, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "Bcols",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ABpartial": {
      "index": "2",
      "direction": "inout",
      "srcType": "&",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ABpartial_i",
          "name": "ABpartial_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "ABpartial_o",
          "name": "ABpartial_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ABpartial_o_ap_vld",
          "name": "ABpartial_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "it": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "it",
          "name": "it",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top -name blockmatmul \"blockmatmul\"",
      "set_directive_top blockmatmul -name blockmatmul"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "blockmatmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "175 ~ 186",
    "Latency": "174"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "blockmatmul",
    "Version": "1.0",
    "DisplayName": "Blockmatmul",
    "Revision": "2112983306",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_blockmatmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/BlockMatrix_design.cpp"],
    "Vhdl": [
      "impl\/vhdl\/blockmatmul_A_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/blockmatmul_AB_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_1.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_loadA.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_partialsum.vhd",
      "impl\/vhdl\/blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2.vhd",
      "impl\/vhdl\/blockmatmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/blockmatmul_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/blockmatmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/blockmatmul_A_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/blockmatmul_A_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/blockmatmul_AB_RAM_AUTO_1R1W.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_1.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_loadA.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_partialsum.v",
      "impl\/verilog\/blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2.v",
      "impl\/verilog\/blockmatmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/blockmatmul_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/blockmatmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/blockmatmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Arows": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "Arows_",
      "portMap": {
        "Arows_dout": "RD_DATA",
        "Arows_empty_n": "EMPTY_N",
        "Arows_read": "RD_EN"
      },
      "ports": [
        "Arows_dout",
        "Arows_empty_n",
        "Arows_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "Arows"
        }]
    },
    "Bcols": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "Bcols_",
      "portMap": {
        "Bcols_dout": "RD_DATA",
        "Bcols_empty_n": "EMPTY_N",
        "Bcols_read": "RD_EN"
      },
      "ports": [
        "Bcols_dout",
        "Bcols_empty_n",
        "Bcols_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "Bcols"
        }]
    },
    "ABpartial_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"ABpartial_i": "DATA"},
      "ports": ["ABpartial_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ABpartial"
        }]
    },
    "ABpartial_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"ABpartial_o": "DATA"},
      "ports": ["ABpartial_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ABpartial"
        }]
    },
    "it": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"it": "DATA"},
      "ports": ["it"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "it"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Arows_dout": {
      "dir": "in",
      "width": "128"
    },
    "Arows_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_dout": {
      "dir": "in",
      "width": "128"
    },
    "Bcols_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_read": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_i": {
      "dir": "in",
      "width": "512"
    },
    "ABpartial_o": {
      "dir": "out",
      "width": "512"
    },
    "ABpartial_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "it": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "blockmatmul",
      "Instances": [
        {
          "ModuleName": "blockmatmul_Pipeline_1",
          "InstanceName": "grp_blockmatmul_Pipeline_1_fu_79"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_loadA",
          "InstanceName": "grp_blockmatmul_Pipeline_loadA_fu_85"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_partialsum",
          "InstanceName": "grp_blockmatmul_Pipeline_partialsum_fu_99"
        },
        {
          "ModuleName": "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2",
          "InstanceName": "grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114"
        }
      ]
    },
    "Info": {
      "blockmatmul_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_loadA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_partialsum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "blockmatmul_Pipeline_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.686"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_loadA": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.799"
        },
        "Loops": [{
            "Name": "loadA",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_partialsum": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "partialsum",
            "TripCount": "8",
            "Latency": "128",
            "PipelineII": "16",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "4133",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "1765",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.687"
        },
        "Loops": [{
            "Name": "writeoutput_VITIS_LOOP_34_2",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "569",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "6034",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "blockmatmul": {
        "Latency": {
          "LatencyBest": "174",
          "LatencyAvg": "180",
          "LatencyWorst": "185",
          "PipelineIIMin": "175",
          "PipelineIIMax": "186",
          "PipelineII": "175 ~ 186",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "4925",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "8249",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-11 22:26:44 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
