Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 28 00:47:34 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file diagram_timing_summary_routed.rpt -pb diagram_timing_summary_routed.pb -rpx diagram_timing_summary_routed.rpx -warn_on_violation
| Design       : diagram
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 4.482ns (62.104%)  route 2.735ns (37.896%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.878     1.297    state_OBUF[1]
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.327     1.624 r  state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.481    state_OBUF[0]
    M4                   OBUF (Prop_obuf_I_O)         3.736     7.218 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.218    state[0]
    M4                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.121ns (67.756%)  route 1.961ns (32.244%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           1.961     2.380    state_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.702     6.083 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.083    state[1]
    L4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.999ns (70.568%)  route 1.668ns (29.432%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  y_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  y_reg/Q
                         net (fo=1, routed)           1.668     2.124    y_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.666 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     5.666    y
    M2                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.448ns  (logic 1.648ns (37.048%)  route 2.800ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.788     3.312    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.012     4.448    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.448ns  (logic 1.648ns (37.048%)  route 2.800ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.788     3.312    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.012     4.448    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.448ns  (logic 1.648ns (37.048%)  route 2.800ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.788     3.312    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.012     4.448    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  y_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 1.666ns (40.761%)  route 2.421ns (59.239%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  x_IBUF_inst/O
                         net (fo=3, routed)           2.421     3.935    x_IBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I2_O)        0.152     4.087 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.087    state__1[1]
    SLICE_X85Y119        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 1.638ns (40.333%)  route 2.423ns (59.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  x_IBUF_inst/O
                         net (fo=3, routed)           2.423     3.937    x_IBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I2_O)        0.124     4.061 r  y_i_1/O
                         net (fo=1, routed)           0.000     4.061    y_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 1.638ns (40.353%)  route 2.421ns (59.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  x_IBUF_inst/O
                         net (fo=3, routed)           2.421     3.935    x_IBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I2_O)        0.124     4.059 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.059    state__1[0]
    SLICE_X85Y119        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    state__0[0]
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.042     0.350 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    state__1[1]
    SLICE_X85Y119        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    state__0[0]
    SLICE_X85Y119        LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    state__1[0]
    SLICE_X85Y119        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    state__0[0]
    SLICE_X85Y119        LUT3 (Prop_lut3_I1_O)        0.045     0.355 r  y_i_1/O
                         net (fo=1, routed)           0.000     0.355    y_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.435ns  (logic 0.336ns (23.427%)  route 1.099ns (76.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.711     1.002    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.047 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.388     1.435    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.435ns  (logic 0.336ns (23.427%)  route 1.099ns (76.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.711     1.002    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.047 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.388     1.435    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.435ns  (logic 0.336ns (23.427%)  route 1.099ns (76.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.711     1.002    rst_IBUF
    SLICE_X85Y105        LUT1 (Prop_lut1_I0_O)        0.045     1.047 f  FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.388     1.435    FSM_sequential_state[1]_i_2_n_0
    SLICE_X85Y119        FDCE                                         f  y_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.384ns (80.435%)  route 0.337ns (19.565%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  y_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  y_reg/Q
                         net (fo=1, routed)           0.337     0.478    y_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.243     1.721 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     1.721    y
    M2                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.410ns (74.202%)  route 0.490ns (25.798%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.490     0.618    state_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         1.282     1.900 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.900    state[1]
    L4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.480ns (71.791%)  route 0.582ns (28.209%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    state__0[0]
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.043     0.353 r  state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     0.766    state_OBUF[0]
    M4                   OBUF (Prop_obuf_I_O)         1.296     2.062 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.062    state[0]
    M4                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------





