[connectivity]
nk=HiveNet_kernel_0:1:HiveNet_kernel_0
nk=cmac_0:1:cmac_0
nk=unikernel:1:unikernel
sp=unikernel.in_0:HBM[0]
sp=unikernel.out_0:HBM[1]
sp=unikernel.in_1:HBM[2]
sp=unikernel.out_1:HBM[3]
sp=unikernel.in_2:HBM[4]
sp=unikernel.out_2:HBM[5]
sp=unikernel.in_3:HBM[6]
sp=unikernel.out_3:HBM[7]
sp=unikernel.in_4:HBM[8]
sp=unikernel.out_4:HBM[9]
sp=unikernel.in_5:HBM[10]
sp=unikernel.out_5:HBM[11]
sp=unikernel.in_6:HBM[12]
sp=unikernel.out_6:HBM[13]
sp=unikernel.in_7:HBM[14]
sp=unikernel.out_7:HBM[15]
sp=unikernel.temp:HBM[31]
sp=HiveNet_kernel_0.HBM_read:HBM[16]
sp=HiveNet_kernel_0.HBM_write:HBM[17]

sc=cmac_0.M_AXIS:HiveNet_kernel_0.rx
sc=HiveNet_kernel_0.tx:cmac_0.S_AXIS
sc=unikernel.out_board:HiveNet_kernel_0.inputData
sc=HiveNet_kernel_0.outData:unikernel.in_board
[clock]
freqHz=100000000:unikernel.ap_clk
freqHz=300000000:cmac_0.ap_clk
freqHz=100000000:cmac_0.clk_gt_freerun

freqHz=300000000:HiveNet_kernel_0.ap_clk_320
freqHz=15000000:HiveNet_kernel_0.ap_clk
freqHz=100000000:HiveNet_kernel_0.ref_clock
