INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW4_ALU_and_IMMED/HW4_ALU_and_IMMED.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW4_ALU_and_IMMED/HW4_ALU_and_IMMED.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/new/Otter_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/SevSeg_SV/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/add4adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/mux6sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_PC/HW2_PC.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sources_1/imports/sources_1/imports/CPE233Labs/HW2_REG_FILE/HW2_REG_FILE.srcs/sources_1/new/top_REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW7_OtterWrapper/HW7_OtterWrapper.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
