$date
	Thu Nov 17 11:09:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ set $end
$scope module qb $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ set $end
$var wire 5 % Q [4:0] $end
$scope module s0 $end
$var wire 1 & D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ set $end
$var reg 1 ' Q $end
$upscope $end
$scope module s1 $end
$var wire 1 ( D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ) set $end
$var reg 1 * Q $end
$upscope $end
$scope module s2 $end
$var wire 1 + D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 , set $end
$var reg 1 - Q $end
$upscope $end
$scope module s3 $end
$var wire 1 . D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 / set $end
$var reg 1 0 Q $end
$upscope $end
$scope module s4 $end
$var wire 1 1 D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 2 set $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
02
x1
x0
0/
x.
x-
0,
x+
x*
0)
x(
x'
x&
bx %
1$
0#
0"
bx !
$end
#20
1&
1(
0+
0.
01
1'
0*
0-
00
b10000 !
b10000 %
03
1#
#40
1)
1,
1/
12
0#
1"
0$
#60
1+
b11000 !
b11000 %
1*
1#
#80
0#
#100
1.
b11100 !
b11100 %
1-
1#
#120
0#
#140
11
b11110 !
b11110 %
10
1#
#160
0#
#180
0&
b11111 !
b11111 %
13
1#
#200
0#
#220
0(
b1111 !
b1111 %
0'
1#
#240
0#
#260
0+
b111 !
b111 %
0*
1#
#280
0#
#300
0.
b11 !
b11 %
0-
1#
#320
0#
#340
01
b1 !
b1 %
00
1#
#360
0#
