{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683317583374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317583374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:03 2023 " "Processing started: Sat May 06 01:43:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317583374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317583374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 309project -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317583374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683317584783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683317584783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chooser2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chooser2-Struct " "Found design unit 1: chooser2-Struct" {  } { { "chooser2.vhd" "" { Text "D:/Academics/Sem 4/project/project/chooser2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599354 ""} { "Info" "ISGN_ENTITY_NAME" "1 chooser2 " "Found entity 1: chooser2" {  } { { "chooser2.vhd" "" { Text "D:/Academics/Sem 4/project/project/chooser2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behave " "Found design unit 1: control-behave" {  } { { "control.vhd" "" { Text "D:/Academics/Sem 4/project/project/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599368 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Academics/Sem 4/project/project/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-write_back " "Found design unit 1: stage6-write_back" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599380 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "re_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file re_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 re_reg-r_e " "Found design unit 1: re_reg-r_e" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599394 ""} { "Info" "ISGN_ENTITY_NAME" "1 re_reg " "Found entity 1: re_reg" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mw_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mw_reg-m_w " "Found design unit 1: mw_reg-m_w" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mw_reg " "Found entity 1: mw_reg" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em.vhd 2 1 " "Found 2 design units, including 1 entities, in source file em.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 em-exec_mem " "Found design unit 1: em-exec_mem" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599423 ""} { "Info" "ISGN_ENTITY_NAME" "1 em " "Found entity 1: em" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr_reg-d_r " "Found design unit 1: dr_reg-d_r" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599443 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr_reg " "Found entity 1: dr_reg" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipedatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipedatapath-pipearch " "Found design unit 1: pipedatapath-pipearch" {  } { { "pipedatapath.vhd" "" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599466 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipedatapath " "Found entity 1: pipedatapath" {  } { { "pipedatapath.vhd" "" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroextender-zeroarch " "Found design unit 1: zeroextender-zeroarch" {  } { { "zeroextender.vhd" "" { Text "D:/Academics/Sem 4/project/project/zeroextender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599488 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroextender " "Found entity 1: zeroextender" {  } { { "zeroextender.vhd" "" { Text "D:/Academics/Sem 4/project/project/zeroextender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg-arcreg " "Found design unit 1: tempreg-arcreg" {  } { { "tempreg.vhd" "" { Text "D:/Academics/Sem 4/project/project/tempreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599505 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg " "Found entity 1: tempreg" {  } { { "tempreg.vhd" "" { Text "D:/Academics/Sem 4/project/project/tempreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 structure-connection " "Found design unit 1: structure-connection" {  } { { "structure.vhd" "" { Text "D:/Academics/Sem 4/project/project/structure.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599524 ""} { "Info" "ISGN_ENTITY_NAME" "1 structure " "Found entity 1: structure" {  } { { "structure.vhd" "" { Text "D:/Academics/Sem 4/project/project/structure.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-struct " "Found design unit 1: stage5-struct" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599539 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-stage3arch " "Found design unit 1: stage3-stage3arch" {  } { { "stage3.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599560 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "stage3.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-stage2arch " "Found design unit 1: stage2-stage2arch" {  } { { "stage2.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599581 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-bhv " "Found design unit 1: priorityencoder-bhv" {  } { { "priorityencoder.vhd" "" { Text "D:/Academics/Sem 4/project/project/priorityencoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599605 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhd" "" { Text "D:/Academics/Sem 4/project/project/priorityencoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599623 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_ex-design " "Found design unit 1: seq_ex-design" {  } { { "seq_extender.vhd" "" { Text "D:/Academics/Sem 4/project/project/seq_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599644 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_ex " "Found entity 1: seq_ex" {  } { { "seq_extender.vhd" "" { Text "D:/Academics/Sem 4/project/project/seq_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend_9_16-design " "Found design unit 1: extend_9_16-design" {  } { { "se9_16.vhd" "" { Text "D:/Academics/Sem 4/project/project/se9_16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599665 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend_9_16 " "Found entity 1: extend_9_16" {  } { { "se9_16.vhd" "" { Text "D:/Academics/Sem 4/project/project/se9_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend_6_16-design " "Found design unit 1: extend_6_16-design" {  } { { "se7_16.vhd" "" { Text "D:/Academics/Sem 4/project/project/se7_16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599685 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend_6_16 " "Found entity 1: extend_6_16" {  } { { "se7_16.vhd" "" { Text "D:/Academics/Sem 4/project/project/se7_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-registers " "Found design unit 1: regfile-registers" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599687 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_memory-behav " "Found design unit 1: read_memory-behav" {  } { { "read_mem.vhd" "" { Text "D:/Academics/Sem 4/project/project/read_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599689 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_memory " "Found entity 1: read_memory" {  } { { "read_mem.vhd" "" { Text "D:/Academics/Sem 4/project/project/read_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "datamem.vhd" "" { Text "D:/Academics/Sem 4/project/project/datamem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599710 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "datamem.vhd" "" { Text "D:/Academics/Sem 4/project/project/datamem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-bhv " "Found design unit 1: comparator-bhv" {  } { { "comparator.vhd" "" { Text "D:/Academics/Sem 4/project/project/comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599724 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Academics/Sem 4/project/project/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_tb-bhv " "Found design unit 1: clock_divider_tb-bhv" {  } { { "clock_divider_tb.vhd" "" { Text "D:/Academics/Sem 4/project/project/clock_divider_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599740 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_tb " "Found entity 1: clock_divider_tb" {  } { { "clock_divider_tb.vhd" "" { Text "D:/Academics/Sem 4/project/project/clock_divider_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599761 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_stage-fetch " "Found design unit 1: first_stage-fetch" {  } { { "first_stage.vhd" "" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599784 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_stage " "Found entity 1: first_stage" {  } { { "first_stage.vhd" "" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd_reg-f_d " "Found design unit 1: fd_reg-f_d" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599806 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd_reg " "Found entity 1: fd_reg" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage_4-execute " "Found design unit 1: stage_4-execute" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599827 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage_4 " "Found entity 1: stage_4" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chooser4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chooser4-Struct " "Found design unit 1: chooser4-Struct" {  } { { "chooser4.vhd" "" { Text "D:/Academics/Sem 4/project/project/chooser4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599846 ""} { "Info" "ISGN_ENTITY_NAME" "1 chooser4 " "Found entity 1: chooser4" {  } { { "chooser4.vhd" "" { Text "D:/Academics/Sem 4/project/project/chooser4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double-doublearch " "Found design unit 1: double-doublearch" {  } { { "double.vhd" "" { Text "D:/Academics/Sem 4/project/project/double.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599866 ""} { "Info" "ISGN_ENTITY_NAME" "1 double " "Found entity 1: double" {  } { { "double.vhd" "" { Text "D:/Academics/Sem 4/project/project/double.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsm-archlmsm " "Found design unit 1: lmsm-archlmsm" {  } { { "lmsm.vhd" "" { Text "D:/Academics/Sem 4/project/project/lmsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599891 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsm " "Found entity 1: lmsm" {  } { { "lmsm.vhd" "" { Text "D:/Academics/Sem 4/project/project/lmsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file increment2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer2-bhv " "Found design unit 1: incrementer2-bhv" {  } { { "increment2.vhd" "" { Text "D:/Academics/Sem 4/project/project/increment2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599915 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer2 " "Found entity 1: incrementer2" {  } { { "increment2.vhd" "" { Text "D:/Academics/Sem 4/project/project/increment2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarder-forwarding " "Found design unit 1: forwarder-forwarding" {  } { { "forwarder.vhd" "" { Text "D:/Academics/Sem 4/project/project/forwarder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599926 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarder " "Found entity 1: forwarder" {  } { { "forwarder.vhd" "" { Text "D:/Academics/Sem 4/project/project/forwarder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pickone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pickone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pickone-Struct " "Found design unit 1: pickone-Struct" {  } { { "pickone.vhd" "" { Text "D:/Academics/Sem 4/project/project/pickone.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599938 ""} { "Info" "ISGN_ENTITY_NAME" "1 pickone " "Found entity 1: pickone" {  } { { "pickone.vhd" "" { Text "D:/Academics/Sem 4/project/project/pickone.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-bhv " "Found design unit 1: branch-bhv" {  } { { "branch.vhd" "" { Text "D:/Academics/Sem 4/project/project/branch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599950 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "D:/Academics/Sem 4/project/project/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317599950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317599950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683317600020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedatapath pipedatapath:add_instance " "Elaborating entity \"pipedatapath\" for hierarchy \"pipedatapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwra pipedatapath.vhd(286) " "Verilog HDL or VHDL warning at pipedatapath.vhd(286): object \"fwra\" assigned a value but never read" {  } { { "pipedatapath.vhd" "" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683317600070 "|DUT|pipedatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwrb pipedatapath.vhd(286) " "Verilog HDL or VHDL warning at pipedatapath.vhd(286): object \"fwrb\" assigned a value but never read" {  } { { "pipedatapath.vhd" "" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683317600070 "|DUT|pipedatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sgrf pipedatapath.vhd(290) " "Verilog HDL or VHDL warning at pipedatapath.vhd(290): object \"sgrf\" assigned a value but never read" {  } { { "pipedatapath.vhd" "" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683317600070 "|DUT|pipedatapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_stage pipedatapath:add_instance\|first_stage:stage1 " "Elaborating entity \"first_stage\" for hierarchy \"pipedatapath:add_instance\|first_stage:stage1\"" {  } { { "pipedatapath.vhd" "stage1" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_A first_stage.vhd(34) " "Verilog HDL or VHDL warning at first_stage.vhd(34): object \"carry_A\" assigned a value but never read" {  } { { "first_stage.vhd" "" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683317600097 "|DUT|pipedatapath:add_instance|first_stage:stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_A first_stage.vhd(34) " "Verilog HDL or VHDL warning at first_stage.vhd(34): object \"zero_A\" assigned a value but never read" {  } { { "first_stage.vhd" "" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683317600097 "|DUT|pipedatapath:add_instance|first_stage:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_memory pipedatapath:add_instance\|first_stage:stage1\|read_memory:read_mem " "Elaborating entity \"read_memory\" for hierarchy \"pipedatapath:add_instance\|first_stage:stage1\|read_memory:read_mem\"" {  } { { "first_stage.vhd" "read_mem" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipedatapath:add_instance\|first_stage:stage1\|alu:pc_increment " "Elaborating entity \"alu\" for hierarchy \"pipedatapath:add_instance\|first_stage:stage1\|alu:pc_increment\"" {  } { { "first_stage.vhd" "pc_increment" { Text "D:/Academics/Sem 4/project/project/first_stage.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600343 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"sumop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nandop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"nandop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[0\] alu.vhd(25) " "Inferred latch for \"nandop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[1\] alu.vhd(25) " "Inferred latch for \"nandop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[2\] alu.vhd(25) " "Inferred latch for \"nandop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[3\] alu.vhd(25) " "Inferred latch for \"nandop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[4\] alu.vhd(25) " "Inferred latch for \"nandop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[5\] alu.vhd(25) " "Inferred latch for \"nandop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[6\] alu.vhd(25) " "Inferred latch for \"nandop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[7\] alu.vhd(25) " "Inferred latch for \"nandop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[8\] alu.vhd(25) " "Inferred latch for \"nandop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[9\] alu.vhd(25) " "Inferred latch for \"nandop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[10\] alu.vhd(25) " "Inferred latch for \"nandop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[11\] alu.vhd(25) " "Inferred latch for \"nandop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600368 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[12\] alu.vhd(25) " "Inferred latch for \"nandop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[13\] alu.vhd(25) " "Inferred latch for \"nandop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[14\] alu.vhd(25) " "Inferred latch for \"nandop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[15\] alu.vhd(25) " "Inferred latch for \"nandop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(25) " "Inferred latch for \"Z\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout alu.vhd(25) " "Inferred latch for \"Cout\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[0\] alu.vhd(25) " "Inferred latch for \"sumop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[1\] alu.vhd(25) " "Inferred latch for \"sumop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[2\] alu.vhd(25) " "Inferred latch for \"sumop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[3\] alu.vhd(25) " "Inferred latch for \"sumop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[4\] alu.vhd(25) " "Inferred latch for \"sumop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[5\] alu.vhd(25) " "Inferred latch for \"sumop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[6\] alu.vhd(25) " "Inferred latch for \"sumop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[7\] alu.vhd(25) " "Inferred latch for \"sumop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[8\] alu.vhd(25) " "Inferred latch for \"sumop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[9\] alu.vhd(25) " "Inferred latch for \"sumop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[10\] alu.vhd(25) " "Inferred latch for \"sumop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[11\] alu.vhd(25) " "Inferred latch for \"sumop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[12\] alu.vhd(25) " "Inferred latch for \"sumop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[13\] alu.vhd(25) " "Inferred latch for \"sumop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[14\] alu.vhd(25) " "Inferred latch for \"sumop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[15\] alu.vhd(25) " "Inferred latch for \"sumop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.vhd(23) " "Inferred latch for \"alu_out\[0\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.vhd(23) " "Inferred latch for \"alu_out\[1\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.vhd(23) " "Inferred latch for \"alu_out\[2\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.vhd(23) " "Inferred latch for \"alu_out\[3\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.vhd(23) " "Inferred latch for \"alu_out\[4\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.vhd(23) " "Inferred latch for \"alu_out\[5\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.vhd(23) " "Inferred latch for \"alu_out\[6\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.vhd(23) " "Inferred latch for \"alu_out\[7\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.vhd(23) " "Inferred latch for \"alu_out\[8\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.vhd(23) " "Inferred latch for \"alu_out\[9\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.vhd(23) " "Inferred latch for \"alu_out\[10\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.vhd(23) " "Inferred latch for \"alu_out\[11\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600369 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.vhd(23) " "Inferred latch for \"alu_out\[12\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600370 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.vhd(23) " "Inferred latch for \"alu_out\[13\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600370 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.vhd(23) " "Inferred latch for \"alu_out\[14\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600370 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.vhd(23) " "Inferred latch for \"alu_out\[15\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Academics/Sem 4/project/project/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600370 "|DUT|pipedatapath:add_instance|stage_1:stage1|alu:pc_increment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_reg pipedatapath:add_instance\|fd_reg:reg1 " "Elaborating entity \"fd_reg\" for hierarchy \"pipedatapath:add_instance\|fd_reg:reg1\"" {  } { { "pipedatapath.vhd" "reg1" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600370 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr fd_reg.vhd(16) " "VHDL Process Statement warning at fd_reg.vhd(16): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc fd_reg.vhd(16) " "VHDL Process Statement warning at fd_reg.vhd(16): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] fd_reg.vhd(16) " "Inferred latch for \"pc\[0\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] fd_reg.vhd(16) " "Inferred latch for \"pc\[1\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] fd_reg.vhd(16) " "Inferred latch for \"pc\[2\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] fd_reg.vhd(16) " "Inferred latch for \"pc\[3\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] fd_reg.vhd(16) " "Inferred latch for \"pc\[4\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] fd_reg.vhd(16) " "Inferred latch for \"pc\[5\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] fd_reg.vhd(16) " "Inferred latch for \"pc\[6\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] fd_reg.vhd(16) " "Inferred latch for \"pc\[7\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] fd_reg.vhd(16) " "Inferred latch for \"pc\[8\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] fd_reg.vhd(16) " "Inferred latch for \"pc\[9\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] fd_reg.vhd(16) " "Inferred latch for \"pc\[10\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] fd_reg.vhd(16) " "Inferred latch for \"pc\[11\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] fd_reg.vhd(16) " "Inferred latch for \"pc\[12\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] fd_reg.vhd(16) " "Inferred latch for \"pc\[13\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] fd_reg.vhd(16) " "Inferred latch for \"pc\[14\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] fd_reg.vhd(16) " "Inferred latch for \"pc\[15\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] fd_reg.vhd(16) " "Inferred latch for \"instr\[0\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] fd_reg.vhd(16) " "Inferred latch for \"instr\[1\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] fd_reg.vhd(16) " "Inferred latch for \"instr\[2\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] fd_reg.vhd(16) " "Inferred latch for \"instr\[3\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] fd_reg.vhd(16) " "Inferred latch for \"instr\[4\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] fd_reg.vhd(16) " "Inferred latch for \"instr\[5\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] fd_reg.vhd(16) " "Inferred latch for \"instr\[6\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] fd_reg.vhd(16) " "Inferred latch for \"instr\[7\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] fd_reg.vhd(16) " "Inferred latch for \"instr\[8\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] fd_reg.vhd(16) " "Inferred latch for \"instr\[9\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] fd_reg.vhd(16) " "Inferred latch for \"instr\[10\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] fd_reg.vhd(16) " "Inferred latch for \"instr\[11\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] fd_reg.vhd(16) " "Inferred latch for \"instr\[12\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] fd_reg.vhd(16) " "Inferred latch for \"instr\[13\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] fd_reg.vhd(16) " "Inferred latch for \"instr\[14\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] fd_reg.vhd(16) " "Inferred latch for \"instr\[15\]\" at fd_reg.vhd(16)" {  } { { "fd_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/fd_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600407 "|DUT|pipedatapath:add_instance|fd_reg:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 pipedatapath:add_instance\|stage2:stage_2 " "Elaborating entity \"stage2\" for hierarchy \"pipedatapath:add_instance\|stage2:stage_2\"" {  } { { "pipedatapath.vhd" "stage_2" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_9_16 pipedatapath:add_instance\|stage2:stage_2\|extend_9_16:extend9imm " "Elaborating entity \"extend_9_16\" for hierarchy \"pipedatapath:add_instance\|stage2:stage_2\|extend_9_16:extend9imm\"" {  } { { "stage2.vhd" "extend9imm" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_6_16 pipedatapath:add_instance\|stage2:stage_2\|extend_6_16:extend6imm " "Elaborating entity \"extend_6_16\" for hierarchy \"pipedatapath:add_instance\|stage2:stage_2\|extend_6_16:extend6imm\"" {  } { { "stage2.vhd" "extend6imm" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroextender pipedatapath:add_instance\|stage2:stage_2\|zeroextender:extendzero " "Elaborating entity \"zeroextender\" for hierarchy \"pipedatapath:add_instance\|stage2:stage_2\|zeroextender:extendzero\"" {  } { { "stage2.vhd" "extendzero" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control pipedatapath:add_instance\|stage2:stage_2\|control:controller " "Elaborating entity \"control\" for hierarchy \"pipedatapath:add_instance\|stage2:stage_2\|control:controller\"" {  } { { "stage2.vhd" "controller" { Text "D:/Academics/Sem 4/project/project/stage2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr_reg pipedatapath:add_instance\|dr_reg:reg2 " "Elaborating entity \"dr_reg\" for hierarchy \"pipedatapath:add_instance\|dr_reg:reg2\"" {  } { { "pipedatapath.vhd" "reg2" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600573 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"ra\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rb dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"rb\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rc dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"rc\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flip dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"flip\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm6 dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"imm6\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm9 dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"imm9\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600616 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controlsig dr_reg.vhd(38) " "VHDL Process Statement warning at dr_reg.vhd(38): inferring latch(es) for signal or variable \"controlsig\", which holds its previous value in one or more paths through the process" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[0\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[1\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[2\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[3\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[3\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[4\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[4\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[5\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[5\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[6\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[6\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[7\] dr_reg.vhd(38) " "Inferred latch for \"controlsig\[7\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[0\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[1\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[2\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[3\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[3\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[4\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[4\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[5\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[5\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[6\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[6\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[7\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[7\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[8\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[8\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[9\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[9\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[10\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[10\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[11\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[11\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[12\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[12\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[13\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[13\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[14\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[14\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[15\] dr_reg.vhd(38) " "Inferred latch for \"imm9\[15\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[0\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[1\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600617 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[2\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[3\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[3\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[4\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[4\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[5\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[5\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[6\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[6\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[7\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[7\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[8\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[8\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[9\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[9\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[10\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[10\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[11\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[11\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[12\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[12\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[13\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[13\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[14\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[14\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[15\] dr_reg.vhd(38) " "Inferred latch for \"imm6\[15\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] dr_reg.vhd(38) " "Inferred latch for \"cond\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] dr_reg.vhd(38) " "Inferred latch for \"cond\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] dr_reg.vhd(38) " "Inferred latch for \"opcode\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] dr_reg.vhd(38) " "Inferred latch for \"opcode\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] dr_reg.vhd(38) " "Inferred latch for \"opcode\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] dr_reg.vhd(38) " "Inferred latch for \"opcode\[3\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flip dr_reg.vhd(38) " "Inferred latch for \"flip\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] dr_reg.vhd(38) " "Inferred latch for \"pc\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] dr_reg.vhd(38) " "Inferred latch for \"pc\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] dr_reg.vhd(38) " "Inferred latch for \"pc\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] dr_reg.vhd(38) " "Inferred latch for \"pc\[3\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] dr_reg.vhd(38) " "Inferred latch for \"pc\[4\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] dr_reg.vhd(38) " "Inferred latch for \"pc\[5\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] dr_reg.vhd(38) " "Inferred latch for \"pc\[6\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] dr_reg.vhd(38) " "Inferred latch for \"pc\[7\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] dr_reg.vhd(38) " "Inferred latch for \"pc\[8\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] dr_reg.vhd(38) " "Inferred latch for \"pc\[9\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600618 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] dr_reg.vhd(38) " "Inferred latch for \"pc\[10\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] dr_reg.vhd(38) " "Inferred latch for \"pc\[11\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] dr_reg.vhd(38) " "Inferred latch for \"pc\[12\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] dr_reg.vhd(38) " "Inferred latch for \"pc\[13\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] dr_reg.vhd(38) " "Inferred latch for \"pc\[14\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] dr_reg.vhd(38) " "Inferred latch for \"pc\[15\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc\[0\] dr_reg.vhd(38) " "Inferred latch for \"rc\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc\[1\] dr_reg.vhd(38) " "Inferred latch for \"rc\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc\[2\] dr_reg.vhd(38) " "Inferred latch for \"rc\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[0\] dr_reg.vhd(38) " "Inferred latch for \"rb\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[1\] dr_reg.vhd(38) " "Inferred latch for \"rb\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[2\] dr_reg.vhd(38) " "Inferred latch for \"rb\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[0\] dr_reg.vhd(38) " "Inferred latch for \"ra\[0\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[1\] dr_reg.vhd(38) " "Inferred latch for \"ra\[1\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[2\] dr_reg.vhd(38) " "Inferred latch for \"ra\[2\]\" at dr_reg.vhd(38)" {  } { { "dr_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/dr_reg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600619 "|DUT|pipedatapath:add_instance|dr_reg:reg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 pipedatapath:add_instance\|stage3:stage_3 " "Elaborating entity \"stage3\" for hierarchy \"pipedatapath:add_instance\|stage3:stage_3\"" {  } { { "pipedatapath.vhd" "stage_3" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux2 stage3.vhd(99) " "VHDL Process Statement warning at stage3.vhd(99): signal \"mux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage3.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage3.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683317600641 "|DUT|pipedatapath:add_instance|stage3:stage_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipedatapath:add_instance\|stage3:stage_3\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"pipedatapath:add_instance\|stage3:stage_3\|regfile:registerfile\"" {  } { { "stage3.vhd" "registerfile" { Text "D:/Academics/Sem 4/project/project/stage3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600642 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 regfile.vhd(81) " "VHDL Process Statement warning at regfile.vhd(81): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600648 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 regfile.vhd(81) " "VHDL Process Statement warning at regfile.vhd(81): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600649 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] regfile.vhd(81) " "Inferred latch for \"D2\[0\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600653 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] regfile.vhd(81) " "Inferred latch for \"D2\[1\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600653 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] regfile.vhd(81) " "Inferred latch for \"D2\[2\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] regfile.vhd(81) " "Inferred latch for \"D2\[3\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] regfile.vhd(81) " "Inferred latch for \"D2\[4\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] regfile.vhd(81) " "Inferred latch for \"D2\[5\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] regfile.vhd(81) " "Inferred latch for \"D2\[6\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] regfile.vhd(81) " "Inferred latch for \"D2\[7\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] regfile.vhd(81) " "Inferred latch for \"D2\[8\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] regfile.vhd(81) " "Inferred latch for \"D2\[9\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] regfile.vhd(81) " "Inferred latch for \"D2\[10\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600654 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] regfile.vhd(81) " "Inferred latch for \"D2\[11\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] regfile.vhd(81) " "Inferred latch for \"D2\[12\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] regfile.vhd(81) " "Inferred latch for \"D2\[13\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] regfile.vhd(81) " "Inferred latch for \"D2\[14\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] regfile.vhd(81) " "Inferred latch for \"D2\[15\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] regfile.vhd(81) " "Inferred latch for \"D1\[0\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] regfile.vhd(81) " "Inferred latch for \"D1\[1\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] regfile.vhd(81) " "Inferred latch for \"D1\[2\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] regfile.vhd(81) " "Inferred latch for \"D1\[3\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] regfile.vhd(81) " "Inferred latch for \"D1\[4\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600655 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] regfile.vhd(81) " "Inferred latch for \"D1\[5\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] regfile.vhd(81) " "Inferred latch for \"D1\[6\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] regfile.vhd(81) " "Inferred latch for \"D1\[7\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] regfile.vhd(81) " "Inferred latch for \"D1\[8\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] regfile.vhd(81) " "Inferred latch for \"D1\[9\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] regfile.vhd(81) " "Inferred latch for \"D1\[10\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] regfile.vhd(81) " "Inferred latch for \"D1\[11\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] regfile.vhd(81) " "Inferred latch for \"D1\[12\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] regfile.vhd(81) " "Inferred latch for \"D1\[13\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600656 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] regfile.vhd(81) " "Inferred latch for \"D1\[14\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] regfile.vhd(81) " "Inferred latch for \"D1\[15\]\" at regfile.vhd(81)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[0\] regfile.vhd(79) " "Inferred latch for \"D2o\[0\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[1\] regfile.vhd(79) " "Inferred latch for \"D2o\[1\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[2\] regfile.vhd(79) " "Inferred latch for \"D2o\[2\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[3\] regfile.vhd(79) " "Inferred latch for \"D2o\[3\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[4\] regfile.vhd(79) " "Inferred latch for \"D2o\[4\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[5\] regfile.vhd(79) " "Inferred latch for \"D2o\[5\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[6\] regfile.vhd(79) " "Inferred latch for \"D2o\[6\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[7\] regfile.vhd(79) " "Inferred latch for \"D2o\[7\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[8\] regfile.vhd(79) " "Inferred latch for \"D2o\[8\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[9\] regfile.vhd(79) " "Inferred latch for \"D2o\[9\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[10\] regfile.vhd(79) " "Inferred latch for \"D2o\[10\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[11\] regfile.vhd(79) " "Inferred latch for \"D2o\[11\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[12\] regfile.vhd(79) " "Inferred latch for \"D2o\[12\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[13\] regfile.vhd(79) " "Inferred latch for \"D2o\[13\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[14\] regfile.vhd(79) " "Inferred latch for \"D2o\[14\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600657 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2o\[15\] regfile.vhd(79) " "Inferred latch for \"D2o\[15\]\" at regfile.vhd(79)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[0\] regfile.vhd(78) " "Inferred latch for \"D1o\[0\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[1\] regfile.vhd(78) " "Inferred latch for \"D1o\[1\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[2\] regfile.vhd(78) " "Inferred latch for \"D1o\[2\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[3\] regfile.vhd(78) " "Inferred latch for \"D1o\[3\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[4\] regfile.vhd(78) " "Inferred latch for \"D1o\[4\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[5\] regfile.vhd(78) " "Inferred latch for \"D1o\[5\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[6\] regfile.vhd(78) " "Inferred latch for \"D1o\[6\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[7\] regfile.vhd(78) " "Inferred latch for \"D1o\[7\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[8\] regfile.vhd(78) " "Inferred latch for \"D1o\[8\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[9\] regfile.vhd(78) " "Inferred latch for \"D1o\[9\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[10\] regfile.vhd(78) " "Inferred latch for \"D1o\[10\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[11\] regfile.vhd(78) " "Inferred latch for \"D1o\[11\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[12\] regfile.vhd(78) " "Inferred latch for \"D1o\[12\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[13\] regfile.vhd(78) " "Inferred latch for \"D1o\[13\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[14\] regfile.vhd(78) " "Inferred latch for \"D1o\[14\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1o\[15\] regfile.vhd(78) " "Inferred latch for \"D1o\[15\]\" at regfile.vhd(78)" {  } { { "regfile.vhd" "" { Text "D:/Academics/Sem 4/project/project/regfile.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600658 "|DUT|pipedatapath:add_instance|stage3:stage_3|regfile:registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "re_reg pipedatapath:add_instance\|re_reg:reg3 " "Elaborating entity \"re_reg\" for hierarchy \"pipedatapath:add_instance\|re_reg:reg3\"" {  } { { "pipedatapath.vhd" "reg3" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600673 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1 re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"reg1\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2 re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"reg2\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_add re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"reg3_add\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm6 re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"imm6\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm9 re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"imm9\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flip re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"flip\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"ra\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rb re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"rb\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controlsig re_reg.vhd(44) " "VHDL Process Statement warning at re_reg.vhd(44): inferring latch(es) for signal or variable \"controlsig\", which holds its previous value in one or more paths through the process" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[0\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[1\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[2\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[3\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[4\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[5\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[6\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[7\] re_reg.vhd(44) " "Inferred latch for \"controlsig\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[0\] re_reg.vhd(44) " "Inferred latch for \"rb\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[1\] re_reg.vhd(44) " "Inferred latch for \"rb\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb\[2\] re_reg.vhd(44) " "Inferred latch for \"rb\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[0\] re_reg.vhd(44) " "Inferred latch for \"ra\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[1\] re_reg.vhd(44) " "Inferred latch for \"ra\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra\[2\] re_reg.vhd(44) " "Inferred latch for \"ra\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600696 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flip re_reg.vhd(44) " "Inferred latch for \"flip\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] re_reg.vhd(44) " "Inferred latch for \"cond\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] re_reg.vhd(44) " "Inferred latch for \"cond\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] re_reg.vhd(44) " "Inferred latch for \"pc\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] re_reg.vhd(44) " "Inferred latch for \"pc\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] re_reg.vhd(44) " "Inferred latch for \"pc\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] re_reg.vhd(44) " "Inferred latch for \"pc\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] re_reg.vhd(44) " "Inferred latch for \"pc\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] re_reg.vhd(44) " "Inferred latch for \"pc\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] re_reg.vhd(44) " "Inferred latch for \"pc\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] re_reg.vhd(44) " "Inferred latch for \"pc\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] re_reg.vhd(44) " "Inferred latch for \"pc\[8\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] re_reg.vhd(44) " "Inferred latch for \"pc\[9\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] re_reg.vhd(44) " "Inferred latch for \"pc\[10\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] re_reg.vhd(44) " "Inferred latch for \"pc\[11\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] re_reg.vhd(44) " "Inferred latch for \"pc\[12\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] re_reg.vhd(44) " "Inferred latch for \"pc\[13\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] re_reg.vhd(44) " "Inferred latch for \"pc\[14\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] re_reg.vhd(44) " "Inferred latch for \"pc\[15\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[0\] re_reg.vhd(44) " "Inferred latch for \"imm9\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[1\] re_reg.vhd(44) " "Inferred latch for \"imm9\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[2\] re_reg.vhd(44) " "Inferred latch for \"imm9\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[3\] re_reg.vhd(44) " "Inferred latch for \"imm9\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[4\] re_reg.vhd(44) " "Inferred latch for \"imm9\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[5\] re_reg.vhd(44) " "Inferred latch for \"imm9\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[6\] re_reg.vhd(44) " "Inferred latch for \"imm9\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[7\] re_reg.vhd(44) " "Inferred latch for \"imm9\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[8\] re_reg.vhd(44) " "Inferred latch for \"imm9\[8\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[9\] re_reg.vhd(44) " "Inferred latch for \"imm9\[9\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[10\] re_reg.vhd(44) " "Inferred latch for \"imm9\[10\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[11\] re_reg.vhd(44) " "Inferred latch for \"imm9\[11\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[12\] re_reg.vhd(44) " "Inferred latch for \"imm9\[12\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[13\] re_reg.vhd(44) " "Inferred latch for \"imm9\[13\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[14\] re_reg.vhd(44) " "Inferred latch for \"imm9\[14\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[15\] re_reg.vhd(44) " "Inferred latch for \"imm9\[15\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[0\] re_reg.vhd(44) " "Inferred latch for \"imm6\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[1\] re_reg.vhd(44) " "Inferred latch for \"imm6\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[2\] re_reg.vhd(44) " "Inferred latch for \"imm6\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[3\] re_reg.vhd(44) " "Inferred latch for \"imm6\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[4\] re_reg.vhd(44) " "Inferred latch for \"imm6\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[5\] re_reg.vhd(44) " "Inferred latch for \"imm6\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[6\] re_reg.vhd(44) " "Inferred latch for \"imm6\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[7\] re_reg.vhd(44) " "Inferred latch for \"imm6\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[8\] re_reg.vhd(44) " "Inferred latch for \"imm6\[8\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[9\] re_reg.vhd(44) " "Inferred latch for \"imm6\[9\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[10\] re_reg.vhd(44) " "Inferred latch for \"imm6\[10\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[11\] re_reg.vhd(44) " "Inferred latch for \"imm6\[11\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[12\] re_reg.vhd(44) " "Inferred latch for \"imm6\[12\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[13\] re_reg.vhd(44) " "Inferred latch for \"imm6\[13\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[14\] re_reg.vhd(44) " "Inferred latch for \"imm6\[14\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600697 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[15\] re_reg.vhd(44) " "Inferred latch for \"imm6\[15\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] re_reg.vhd(44) " "Inferred latch for \"opcode\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] re_reg.vhd(44) " "Inferred latch for \"opcode\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] re_reg.vhd(44) " "Inferred latch for \"opcode\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] re_reg.vhd(44) " "Inferred latch for \"opcode\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[0\] re_reg.vhd(44) " "Inferred latch for \"reg3_add\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[1\] re_reg.vhd(44) " "Inferred latch for \"reg3_add\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[2\] re_reg.vhd(44) " "Inferred latch for \"reg3_add\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[0\] re_reg.vhd(44) " "Inferred latch for \"reg2\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[1\] re_reg.vhd(44) " "Inferred latch for \"reg2\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[2\] re_reg.vhd(44) " "Inferred latch for \"reg2\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[3\] re_reg.vhd(44) " "Inferred latch for \"reg2\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[4\] re_reg.vhd(44) " "Inferred latch for \"reg2\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[5\] re_reg.vhd(44) " "Inferred latch for \"reg2\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[6\] re_reg.vhd(44) " "Inferred latch for \"reg2\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[7\] re_reg.vhd(44) " "Inferred latch for \"reg2\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[8\] re_reg.vhd(44) " "Inferred latch for \"reg2\[8\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[9\] re_reg.vhd(44) " "Inferred latch for \"reg2\[9\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[10\] re_reg.vhd(44) " "Inferred latch for \"reg2\[10\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[11\] re_reg.vhd(44) " "Inferred latch for \"reg2\[11\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[12\] re_reg.vhd(44) " "Inferred latch for \"reg2\[12\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[13\] re_reg.vhd(44) " "Inferred latch for \"reg2\[13\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[14\] re_reg.vhd(44) " "Inferred latch for \"reg2\[14\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[15\] re_reg.vhd(44) " "Inferred latch for \"reg2\[15\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[0\] re_reg.vhd(44) " "Inferred latch for \"reg1\[0\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[1\] re_reg.vhd(44) " "Inferred latch for \"reg1\[1\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[2\] re_reg.vhd(44) " "Inferred latch for \"reg1\[2\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[3\] re_reg.vhd(44) " "Inferred latch for \"reg1\[3\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[4\] re_reg.vhd(44) " "Inferred latch for \"reg1\[4\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[5\] re_reg.vhd(44) " "Inferred latch for \"reg1\[5\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[6\] re_reg.vhd(44) " "Inferred latch for \"reg1\[6\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[7\] re_reg.vhd(44) " "Inferred latch for \"reg1\[7\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[8\] re_reg.vhd(44) " "Inferred latch for \"reg1\[8\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[9\] re_reg.vhd(44) " "Inferred latch for \"reg1\[9\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[10\] re_reg.vhd(44) " "Inferred latch for \"reg1\[10\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[11\] re_reg.vhd(44) " "Inferred latch for \"reg1\[11\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[12\] re_reg.vhd(44) " "Inferred latch for \"reg1\[12\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[13\] re_reg.vhd(44) " "Inferred latch for \"reg1\[13\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[14\] re_reg.vhd(44) " "Inferred latch for \"reg1\[14\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[15\] re_reg.vhd(44) " "Inferred latch for \"reg1\[15\]\" at re_reg.vhd(44)" {  } { { "re_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/re_reg.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600698 "|DUT|pipedatapath:add_instance|re_reg:reg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_4 pipedatapath:add_instance\|stage_4:stage4 " "Elaborating entity \"stage_4\" for hierarchy \"pipedatapath:add_instance\|stage_4:stage4\"" {  } { { "pipedatapath.vhd" "stage4" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600699 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_op stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"pc_op\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "doub_A stage_4.vhd(110) " "VHDL Process Statement warning at stage_4.vhd(110): inferring latch(es) for signal or variable \"doub_A\", which holds its previous value in one or more paths through the process" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[0\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[0\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[1\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[1\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[2\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[2\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[3\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[3\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[4\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[4\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[5\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[5\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[6\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[6\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[7\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[7\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[8\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[8\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[9\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[9\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[10\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[10\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[11\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[11\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[12\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[12\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[13\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[13\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[14\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[14\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "doub_A\[15\] stage_4.vhd(110) " "Inferred latch for \"doub_A\[15\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[0\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[0\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[1\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[1\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[2\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[2\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[3\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[3\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[4\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[4\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[5\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[5\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[6\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[6\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[7\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[7\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[8\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[8\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600730 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[9\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[9\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[10\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[10\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[11\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[11\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[12\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[12\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[13\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[13\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[14\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[14\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_op\[15\] stage_4.vhd(110) " "Inferred latch for \"pc_op\[15\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry stage_4.vhd(110) " "Inferred latch for \"carry\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[0\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[1\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[2\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[3\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[4\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[4\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[5\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[5\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[6\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[6\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[7\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[7\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[8\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[8\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[9\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[9\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[10\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[10\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[11\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[11\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[12\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[12\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[13\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[13\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[14\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[14\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[15\] stage_4.vhd(110) " "Inferred latch for \"alu_op\[15\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel stage_4.vhd(110) " "Inferred latch for \"alu_sel\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN stage_4.vhd(110) " "Inferred latch for \"EN\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] stage_4.vhd(110) " "Inferred latch for \"b\[0\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] stage_4.vhd(110) " "Inferred latch for \"b\[1\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] stage_4.vhd(110) " "Inferred latch for \"b\[2\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] stage_4.vhd(110) " "Inferred latch for \"b\[3\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] stage_4.vhd(110) " "Inferred latch for \"b\[4\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] stage_4.vhd(110) " "Inferred latch for \"b\[5\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] stage_4.vhd(110) " "Inferred latch for \"b\[6\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] stage_4.vhd(110) " "Inferred latch for \"b\[7\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] stage_4.vhd(110) " "Inferred latch for \"b\[8\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] stage_4.vhd(110) " "Inferred latch for \"b\[9\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] stage_4.vhd(110) " "Inferred latch for \"b\[10\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] stage_4.vhd(110) " "Inferred latch for \"b\[11\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] stage_4.vhd(110) " "Inferred latch for \"b\[12\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] stage_4.vhd(110) " "Inferred latch for \"b\[13\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600731 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] stage_4.vhd(110) " "Inferred latch for \"b\[14\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] stage_4.vhd(110) " "Inferred latch for \"b\[15\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] stage_4.vhd(110) " "Inferred latch for \"a\[0\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] stage_4.vhd(110) " "Inferred latch for \"a\[1\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] stage_4.vhd(110) " "Inferred latch for \"a\[2\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] stage_4.vhd(110) " "Inferred latch for \"a\[3\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] stage_4.vhd(110) " "Inferred latch for \"a\[4\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] stage_4.vhd(110) " "Inferred latch for \"a\[5\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] stage_4.vhd(110) " "Inferred latch for \"a\[6\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] stage_4.vhd(110) " "Inferred latch for \"a\[7\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] stage_4.vhd(110) " "Inferred latch for \"a\[8\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] stage_4.vhd(110) " "Inferred latch for \"a\[9\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] stage_4.vhd(110) " "Inferred latch for \"a\[10\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] stage_4.vhd(110) " "Inferred latch for \"a\[11\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] stage_4.vhd(110) " "Inferred latch for \"a\[12\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] stage_4.vhd(110) " "Inferred latch for \"a\[13\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] stage_4.vhd(110) " "Inferred latch for \"a\[14\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] stage_4.vhd(110) " "Inferred latch for \"a\[15\]\" at stage_4.vhd(110)" {  } { { "stage_4.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600732 "|DUT|pipedatapath:add_instance|stage_4:stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double pipedatapath:add_instance\|stage_4:stage4\|double:doub " "Elaborating entity \"double\" for hierarchy \"pipedatapath:add_instance\|stage_4:stage4\|double:doub\"" {  } { { "stage_4.vhd" "doub" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipedatapath:add_instance\|stage_4:stage4\|comparator:moreorless " "Elaborating entity \"comparator\" for hierarchy \"pipedatapath:add_instance\|stage_4:stage4\|comparator:moreorless\"" {  } { { "stage_4.vhd" "moreorless" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer2 pipedatapath:add_instance\|stage_4:stage4\|incrementer2:increaser " "Elaborating entity \"incrementer2\" for hierarchy \"pipedatapath:add_instance\|stage_4:stage4\|incrementer2:increaser\"" {  } { { "stage_4.vhd" "increaser" { Text "D:/Academics/Sem 4/project/project/stage_4.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em pipedatapath:add_instance\|em:reg4 " "Elaborating entity \"em\" for hierarchy \"pipedatapath:add_instance\|em:reg4\"" {  } { { "pipedatapath.vhd" "reg4" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600803 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600816 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600816 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600816 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600816 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600816 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra_data em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"ra_data\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rc_add em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"rc_add\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controlsig em.vhd(36) " "VHDL Process Statement warning at em.vhd(36): inferring latch(es) for signal or variable \"controlsig\", which holds its previous value in one or more paths through the process" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[0\] em.vhd(36) " "Inferred latch for \"controlsig\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[1\] em.vhd(36) " "Inferred latch for \"controlsig\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[2\] em.vhd(36) " "Inferred latch for \"controlsig\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[3\] em.vhd(36) " "Inferred latch for \"controlsig\[3\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[4\] em.vhd(36) " "Inferred latch for \"controlsig\[4\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[5\] em.vhd(36) " "Inferred latch for \"controlsig\[5\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[6\] em.vhd(36) " "Inferred latch for \"controlsig\[6\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[7\] em.vhd(36) " "Inferred latch for \"controlsig\[7\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] em.vhd(36) " "Inferred latch for \"cond\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] em.vhd(36) " "Inferred latch for \"cond\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc_add\[0\] em.vhd(36) " "Inferred latch for \"rc_add\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc_add\[1\] em.vhd(36) " "Inferred latch for \"rc_add\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rc_add\[2\] em.vhd(36) " "Inferred latch for \"rc_add\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[0\] em.vhd(36) " "Inferred latch for \"ra_data\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[1\] em.vhd(36) " "Inferred latch for \"ra_data\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[2\] em.vhd(36) " "Inferred latch for \"ra_data\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[3\] em.vhd(36) " "Inferred latch for \"ra_data\[3\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[4\] em.vhd(36) " "Inferred latch for \"ra_data\[4\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[5\] em.vhd(36) " "Inferred latch for \"ra_data\[5\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[6\] em.vhd(36) " "Inferred latch for \"ra_data\[6\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[7\] em.vhd(36) " "Inferred latch for \"ra_data\[7\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[8\] em.vhd(36) " "Inferred latch for \"ra_data\[8\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[9\] em.vhd(36) " "Inferred latch for \"ra_data\[9\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[10\] em.vhd(36) " "Inferred latch for \"ra_data\[10\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[11\] em.vhd(36) " "Inferred latch for \"ra_data\[11\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[12\] em.vhd(36) " "Inferred latch for \"ra_data\[12\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[13\] em.vhd(36) " "Inferred latch for \"ra_data\[13\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[14\] em.vhd(36) " "Inferred latch for \"ra_data\[14\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra_data\[15\] em.vhd(36) " "Inferred latch for \"ra_data\[15\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] em.vhd(36) " "Inferred latch for \"pc\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] em.vhd(36) " "Inferred latch for \"pc\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] em.vhd(36) " "Inferred latch for \"pc\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] em.vhd(36) " "Inferred latch for \"pc\[3\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] em.vhd(36) " "Inferred latch for \"pc\[4\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] em.vhd(36) " "Inferred latch for \"pc\[5\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600817 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] em.vhd(36) " "Inferred latch for \"pc\[6\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] em.vhd(36) " "Inferred latch for \"pc\[7\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] em.vhd(36) " "Inferred latch for \"pc\[8\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] em.vhd(36) " "Inferred latch for \"pc\[9\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] em.vhd(36) " "Inferred latch for \"pc\[10\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] em.vhd(36) " "Inferred latch for \"pc\[11\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] em.vhd(36) " "Inferred latch for \"pc\[12\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] em.vhd(36) " "Inferred latch for \"pc\[13\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] em.vhd(36) " "Inferred latch for \"pc\[14\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] em.vhd(36) " "Inferred latch for \"pc\[15\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] em.vhd(36) " "Inferred latch for \"opcode\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] em.vhd(36) " "Inferred latch for \"opcode\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] em.vhd(36) " "Inferred latch for \"opcode\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] em.vhd(36) " "Inferred latch for \"opcode\[3\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c em.vhd(36) " "Inferred latch for \"c\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z em.vhd(36) " "Inferred latch for \"z\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] em.vhd(36) " "Inferred latch for \"alu_out\[0\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] em.vhd(36) " "Inferred latch for \"alu_out\[1\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] em.vhd(36) " "Inferred latch for \"alu_out\[2\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] em.vhd(36) " "Inferred latch for \"alu_out\[3\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] em.vhd(36) " "Inferred latch for \"alu_out\[4\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] em.vhd(36) " "Inferred latch for \"alu_out\[5\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] em.vhd(36) " "Inferred latch for \"alu_out\[6\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] em.vhd(36) " "Inferred latch for \"alu_out\[7\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600818 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] em.vhd(36) " "Inferred latch for \"alu_out\[8\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] em.vhd(36) " "Inferred latch for \"alu_out\[9\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] em.vhd(36) " "Inferred latch for \"alu_out\[10\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] em.vhd(36) " "Inferred latch for \"alu_out\[11\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] em.vhd(36) " "Inferred latch for \"alu_out\[12\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] em.vhd(36) " "Inferred latch for \"alu_out\[13\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] em.vhd(36) " "Inferred latch for \"alu_out\[14\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] em.vhd(36) " "Inferred latch for \"alu_out\[15\]\" at em.vhd(36)" {  } { { "em.vhd" "" { Text "D:/Academics/Sem 4/project/project/em.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600819 "|DUT|pipedatapath:add_instance|em:reg4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 pipedatapath:add_instance\|stage5:stage_5 " "Elaborating entity \"stage5\" for hierarchy \"pipedatapath:add_instance\|stage5:stage_5\"" {  } { { "pipedatapath.vhd" "stage_5" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600820 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memdin stage5.vhd(63) " "VHDL Process Statement warning at stage5.vhd(63): inferring latch(es) for signal or variable \"memdin\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mema stage5.vhd(63) " "VHDL Process Statement warning at stage5.vhd(63): inferring latch(es) for signal or variable \"mema\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluout stage5.vhd(63) " "VHDL Process Statement warning at stage5.vhd(63): inferring latch(es) for signal or variable \"aluout\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[0\] stage5.vhd(63) " "Inferred latch for \"aluout\[0\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[1\] stage5.vhd(63) " "Inferred latch for \"aluout\[1\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[2\] stage5.vhd(63) " "Inferred latch for \"aluout\[2\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[3\] stage5.vhd(63) " "Inferred latch for \"aluout\[3\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[4\] stage5.vhd(63) " "Inferred latch for \"aluout\[4\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[5\] stage5.vhd(63) " "Inferred latch for \"aluout\[5\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[6\] stage5.vhd(63) " "Inferred latch for \"aluout\[6\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[7\] stage5.vhd(63) " "Inferred latch for \"aluout\[7\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600842 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[8\] stage5.vhd(63) " "Inferred latch for \"aluout\[8\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[9\] stage5.vhd(63) " "Inferred latch for \"aluout\[9\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[10\] stage5.vhd(63) " "Inferred latch for \"aluout\[10\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[11\] stage5.vhd(63) " "Inferred latch for \"aluout\[11\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[12\] stage5.vhd(63) " "Inferred latch for \"aluout\[12\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[13\] stage5.vhd(63) " "Inferred latch for \"aluout\[13\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[14\] stage5.vhd(63) " "Inferred latch for \"aluout\[14\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout\[15\] stage5.vhd(63) " "Inferred latch for \"aluout\[15\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[0\] stage5.vhd(63) " "Inferred latch for \"mema\[0\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[1\] stage5.vhd(63) " "Inferred latch for \"mema\[1\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[2\] stage5.vhd(63) " "Inferred latch for \"mema\[2\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[3\] stage5.vhd(63) " "Inferred latch for \"mema\[3\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[4\] stage5.vhd(63) " "Inferred latch for \"mema\[4\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[5\] stage5.vhd(63) " "Inferred latch for \"mema\[5\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[6\] stage5.vhd(63) " "Inferred latch for \"mema\[6\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[7\] stage5.vhd(63) " "Inferred latch for \"mema\[7\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[8\] stage5.vhd(63) " "Inferred latch for \"mema\[8\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[9\] stage5.vhd(63) " "Inferred latch for \"mema\[9\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[10\] stage5.vhd(63) " "Inferred latch for \"mema\[10\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[11\] stage5.vhd(63) " "Inferred latch for \"mema\[11\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[12\] stage5.vhd(63) " "Inferred latch for \"mema\[12\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[13\] stage5.vhd(63) " "Inferred latch for \"mema\[13\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[14\] stage5.vhd(63) " "Inferred latch for \"mema\[14\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mema\[15\] stage5.vhd(63) " "Inferred latch for \"mema\[15\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[0\] stage5.vhd(63) " "Inferred latch for \"memdin\[0\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[1\] stage5.vhd(63) " "Inferred latch for \"memdin\[1\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[2\] stage5.vhd(63) " "Inferred latch for \"memdin\[2\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[3\] stage5.vhd(63) " "Inferred latch for \"memdin\[3\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[4\] stage5.vhd(63) " "Inferred latch for \"memdin\[4\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[5\] stage5.vhd(63) " "Inferred latch for \"memdin\[5\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[6\] stage5.vhd(63) " "Inferred latch for \"memdin\[6\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[7\] stage5.vhd(63) " "Inferred latch for \"memdin\[7\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[8\] stage5.vhd(63) " "Inferred latch for \"memdin\[8\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[9\] stage5.vhd(63) " "Inferred latch for \"memdin\[9\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[10\] stage5.vhd(63) " "Inferred latch for \"memdin\[10\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[11\] stage5.vhd(63) " "Inferred latch for \"memdin\[11\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[12\] stage5.vhd(63) " "Inferred latch for \"memdin\[12\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[13\] stage5.vhd(63) " "Inferred latch for \"memdin\[13\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[14\] stage5.vhd(63) " "Inferred latch for \"memdin\[14\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memdin\[15\] stage5.vhd(63) " "Inferred latch for \"memdin\[15\]\" at stage5.vhd(63)" {  } { { "stage5.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600843 "|DUT|pipedatapath:add_instance|stage5:stage_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory pipedatapath:add_instance\|stage5:stage_5\|memory:Datamemory " "Elaborating entity \"memory\" for hierarchy \"pipedatapath:add_instance\|stage5:stage_5\|memory:Datamemory\"" {  } { { "stage5.vhd" "Datamemory" { Text "D:/Academics/Sem 4/project/project/stage5.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mw_reg pipedatapath:add_instance\|mw_reg:reg5 " "Elaborating entity \"mw_reg\" for hierarchy \"pipedatapath:add_instance\|mw_reg:reg5\"" {  } { { "pipedatapath.vhd" "reg5" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600874 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600903 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_add mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"reg3_add\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_A mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"zero_A\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_A mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"carry_A\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controlsig mw_reg.vhd(37) " "VHDL Process Statement warning at mw_reg.vhd(37): inferring latch(es) for signal or variable \"controlsig\", which holds its previous value in one or more paths through the process" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[0\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[1\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[2\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[2\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[3\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[3\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[4\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[4\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[5\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[5\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[6\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[6\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlsig\[7\] mw_reg.vhd(37) " "Inferred latch for \"controlsig\[7\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] mw_reg.vhd(37) " "Inferred latch for \"cond\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] mw_reg.vhd(37) " "Inferred latch for \"cond\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600904 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] mw_reg.vhd(37) " "Inferred latch for \"pc\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] mw_reg.vhd(37) " "Inferred latch for \"pc\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] mw_reg.vhd(37) " "Inferred latch for \"pc\[2\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] mw_reg.vhd(37) " "Inferred latch for \"pc\[3\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] mw_reg.vhd(37) " "Inferred latch for \"pc\[4\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] mw_reg.vhd(37) " "Inferred latch for \"pc\[5\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] mw_reg.vhd(37) " "Inferred latch for \"pc\[6\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] mw_reg.vhd(37) " "Inferred latch for \"pc\[7\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] mw_reg.vhd(37) " "Inferred latch for \"pc\[8\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] mw_reg.vhd(37) " "Inferred latch for \"pc\[9\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] mw_reg.vhd(37) " "Inferred latch for \"pc\[10\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] mw_reg.vhd(37) " "Inferred latch for \"pc\[11\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] mw_reg.vhd(37) " "Inferred latch for \"pc\[12\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] mw_reg.vhd(37) " "Inferred latch for \"pc\[13\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] mw_reg.vhd(37) " "Inferred latch for \"pc\[14\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] mw_reg.vhd(37) " "Inferred latch for \"pc\[15\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] mw_reg.vhd(37) " "Inferred latch for \"opcode\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] mw_reg.vhd(37) " "Inferred latch for \"opcode\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] mw_reg.vhd(37) " "Inferred latch for \"opcode\[2\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] mw_reg.vhd(37) " "Inferred latch for \"opcode\[3\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_A mw_reg.vhd(37) " "Inferred latch for \"carry_A\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_A mw_reg.vhd(37) " "Inferred latch for \"zero_A\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[0\] mw_reg.vhd(37) " "Inferred latch for \"reg3_add\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[1\] mw_reg.vhd(37) " "Inferred latch for \"reg3_add\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_add\[2\] mw_reg.vhd(37) " "Inferred latch for \"reg3_add\[2\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600905 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] mw_reg.vhd(37) " "Inferred latch for \"alu\[0\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] mw_reg.vhd(37) " "Inferred latch for \"alu\[1\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] mw_reg.vhd(37) " "Inferred latch for \"alu\[2\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] mw_reg.vhd(37) " "Inferred latch for \"alu\[3\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] mw_reg.vhd(37) " "Inferred latch for \"alu\[4\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] mw_reg.vhd(37) " "Inferred latch for \"alu\[5\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] mw_reg.vhd(37) " "Inferred latch for \"alu\[6\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] mw_reg.vhd(37) " "Inferred latch for \"alu\[7\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] mw_reg.vhd(37) " "Inferred latch for \"alu\[8\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] mw_reg.vhd(37) " "Inferred latch for \"alu\[9\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] mw_reg.vhd(37) " "Inferred latch for \"alu\[10\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] mw_reg.vhd(37) " "Inferred latch for \"alu\[11\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] mw_reg.vhd(37) " "Inferred latch for \"alu\[12\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] mw_reg.vhd(37) " "Inferred latch for \"alu\[13\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] mw_reg.vhd(37) " "Inferred latch for \"alu\[14\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] mw_reg.vhd(37) " "Inferred latch for \"alu\[15\]\" at mw_reg.vhd(37)" {  } { { "mw_reg.vhd" "" { Text "D:/Academics/Sem 4/project/project/mw_reg.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600906 "|DUT|pipedatapath:add_instance|mw_reg:reg5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage6 pipedatapath:add_instance\|stage6:stage_6 " "Elaborating entity \"stage6\" for hierarchy \"pipedatapath:add_instance\|stage6:stage_6\"" {  } { { "pipedatapath.vhd" "stage_6" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600907 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out stage6.vhd(32) " "VHDL Process Statement warning at stage6.vhd(32): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] stage6.vhd(32) " "Inferred latch for \"data_out\[0\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] stage6.vhd(32) " "Inferred latch for \"data_out\[1\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] stage6.vhd(32) " "Inferred latch for \"data_out\[2\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] stage6.vhd(32) " "Inferred latch for \"data_out\[3\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] stage6.vhd(32) " "Inferred latch for \"data_out\[4\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] stage6.vhd(32) " "Inferred latch for \"data_out\[5\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] stage6.vhd(32) " "Inferred latch for \"data_out\[6\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] stage6.vhd(32) " "Inferred latch for \"data_out\[7\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] stage6.vhd(32) " "Inferred latch for \"data_out\[8\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] stage6.vhd(32) " "Inferred latch for \"data_out\[9\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600934 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] stage6.vhd(32) " "Inferred latch for \"data_out\[10\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] stage6.vhd(32) " "Inferred latch for \"data_out\[11\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] stage6.vhd(32) " "Inferred latch for \"data_out\[12\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] stage6.vhd(32) " "Inferred latch for \"data_out\[13\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] stage6.vhd(32) " "Inferred latch for \"data_out\[14\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] stage6.vhd(32) " "Inferred latch for \"data_out\[15\]\" at stage6.vhd(32)" {  } { { "stage6.vhd" "" { Text "D:/Academics/Sem 4/project/project/stage6.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 "|DUT|pipedatapath:add_instance|stage6:stage_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch pipedatapath:add_instance\|branch:branchcheck " "Elaborating entity \"branch\" for hierarchy \"pipedatapath:add_instance\|branch:branchcheck\"" {  } { { "pipedatapath.vhd" "branchcheck" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickone pipedatapath:add_instance\|pickone:mux1 " "Elaborating entity \"pickone\" for hierarchy \"pipedatapath:add_instance\|pickone:mux1\"" {  } { { "pipedatapath.vhd" "mux1" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317600959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarder pipedatapath:add_instance\|forwarder:forwardingunit " "Elaborating entity \"forwarder\" for hierarchy \"pipedatapath:add_instance\|forwarder:forwardingunit\"" {  } { { "pipedatapath.vhd" "forwardingunit" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317601013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooser4 pipedatapath:add_instance\|chooser4:forwardmux1 " "Elaborating entity \"chooser4\" for hierarchy \"pipedatapath:add_instance\|chooser4:forwardmux1\"" {  } { { "pipedatapath.vhd" "forwardmux1" { Text "D:/Academics/Sem 4/project/project/pipedatapath.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317601055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683317601549 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683317601549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683317601800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317601800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683317601924 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Academics/Sem 4/project/project/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683317601924 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683317601924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683317601924 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683317601924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683317601924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317601956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:21 2023 " "Processing ended: Sat May 06 01:43:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317601956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317601956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317601956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317601956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683317603884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317603884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:23 2023 " "Processing started: Sat May 06 01:43:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317603884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683317603884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 309project -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683317603884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683317605533 ""}
{ "Info" "0" "" "Project  = 309project" {  } {  } 0 0 "Project  = 309project" 0 0 "Fitter" 0 0 1683317605534 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1683317605534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683317605610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683317605611 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683317605616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683317605644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683317605644 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683317605927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683317605934 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683317606224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683317606233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683317606233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683317606233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683317606233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683317606233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683317606234 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683317606234 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683317606235 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683317606235 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683317606235 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683317606235 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683317606235 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683317606338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683317606534 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683317606534 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683317606534 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683317606535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683317606535 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683317606535 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683317606535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683317606536 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683317606536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683317606536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683317606536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683317606536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683317606537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683317606537 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683317606537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683317606537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683317606537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683317606537 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683317606538 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683317606538 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683317606538 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683317606538 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683317606538 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683317606538 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683317606542 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683317606544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683317607247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683317607276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683317607288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683317607447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683317607447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683317607759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "D:/Academics/Sem 4/project/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683317608276 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683317608276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683317608327 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683317608327 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683317608327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683317608330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683317608464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683317608471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683317608631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683317608631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683317608842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683317609159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/Sem 4/project/project/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Academics/Sem 4/project/project/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683317609293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5581 " "Peak virtual memory: 5581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317609588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:29 2023 " "Processing ended: Sat May 06 01:43:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317609588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317609588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317609588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683317609588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683317610787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317610787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:30 2023 " "Processing started: Sat May 06 01:43:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317610787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683317610787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 309project -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683317610787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683317611012 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683317611750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683317611797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317612267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:32 2023 " "Processing ended: Sat May 06 01:43:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317612267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317612267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317612267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683317612267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683317613282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317613282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:33 2023 " "Processing started: Sat May 06 01:43:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317613282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683317613282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off 309project -c DUT " "Command: quartus_pow --read_settings_files=off --write_settings_files=off 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683317613282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683317613507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683317613508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683317613508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1683317613762 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1683317613762 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683317613764 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683317613765 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683317613765 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683317613965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683317613998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683317614216 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683317614356 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.81 mW " "Total thermal power estimate for the design is 229.81 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683317614413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317614570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:34 2023 " "Processing ended: Sat May 06 01:43:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317614570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317614570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317614570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683317614570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1683317615950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317615950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:35 2023 " "Processing started: Sat May 06 01:43:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317615950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683317615950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 309project -c DUT " "Command: quartus_sta 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683317615951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683317616060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683317616157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683317616157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683317616183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683317616184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683317616317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683317616318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683317616318 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683317616318 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683317616318 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683317616318 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683317616320 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683317616328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683317616329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616331 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683317616332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616340 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683317616344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683317616398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683317616686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683317616718 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683317616718 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683317616718 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683317616719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683317616733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683317616854 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683317616855 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683317616855 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683317616855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683317616862 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683317617398 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683317617398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317617421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:37 2023 " "Processing ended: Sat May 06 01:43:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317617421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317617421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317617421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683317617421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683317618485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317618485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:43:38 2023 " "Processing started: Sat May 06 01:43:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317618485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683317618485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 309project -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 309project -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683317618485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683317618809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Academics/Sem 4/project/project/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Academics/Sem 4/project/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683317618841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317618856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:43:38 2023 " "Processing ended: Sat May 06 01:43:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317618856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317618856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317618856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683317618856 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683317619533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683318328230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683318328230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 01:55:28 2023 " "Processing started: Sat May 06 01:55:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683318328230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683318328230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 309project -c DUT --netlist_type=sgate " "Command: quartus_npp 309project -c DUT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683318328231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683318328376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683318328462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 01:55:28 2023 " "Processing ended: Sat May 06 01:55:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683318328462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683318328462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683318328462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683318328462 ""}
