$date
	Sun Oct 23 09:40:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#101397
b10011 !
1"
#101398
b10011 &
b10011 %
1$
#101399
0"
#101402
b111010 &
b111010 %
#101406
b11101 &
b11101 %
#101410
b1011000 &
b1011000 %
#101414
b101100 &
b101100 %
#101418
b10110 &
b10110 %
#101422
b1011 &
b1011 %
#101426
b100010 &
b100010 %
#101430
b10001 &
b10001 %
#101434
b110100 &
b110100 %
#101438
b11010 &
b11010 %
#101442
b1101 &
b1101 %
#101446
b101000 &
b101000 %
#101450
b10100 &
b10100 %
#101454
b1010 &
b1010 %
#101458
b101 &
b101 %
#101462
b10000 &
b10000 %
#101466
b1000 &
b1000 %
#101470
b100 &
b100 %
#101474
b10 &
b10 %
#101478
b1 &
1#
b1 %
#101482
b0 &
b0 %
0#
0$
#1107976
b100 !
1"
#1107978
b100 &
b100 %
1$
#1107979
0"
#1107982
b10 &
b10 %
#1107986
b1 &
b1 %
1#
#1107990
b0 &
0#
b0 %
0$
#2090295
1"
#2090298
b100 &
b100 %
1$
#2090299
0"
#2090302
b10 &
b10 %
#2090306
b1 &
b1 %
1#
#2090310
b0 &
0#
b0 %
0$
#4500012
