project = xessdemo
vendor = xilinx
family = spartan6
part = xc6slx9-3-tqg144
top_module = xessdemo

vfiles = ../verilog/xessdemo.v 
vhdlfiles = ../verilog/fdc.vhdl

include ../common/xilinx.mk
