

================================================================
== Vivado HLS Report for 'karastuba_mul'
================================================================
* Date:           Tue May 26 00:38:21 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.568 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      582|      612| 1.746 us | 1.836 us |  582|  612|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_1_fu_169  |karastuba_mul_templa_1  |      510|      540| 1.530 us | 1.620 us |  510|  540|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|    yes   |
        |- Loop 2  |       16|       16|         1|          1|          1|    16|    yes   |
        |- Loop 3  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     107|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        6|     12|     4327|    6132|    0|
|Memory           |        2|      -|      128|      16|    0|
|Multiplexer      |        -|      -|        -|     224|    -|
|Register         |        -|      -|       31|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        8|     12|     4486|    6479|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      1|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |karastuba_mul_AXILiteS_s_axi_U     |karastuba_mul_AXILiteS_s_axi  |        0|      0|    36|    40|    0|
    |grp_karastuba_mul_templa_1_fu_169  |karastuba_mul_templa_1        |        6|     12|  4291|  6092|    0|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+
    |Total                              |                              |        6|     12|  4327|  6132|    0|
    +-----------------------------------+------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |res_digits_data_U  |karastuba_mul_restde  |        2|   0|   0|    0|    32|   32|     1|         1024|
    |lhs_digits_data_U  |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    |rhs_digits_data_U  |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2| 128|  16|    0|    64|   96|     3|         2048|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln325_fu_199_p2        |     +    |      0|  0|  15|           6|           6|
    |i_8_fu_210_p2              |     +    |      0|  0|  15|           6|           1|
    |i_9_fu_222_p2              |     +    |      0|  0|  15|           6|           1|
    |i_fu_182_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln317_fu_176_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln322_fu_193_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln331_fu_216_p2       |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 107|          48|          37|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2   |   9|          2|    1|          2|
    |hs_input_TDATA_blk_n      |   9|          2|    1|          2|
    |i1_0_reg_147              |   9|          2|    6|         12|
    |i2_0_reg_158              |   9|          2|    6|         12|
    |i_0_reg_136               |   9|          2|    5|         10|
    |lhs_digits_data_address0  |  15|          3|    4|         12|
    |lhs_digits_data_ce0       |  15|          3|    1|          3|
    |res_digits_data_address0  |  15|          3|    5|         15|
    |res_digits_data_ce0       |  15|          3|    1|          3|
    |res_digits_data_ce1       |   9|          2|    1|          2|
    |res_digits_data_we0       |   9|          2|    1|          2|
    |res_digits_data_we1       |   9|          2|    1|          2|
    |res_output_TDATA_blk_n    |   9|          2|    1|          2|
    |rhs_digits_data_address0  |  15|          3|    4|         12|
    |rhs_digits_data_ce0       |  15|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 224|         47|   41|        105|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                         |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |  1|   0|    1|          0|
    |grp_karastuba_mul_templa_1_fu_169_ap_start_reg  |  1|   0|    1|          0|
    |i1_0_reg_147                                    |  6|   0|    6|          0|
    |i2_0_reg_158                                    |  6|   0|    6|          0|
    |i_0_reg_136                                     |  5|   0|    5|          0|
    |icmp_ln331_reg_249                              |  1|   0|    1|          0|
    |icmp_ln331_reg_249_pp2_iter1_reg                |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 31|   0|   31|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|interrupt               | out |    1| ap_ctrl_hs | karastuba_mul | return value |
|hs_input_TDATA          |  in |   32|    axis    |    hs_input   |    pointer   |
|hs_input_TVALID         |  in |    1|    axis    |    hs_input   |    pointer   |
|hs_input_TREADY         | out |    1|    axis    |    hs_input   |    pointer   |
|res_output_TDATA        | out |   32|    axis    |   res_output  |    pointer   |
|res_output_TVALID       | out |    1|    axis    |   res_output  |    pointer   |
|res_output_TREADY       |  in |    1|    axis    |   res_output  |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

