;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @23, -1
	SLT 121, 0
	SUB @-127, 600
	SUB -7, <-120
	SUB -7, <-120
	SUB 0, 0
	JMN <121, 103
	ADD @130, 9
	SUB 0, 0
	SUB 0, 0
	SUB 1, <-1
	SUB @121, 103
	SPL 0, <-22
	MOV -7, <-20
	SUB 1, <-1
	SUB @121, 103
	JMN 0, 0
	SUB -507, <-120
	SUB 1, <-1
	SLT 121, 0
	SUB @-127, 100
	SLT 121, 0
	SUB @127, 106
	ADD @130, 9
	SUB <100, 600
	ADD @130, 9
	SLT 503, <519
	SUB 100, 50
	SUB 100, 50
	SUB -7, @-520
	SUB -7, @-520
	ADD #270, 0
	SPL 0, <-22
	SUB 0, 0
	SPL @-23, -1
	SPL @-23, -1
	SPL @-23, -1
	SUB 0, 0
	CMP -207, <-126
	SPL @-23, -1
	MOV -7, <-20
	JMN <121, 103
	SUB -207, <-126
	SUB #32, @-200
	SUB #32, @-200
	SUB #32, @-200
	MOV -7, <-20
