[09/21 18:13:22      0s] 
[09/21 18:13:22      0s] Cadence Innovus(TM) Implementation System.
[09/21 18:13:22      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/21 18:13:22      0s] 
[09/21 18:13:22      0s] Version:	v23.34-s088_1, built Fri Feb 28 12:55:37 PST 2025
[09/21 18:13:22      0s] Options:	
[09/21 18:13:22      0s] Date:		Sun Sep 21 18:13:22 2025
[09/21 18:13:22      0s] Host:		pratik (x86_64 w/Linux 5.14.0-503.40.1.el9_5.x86_64) (24cores*96cpus*AMD EPYC 9254 24-Core Processor 1024KB)
[09/21 18:13:22      0s] OS:		AlmaLinux 9.5 (Teal Serval)
[09/21 18:13:22      0s] 
[09/21 18:13:22      0s] License:
[09/21 18:13:22      0s] 		[18:13:22.275849] Configured Lic search path (23.02-s006): 5280@10.114.60.10

[09/21 18:13:22      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[09/21 18:13:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/21 18:13:32     10s] Memory management switch to non-aggressive memory release mode.
[09/21 18:13:32     10s] 
[09/21 18:13:32     10s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[09/21 18:13:32     10s] 
[09/21 18:13:34     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.34-s088_1 (64bit) 02/28/2025 12:55 (Linux 3.10.0-693.el7.x86_64)
[09/21 18:13:35     13s] @(#)CDS: NanoRoute 23.34-s088_1 NR250219-0822/23_14-UB (database version 18.20.661_1) {superthreading v2.20}
[09/21 18:13:35     13s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[09/21 18:13:35     13s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[09/21 18:13:35     13s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[09/21 18:13:35     13s] @(#)CDS: CPE v23.14-s082
[09/21 18:13:35     13s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[09/21 18:13:35     13s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[09/21 18:13:35     13s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[09/21 18:13:35     13s] @(#)CDS: RCDB 11.15.0
[09/21 18:13:35     13s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[09/21 18:13:35     13s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[09/21 18:13:35     13s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[09/21 18:13:35     13s] Create and set the environment variable TMPDIR to /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo.

[09/21 18:13:36     13s] Change the soft stacksize limit to 0.2%RAM (513 mbytes). Set global soft_stack_size_limit to change the value.
[09/21 18:13:36     14s] Info: Process UID = 801907 / c1d22665-8b2f-4a5d-8d6c-d442da4605c1 / x6v4ftJEHw
[09/21 18:13:36     14s] 
[09/21 18:13:36     14s] **INFO:  MMMC transition support version v31-84 
[09/21 18:13:36     14s] 
[09/21 18:13:36     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/21 18:13:36     14s] <CMD> suppressMessage ENCEXT-2799
[09/21 18:13:37     14s] <CMD> getVersion
[09/21 18:13:37     14s] [INFO] Loading PVS 24.11 fill procedures
[09/21 18:13:37     14s] <CMD> win
[09/21 18:13:43     14s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
[09/21 18:13:43     14s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
[09/21 18:14:19     16s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_constraint_performance_statistics_precision 2
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_efficient_set_timing_derate 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_dump_reset_clock 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_efficient_clocks_collection 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_efficient_hier_obj 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_efficient_save_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_input_port_path_group_tag 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_input_port_path_group_tag 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_enable_view_pruning_enhancements 4
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_is_imm_info_cached 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_latch_period_based_threshold 0.0001
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[09/21 18:14:19     16s] <CMD> set dbgDualViewAwareXTree 1
[09/21 18:14:19     16s] <CMD> set defHierChar /
[09/21 18:14:19     16s] <CMD> set distributed_client_message_echo 1
[09/21 18:14:19     16s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/21 18:14:19     16s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[09/21 18:14:19     16s] <CMD> set enc_before_startup_file 0
[09/21 18:14:19     16s] <CMD> set enc_check_rename_command_name 1
[09/21 18:14:19     16s] <CMD> set enc_enable_print_mode_command_reset_options 1
[09/21 18:14:19     16s] <CMD> set init_design_settop 0
[09/21 18:14:19     16s] <CMD> set init_gnd_net VSS
[09/21 18:14:19     16s] <CMD> setImportMode -discardFloatingVNets 0 -keepEmptyModule 1
[09/21 18:14:19     16s] <CMD> set init_import_mode { -discardFloatingVNets 0 -keepEmptyModule 1}
[09/21 18:14:19     16s] <CMD> set init_mmmc_file Default.view
[09/21 18:14:19     16s] <CMD> set init_pwr_net VDD
[09/21 18:14:19     16s] <CMD> set init_verilog ../synthesis/final_netlist.v
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set latch_time_borrow_mode max_borrow
[09/21 18:14:19     16s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[09/21 18:14:19     16s] <CMD> set pegDefaultResScaleFactor 1
[09/21 18:14:19     16s] <CMD> set pegDetailResScaleFactor 1
[09/21 18:14:19     16s] <CMD> set pegEnableDualViewForTQuantus 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/21 18:14:19     16s] <CMD> set spgUnflattenIlmInCheckPlace 2
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_aocv_efficient_accurate_mode 1
[09/21 18:14:19     16s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> suppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> suppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_clock_root_frequency_compatibility 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_efficient_lib_pin 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_enable_add_brackets_name 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_enable_efficient_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_disable_efficient_derate_mode 1
[09/21 18:14:19     16s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> suppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> suppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/21 18:14:19     16s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[09/21 18:14:19     16s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_new_power_view_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_view_based_tlatch_mode 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_disable_3d_arcs 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_improved_waveform_cache 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[09/21 18:14:19     16s] <CMD> set timing_library_ca_derate_data_consistency 0
[09/21 18:14:19     16s] <CMD> set timing_library_derate_thermal_lower_bound -2.14748e+09
[09/21 18:14:19     16s] <CMD> set timing_library_derate_thermal_upper_bound 2.14748e+09
[09/21 18:14:19     16s] <CMD> set timing_library_refactor_db_arc_processing 1
[09/21 18:14:19     16s] <CMD> set timing_library_refactor_db_arc_processing3 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_path_based_override_distance 1e+30
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_backward_compatible_to_adjust 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_efficient_collection_handling 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_efficient_cone_marking 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_improved_drv_reporting 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_enable_variable_verbose_fields 0
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_latch_analysis_compatibility 1
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/21 18:14:19     16s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[09/21 18:14:19     16s] <CMD> set defStreamOutCheckUncolored false
[09/21 18:14:19     16s] <CMD> set init_lef_check_antenna 1
[09/21 18:14:19     16s] <CMD> set init_verilog_tolerate_port_mismatch 0
[09/21 18:14:19     16s] <CMD> set lefdefInputCheckColoredShape 0
[09/21 18:14:19     16s] <CMD> set load_netlist_ignore_undefined_cell 1
[09/21 18:15:44     19s] <CMD> save_global Default.globals
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "_timing_budget_latch_adjust_delta_threshold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global '_timing_disable_backward_compatible_through_exception_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "_timing_disk_caching_use_el_aware_phase_data_in_reporting" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "_timing_enable_backward_compatible_disable_check_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "_timing_extract_model_enable_compaction" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-101):	Global '_timing_report_allow_tracing_through_trigger_arcs' will become obsolete. Please use 'timing_report_paths_through_sequential_arcs' instead
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "lib_build_timing_cond_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_hold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_setup" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_loop_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_source_data_sense_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_comb_path_delay_path_group_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_cppr_tag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_d2d_active_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_d2d_efficiency_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_hierarchical_delay_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_ilm_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_loop_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_through_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_socv_save_restore_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_tw_cppr_clock_filter_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_unconstrained_update' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_clock_phases_tw_merging' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_disable_default_arc' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_disable_invalid_clock_check" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_dynamic_loop_breaking" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_bfs_endtag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_branch_pin_cppr_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/21 18:15:44     19s] **WARN: (EMS-27):	Message (IMPUDM-33) has exceeded the current message display limit of 20.
[09/21 18:15:44     19s] To increase the message display limit, refer to the product command reference manual.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_disable_timing_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_genclk_edge_based_source_latency' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_tw_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mt_mode' has become obsolete. It will be removed in the next release.
[09/21 18:15:44     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_setup_hold_exception' has become obsolete. It will be removed in the next release.
[09/21 18:15:49     19s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[09/21 18:15:49     19s] <CMD> init_design
[09/21 18:15:49     19s] #% Begin Load MMMC data ... (date=09/21 18:15:49, mem=1889.8M)
[09/21 18:15:49     19s] #% End Load MMMC data ... (date=09/21 18:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.5M, current mem=1890.5M)
[09/21 18:15:49     19s] 
[09/21 18:15:49     19s] Loading LEF file ../lef/gsclib045_tech.lef ...
[09/21 18:15:49     19s] Set DBUPerIGU to M2 pitch 400.
[09/21 18:15:49     19s] 
[09/21 18:15:49     19s] Loading LEF file ../lef/gsclib045_macro.lef ...
[09/21 18:15:49     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/21 18:15:49     19s] Type 'man IMPLF-200' for more detail.
[09/21 18:15:49     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[09/21 18:15:49     19s] Loading view definition file from Default.view
[09/21 18:15:49     19s] Reading max_timing_library timing library '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/slow_vdd1v0_basicCells.lib' ...
[09/21 18:15:49     19s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/slow_vdd1v0_basicCells.lib)
[09/21 18:15:49     19s] Read 480 cells in library 'slow_vdd1v0' 
[09/21 18:15:49     19s] Reading min_timing_library timing library '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/fast_vdd1v0_basicCells.lib' ...
[09/21 18:15:50     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/fast_vdd1v0_basicCells.lib)
[09/21 18:15:50     20s] Read 480 cells in library 'fast_vdd1v0' 
[09/21 18:15:50     20s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=1991.2M, current mem=1912.0M)
[09/21 18:15:50     20s] *** End library_loading (cpu=0.01min, real=0.02min, mem=87.5M, fe_cpu=0.34min, fe_real=2.47min, fe_mem=1868.4M) ***
[09/21 18:15:50     20s] #% Begin Load netlist data ... (date=09/21 18:15:50, mem=1912.0M)
[09/21 18:15:50     20s] *** Begin netlist parsing (mem=1868.4M) ***
[09/21 18:15:50     20s] Created 480 new cells from 2 timing libraries.
[09/21 18:15:50     20s] Reading netlist ...
[09/21 18:15:50     20s] Backslashed names will retain backslash and a trailing blank character.
[09/21 18:15:50     20s] Reading verilog netlist '../synthesis/final_netlist.v'
[09/21 18:15:50     20s] 
[09/21 18:15:50     20s] *** Memory Usage v#2 (Current mem = 1868.445M, initial mem = 839.754M) ***
[09/21 18:15:50     20s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1868.4M) ***
[09/21 18:15:50     20s] #% End Load netlist data ... (date=09/21 18:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1932.3M, current mem=1932.3M)
[09/21 18:15:50     20s] Top level cell is mytop.
[09/21 18:15:50     20s] Hooked 960 DB cells to tlib cells.
[09/21 18:15:50     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1948.5M, current mem=1948.5M)
[09/21 18:15:50     20s] Starting recursive module instantiation check.
[09/21 18:15:50     20s] No recursion found.
[09/21 18:15:50     20s] Building hierarchical netlist for Cell mytop ...
[09/21 18:15:50     20s] ***** UseNewTieNetMode *****.
[09/21 18:15:50     20s] *** Netlist is unique.
[09/21 18:15:50     20s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[09/21 18:15:50     20s] ** info: there are 1056 modules.
[09/21 18:15:50     20s] ** info: there are 12047 stdCell insts.
[09/21 18:15:50     20s] ** info: there are 12047 stdCell insts with at least one signal pin.
[09/21 18:15:50     20s] 
[09/21 18:15:50     20s] *** Memory Usage v#2 (Current mem = 1901.445M, initial mem = 839.754M) ***
[09/21 18:15:50     20s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/21 18:15:50     20s] Type 'man IMPFP-3961' for more detail.
[09/21 18:15:50     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/21 18:15:50     20s] Type 'man IMPFP-3961' for more detail.
[09/21 18:15:50     20s] Start create_tracks
[09/21 18:15:50     20s] Extraction setup Started for TopCell mytop 
[09/21 18:15:50     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/21 18:15:50     20s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[09/21 18:15:50     20s] Type 'man IMPEXT-6202' for more detail.
[09/21 18:15:50     20s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[09/21 18:15:50     20s] Cap table was created using Encounter 10.10-b056_1.
[09/21 18:15:50     20s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[09/21 18:15:50     20s] Set Shrink Factor to 0.90000
[09/21 18:15:50     20s] Importing multi-corner RC tables ... 
[09/21 18:15:50     20s] Summary of Active RC-Corners : 
[09/21 18:15:50     20s]  
[09/21 18:15:50     20s]  Analysis View: worst_case
[09/21 18:15:50     20s]     RC-Corner Name        : Default_rc_corner
[09/21 18:15:50     20s]     RC-Corner Index       : 0
[09/21 18:15:50     20s]     RC-Corner Temperature : 25 Celsius
[09/21 18:15:50     20s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[09/21 18:15:50     20s]     RC-Corner PreRoute Res Factor         : 1
[09/21 18:15:50     20s]     RC-Corner PreRoute Cap Factor         : 1
[09/21 18:15:50     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/21 18:15:50     20s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[09/21 18:15:50     20s]  
[09/21 18:15:50     20s]  Analysis View: best_case
[09/21 18:15:50     20s]     RC-Corner Name        : Default_rc_corner
[09/21 18:15:50     20s]     RC-Corner Index       : 0
[09/21 18:15:50     20s]     RC-Corner Temperature : 25 Celsius
[09/21 18:15:50     20s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[09/21 18:15:50     20s]     RC-Corner PreRoute Res Factor         : 1
[09/21 18:15:50     20s]     RC-Corner PreRoute Cap Factor         : 1
[09/21 18:15:50     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/21 18:15:50     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/21 18:15:50     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/21 18:15:50     20s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[09/21 18:15:50     20s] eee: RC Grid memory allocated = 33792 (16 X 16 X 11 X 12b)
[09/21 18:15:50     20s] Updating RC Grid density data for preRoute extraction ...
[09/21 18:15:50     20s] eee: pegSigSF=1.070000
[09/21 18:15:50     20s] Initializing multi-corner capacitance tables ... 
[09/21 18:15:50     20s] Initializing multi-corner resistance tables ...
[09/21 18:15:50     20s] Creating RPSQ from WeeR and WRes ...
[09/21 18:15:50     20s] eee: Grid unit RC data computation started
[09/21 18:15:50     20s] eee: Grid unit RC data computation completed
[09/21 18:15:50     20s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 18:15:50     20s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 18:15:50     20s] eee: LAM-FP: thresh=1 ; dimX=1332.684211 ; dimY=1323.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 18:15:50     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 18:15:50     20s] eee: NetCapCache creation started. (Current Mem: 2063.516M) 
[09/21 18:15:50     20s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2063.516M) 
[09/21 18:15:50     20s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(253.210000, 251.370000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (15 X 15)
[09/21 18:15:50     20s] eee: Metal Layers Info:
[09/21 18:15:50     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 18:15:50     20s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 18:15:50     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 18:15:50     20s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 18:15:50     20s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 18:15:50     20s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 18:15:50     20s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 18:15:50     20s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 18:15:50     20s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 18:15:50     20s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 18:15:50     20s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 18:15:50     20s] eee: +-----------------------NDR Info-----------------------+
[09/21 18:15:50     20s] eee: NDR Count = 2, Fake NDR = 0
[09/21 18:15:50     20s] eee: +----------------------------------------------------+
[09/21 18:15:50     20s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 18:15:50     20s] eee: +----------------------------------------------------+
[09/21 18:15:50     20s] eee: +----------------------------------------------------+
[09/21 18:15:50     20s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 18:15:50     20s] eee: +----------------------------------------------------+
[09/21 18:15:50     20s] *Info: initialize multi-corner CTS.
[09/21 18:15:51     20s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2225.9M, current mem=1991.5M)
[09/21 18:15:51     21s] Reading timing constraints file '../synthesis/final_sdc.sdc' ...
[09/21 18:15:51     21s] Current (total cpu=0:00:21.2, real=0:02:29, peak res=2366.2M, current mem=2366.2M)
[09/21 18:15:51     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/final_sdc.sdc, Line 9).
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/final_sdc.sdc, Line 10).
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] INFO (CTE): Reading of timing constraints file ../synthesis/final_sdc.sdc completed, with 2 WARNING
[09/21 18:15:51     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2406.4M, current mem=2406.4M)
[09/21 18:15:51     21s] Current (total cpu=0:00:21.3, real=0:02:29, peak res=2406.4M, current mem=2406.4M)
[09/21 18:15:51     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/21 18:15:51     21s] Summary for sequential cells identification: 
[09/21 18:15:51     21s]   Identified SBFF number: 104
[09/21 18:15:51     21s]   Identified MBFF number: 0
[09/21 18:15:51     21s]   Identified SB Latch number: 8
[09/21 18:15:51     21s]   Identified MB Latch number: 0
[09/21 18:15:51     21s]   Not identified SBFF number: 16
[09/21 18:15:51     21s]   Not identified MBFF number: 0
[09/21 18:15:51     21s]   Not identified SB Latch number: 8
[09/21 18:15:51     21s]   Not identified MB Latch number: 0
[09/21 18:15:51     21s]   Number of sequential cells which are not FFs: 16
[09/21 18:15:51     21s] Total number of combinational cells: 318
[09/21 18:15:51     21s] Total number of sequential cells: 152
[09/21 18:15:51     21s] Total number of tristate cells: 10
[09/21 18:15:51     21s] Total number of level shifter cells: 0
[09/21 18:15:51     21s] Total number of power gating cells: 0
[09/21 18:15:51     21s] Total number of isolation cells: 0
[09/21 18:15:51     21s] Total number of power switch cells: 0
[09/21 18:15:51     21s] Total number of pulse generator cells: 0
[09/21 18:15:51     21s] Total number of always on buffers: 0
[09/21 18:15:51     21s] Total number of retention cells: 0
[09/21 18:15:51     21s] Total number of physical cells: 0
[09/21 18:15:51     21s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[09/21 18:15:51     21s] Total number of usable buffers: 16
[09/21 18:15:51     21s] List of unusable buffers:
[09/21 18:15:51     21s] Total number of unusable buffers: 0
[09/21 18:15:51     21s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[09/21 18:15:51     21s] Total number of usable inverters: 19
[09/21 18:15:51     21s] List of unusable inverters:
[09/21 18:15:51     21s] Total number of unusable inverters: 0
[09/21 18:15:51     21s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[09/21 18:15:51     21s] Total number of identified usable delay cells: 8
[09/21 18:15:51     21s] List of identified unusable delay cells:
[09/21 18:15:51     21s] Total number of identified unusable delay cells: 0
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Deleting Cell Server Begin ...
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Deleting Cell Server End ...
[09/21 18:15:51     21s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2410.2M, current mem=2410.2M)
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/21 18:15:51     21s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/21 18:15:51     21s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/21 18:15:51     21s] Summary for sequential cells identification: 
[09/21 18:15:51     21s]   Identified SBFF number: 104
[09/21 18:15:51     21s]   Identified MBFF number: 0
[09/21 18:15:51     21s]   Identified SB Latch number: 8
[09/21 18:15:51     21s]   Identified MB Latch number: 0
[09/21 18:15:51     21s]   Not identified SBFF number: 16
[09/21 18:15:51     21s]   Not identified MBFF number: 0
[09/21 18:15:51     21s]   Not identified SB Latch number: 8
[09/21 18:15:51     21s]   Not identified MB Latch number: 0
[09/21 18:15:51     21s]   Number of sequential cells which are not FFs: 16
[09/21 18:15:51     21s]  Visiting view : worst_case
[09/21 18:15:51     21s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/21 18:15:51     21s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/21 18:15:51     21s]  Visiting view : best_case
[09/21 18:15:51     21s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/21 18:15:51     21s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/21 18:15:51     21s] TLC MultiMap info (StdDelay):
[09/21 18:15:51     21s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/21 18:15:51     21s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/21 18:15:51     21s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/21 18:15:51     21s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/21 18:15:51     21s]  Setting StdDelay to: 36.8ps
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Deleting Cell Server Begin ...
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] TimeStamp Deleting Cell Server End ...
[09/21 18:15:51     21s] 
[09/21 18:15:51     21s] *** Summary of all messages that are not suppressed in this session:
[09/21 18:15:51     21s] Severity  ID               Count  Summary                                  
[09/21 18:15:51     21s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/21 18:15:51     21s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/21 18:15:51     21s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[09/21 18:15:51     21s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/21 18:15:51     21s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/21 18:15:51     21s] *** Message Summary: 8 warning(s), 0 error(s)
[09/21 18:15:51     21s] 
[09/21 18:16:49     22s] <CMD> getIoFlowFlag
[09/21 18:17:15     22s] <CMD> setIoFlowFlag 0
[09/21 18:17:15     22s] <CMD> floorPlan -site CoreSite -r 1 0.699992 3.0 3.0 3.0 3.0
[09/21 18:17:15     22s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.04
[09/21 18:17:15     22s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.04
[09/21 18:17:15     22s] Adjusting core size to PlacementGrid : width :253.4 height : 251.37
[09/21 18:17:15     22s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/21 18:17:15     22s] Type 'man IMPFP-3961' for more detail.
[09/21 18:17:15     22s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/21 18:17:15     22s] Type 'man IMPFP-3961' for more detail.
[09/21 18:17:15     22s] Start create_tracks
[09/21 18:17:15     22s] <CMD> uiSetTool select
[09/21 18:17:15     22s] <CMD> getIoFlowFlag
[09/21 18:17:15     22s] <CMD> fit
[09/21 18:17:38     23s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[09/21 18:17:38     23s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[09/21 18:17:38     23s] <CMD> globalNetConnect VDD -type tiehi
[09/21 18:17:38     23s] <CMD> globalNetConnect VSS -type tielo
[09/21 18:17:38     23s] <CMD> globalNetConnect VDD -type tiehi -pin -VDD -inst *
[09/21 18:17:40     23s] <CMD> globalNetConnect VSS -type tielo -pin -VSS -inst *
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:17:55     23s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:18:31     24s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/21 18:18:31     24s] The ring targets are set to core/block ring wires.
[09/21 18:18:31     24s] addRing command will consider rows while creating rings.
[09/21 18:18:31     24s] addRing command will disallow rings to go over rows.
[09/21 18:18:31     24s] addRing command will ignore shorts while creating rings.
[09/21 18:18:31     24s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/21 18:18:31     24s] 
[09/21 18:18:31     24s] 
[09/21 18:18:31     24s] viaInitial starts at Sun Sep 21 18:18:31 2025
viaInitial ends at Sun Sep 21 18:18:31 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3006.3M)
[09/21 18:18:31     24s] Ring generation is complete.
[09/21 18:18:31     24s] vias are now being generated.
[09/21 18:18:31     24s] addRing created 8 wires.
[09/21 18:18:31     24s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/21 18:18:31     24s] +--------+----------------+----------------+
[09/21 18:18:31     24s] |  Layer |     Created    |     Deleted    |
[09/21 18:18:31     24s] +--------+----------------+----------------+
[09/21 18:18:31     24s] | Metal1 |        4       |       NA       |
[09/21 18:18:31     24s] |  Via1  |        8       |        0       |
[09/21 18:18:31     24s] | Metal2 |        4       |       NA       |
[09/21 18:18:31     24s] +--------+----------------+----------------+
[09/21 18:18:37     24s] <CMD> undo
[09/21 18:19:02     25s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/21 18:19:02     25s] The ring targets are set to core/block ring wires.
[09/21 18:19:02     25s] addRing command will consider rows while creating rings.
[09/21 18:19:02     25s] addRing command will disallow rings to go over rows.
[09/21 18:19:02     25s] addRing command will ignore shorts while creating rings.
[09/21 18:19:02     25s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/21 18:19:02     25s] 
[09/21 18:19:02     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3006.3M)
[09/21 18:19:02     25s] Ring generation is complete.
[09/21 18:19:02     25s] vias are now being generated.
[09/21 18:19:02     25s] addRing created 8 wires.
[09/21 18:19:02     25s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/21 18:19:02     25s] +--------+----------------+----------------+
[09/21 18:19:02     25s] |  Layer |     Created    |     Deleted    |
[09/21 18:19:02     25s] +--------+----------------+----------------+
[09/21 18:19:02     25s] | Metal10|        4       |       NA       |
[09/21 18:19:02     25s] |  Via10 |        8       |        0       |
[09/21 18:19:02     25s] | Metal11|        4       |       NA       |
[09/21 18:19:02     25s] +--------+----------------+----------------+
[09/21 18:19:11     25s] <CMD> zoomBox -12.55650 212.32700 58.98650 252.60950
[09/21 18:19:13     25s] <CMD> zoomBox -29.14350 178.13000 107.91250 255.29950
[09/21 18:19:14     25s] <CMD> zoomBox -86.45000 59.97900 276.95250 264.59250
[09/21 18:19:17     25s] <CMD> fit
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:19:51     25s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingOffset 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingThreshold 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/21 18:19:51     25s] <CMD> set sprCreateIeRingLayers {}
[09/21 18:19:51     26s] <CMD> set sprCreateIeStripeWidth 10.0
[09/21 18:19:51     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/21 18:21:03     27s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/21 18:21:03     27s] addStripe will allow jog to connect padcore ring and block ring.
[09/21 18:21:03     27s] 
[09/21 18:21:03     27s] Stripes will stop at the boundary of the specified area.
[09/21 18:21:03     27s] When breaking rings, the power planner will consider the existence of blocks.
[09/21 18:21:03     27s] Stripes will not extend to closest target.
[09/21 18:21:03     27s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/21 18:21:03     27s] Stripes will not be created over regions without power planning wires.
[09/21 18:21:03     27s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/21 18:21:03     27s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/21 18:21:03     27s] Offset for stripe breaking is set to 0.
[09/21 18:21:03     27s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.25 -spacing 0.25 -set_to_set_distance 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/21 18:21:03     27s] 
[09/21 18:21:03     27s] Initialize fgc environment(mem: 3009.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] **WARN: (IMPPP-193):	The currently specified  spacing 0.250000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[09/21 18:21:03     27s] Starting stripe generation ...
[09/21 18:21:03     27s] Non-Default Mode Option Settings :
[09/21 18:21:03     27s]   NONE
[09/21 18:21:03     27s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
[09/21 18:21:03     27s] Stripe generation is complete.
[09/21 18:21:03     27s] vias are now being generated.
[09/21 18:21:03     27s] addStripe created 102 wires.
[09/21 18:21:03     27s] ViaGen created 204 vias, deleted 0 via to avoid violation.
[09/21 18:21:03     27s] +--------+----------------+----------------+
[09/21 18:21:03     27s] |  Layer |     Created    |     Deleted    |
[09/21 18:21:03     27s] +--------+----------------+----------------+
[09/21 18:21:03     27s] | Metal10|       102      |       NA       |
[09/21 18:21:03     27s] |  Via10 |       204      |        0       |
[09/21 18:21:03     27s] +--------+----------------+----------------+
[09/21 18:21:06     27s] <CMD> zoomBox -60.91600 28.95850 201.63600 176.78850
[09/21 18:21:07     27s] <CMD> zoomBox -1.34750 71.41950 50.34250 100.52350
[09/21 18:21:11     27s] <CMD> zoomBox -14.71900 61.88750 84.30400 117.64250
[09/21 18:21:13     27s] <CMD> zoomBox -19.65600 58.36850 96.84250 123.96300
[09/21 18:21:15     27s] <CMD> fit
[09/21 18:23:20     29s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/21 18:23:20     29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[09/21 18:23:20     29s] *** Begin SPECIAL ROUTE on Sun Sep 21 18:23:20 2025 ***
[09/21 18:23:20     29s] SPECIAL ROUTE ran on directory: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design
[09/21 18:23:20     29s] SPECIAL ROUTE ran on machine: pratik (Linux 5.14.0-503.40.1.el9_5.x86_64 x86_64 2.90Ghz)
[09/21 18:23:20     29s] 
[09/21 18:23:20     29s] Begin option processing ...
[09/21 18:23:20     29s] srouteConnectPowerBump set to false
[09/21 18:23:20     29s] routeSelectNet set to "VDD VSS"
[09/21 18:23:20     29s] routeSpecial set to true
[09/21 18:23:20     29s] srouteBlockPin set to "useLef"
[09/21 18:23:20     29s] srouteBottomLayerLimit set to 1
[09/21 18:23:20     29s] srouteBottomTargetLayerLimit set to 1
[09/21 18:23:20     29s] srouteConnectConverterPin set to false
[09/21 18:23:20     29s] srouteCrossoverViaBottomLayer set to 1
[09/21 18:23:20     29s] srouteCrossoverViaTopLayer set to 11
[09/21 18:23:20     29s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/21 18:23:20     29s] srouteFollowCorePinEnd set to 3
[09/21 18:23:20     29s] srouteJogControl set to "preferWithChanges differentLayer"
[09/21 18:23:20     29s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/21 18:23:20     29s] sroutePadPinAllPorts set to true
[09/21 18:23:20     29s] sroutePreserveExistingRoutes set to true
[09/21 18:23:20     29s] srouteRoutePowerBarPortOnBothDir set to true
[09/21 18:23:20     29s] srouteStopBlockPin set to "nearestTarget"
[09/21 18:23:20     29s] srouteTopLayerLimit set to 11
[09/21 18:23:20     29s] srouteTopTargetLayerLimit set to 11
[09/21 18:23:20     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 583.00 megs.
[09/21 18:23:20     29s] 
[09/21 18:23:20     29s] Reading DB technology information...
[09/21 18:23:20     29s] Finished reading DB technology information.
[09/21 18:23:20     29s] Reading floorplan and netlist information...
[09/21 18:23:20     29s] Finished reading floorplan and netlist information.
[09/21 18:23:20     29s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[09/21 18:23:20     29s] Read in 24 layers, 11 routing layers, 1 overlap layer
[09/21 18:23:20     29s] Read in 2 nondefault rules, 0 used
[09/21 18:23:20     29s] Read in 574 macros, 69 used
[09/21 18:23:20     29s] Read in 69 components
[09/21 18:23:20     29s]   69 core components: 69 unplaced, 0 placed, 0 fixed
[09/21 18:23:20     29s] Read in 142 logical pins
[09/21 18:23:20     29s] Read in 142 nets
[09/21 18:23:20     29s] Read in 2 special nets, 2 routed
[09/21 18:23:20     29s] Read in 138 terminals
[09/21 18:23:20     29s] 2 nets selected.
[09/21 18:23:20     29s] 
[09/21 18:23:20     29s] Begin power routing ...
[09/21 18:23:20     29s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[09/21 18:23:20     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:23:20     29s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:23:20     29s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:23:20     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/21 18:23:20     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/21 18:23:20     29s] Type 'man IMPSR-1256' for more detail.
[09/21 18:23:20     29s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/21 18:23:20     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/21 18:23:20     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/21 18:23:20     29s] Type 'man IMPSR-1256' for more detail.
[09/21 18:23:20     29s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/21 18:23:20     29s] ### info: trigger incremental cell import ( 574 new cells ).
[09/21 18:23:20     29s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[09/21 18:23:20     30s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:23:20     30s] CPU time for VDD FollowPin 0 seconds
[09/21 18:23:20     30s] CPU time for VSS FollowPin 0 seconds
[09/21 18:23:20     30s]   Number of IO ports routed: 0
[09/21 18:23:20     30s]   Number of Block ports routed: 0
[09/21 18:23:20     30s]   Number of Stripe ports routed: 0
[09/21 18:23:20     30s]   Number of Core ports routed: 296
[09/21 18:23:20     30s]   Number of Pad ports routed: 0
[09/21 18:23:20     30s]   Number of Power Bump ports routed: 0
[09/21 18:23:20     30s]   Number of Followpin connections: 148
[09/21 18:23:20     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 650.00 megs.
[09/21 18:23:20     30s] 
[09/21 18:23:20     30s] 
[09/21 18:23:20     30s] 
[09/21 18:23:20     30s]  Begin updating DB with routing results ...
[09/21 18:23:20     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/21 18:23:20     30s] Pin and blockage extraction finished
[09/21 18:23:20     30s] 
[09/21 18:23:20     30s] sroute created 444 wires.
[09/21 18:23:20     30s] ViaGen created 2664 vias, deleted 0 via to avoid violation.
[09/21 18:23:20     30s] +--------+----------------+----------------+
[09/21 18:23:20     30s] |  Layer |     Created    |     Deleted    |
[09/21 18:23:20     30s] +--------+----------------+----------------+
[09/21 18:23:20     30s] | Metal1 |       444      |       NA       |
[09/21 18:23:20     30s] |  Via1  |       296      |        0       |
[09/21 18:23:20     30s] |  Via2  |       296      |        0       |
[09/21 18:23:20     30s] |  Via3  |       296      |        0       |
[09/21 18:23:20     30s] |  Via4  |       296      |        0       |
[09/21 18:23:20     30s] |  Via5  |       296      |        0       |
[09/21 18:23:20     30s] |  Via6  |       296      |        0       |
[09/21 18:23:20     30s] |  Via7  |       296      |        0       |
[09/21 18:23:20     30s] |  Via8  |       296      |        0       |
[09/21 18:23:20     30s] |  Via9  |       296      |        0       |
[09/21 18:23:20     30s] +--------+----------------+----------------+
[09/21 18:23:23     30s] <CMD> zoomBox -44.92800 11.74300 178.24050 137.39800
[09/21 18:23:25     30s] <CMD> zoomBox -10.82700 22.66500 88.19450 78.41900
[09/21 18:23:26     30s] <CMD> zoomBox 2.17300 26.82800 53.86350 55.93250
[09/21 18:23:33     30s] <CMD> zoomBox -3.28100 25.08100 68.26400 65.36450
[09/21 18:23:33     30s] <CMD> zoomBox -6.74950 23.97000 77.42150 71.36250
[09/21 18:23:34     30s] <CMD> zoomBox -35.73850 14.68500 153.96400 121.49700
[09/21 18:23:36     30s] <CMD> zoomBox -55.75250 8.27450 206.81200 156.11150
[09/21 18:23:37     30s] <CMD> zoomBox -101.07000 -6.24050 326.47350 234.48800
[09/21 18:23:38     30s] <CMD> zoomBox -146.17700 -20.68800 445.57950 312.50050
[09/21 18:23:40     30s] <CMD> fit
[09/21 18:32:54     39s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:32:54     39s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:32:54     39s] <CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 0.0 0.0 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:32:54     39s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[09/21 18:32:54     39s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:32:54     39s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:32:54     39s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:32:54     39s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3080.5M).
[09/21 18:32:54     39s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:32:57     40s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:32:57     40s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:32:57     40s] <CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:32:57     40s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[09/21 18:32:57     40s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:32:57     40s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:32:57     40s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:32:57     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:32:57     40s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:33:01     40s] **ERROR: (IMPSYT-6000):	No Object Selected.
[09/21 18:33:54     41s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:33:54     41s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:33:54     41s] <CMD> editPin -fixOverlap 1 -side Top -layer 2 -assign 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:33:54     41s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[09/21 18:33:54     41s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:33:54     41s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:33:54     41s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:33:54     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:33:54     41s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:34:07     41s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:34:07     41s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:34:07     41s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 0.2 -start 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:34:07     41s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:34:07     41s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:34:07     41s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:34:07     41s] Successfully spread [10] pins.
[09/21 18:34:07     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:34:07     41s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:34:28     42s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[09/21 18:34:31     42s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:34:31     42s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:34:31     42s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {}
[09/21 18:34:31     42s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
<CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:34:35     42s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:34:35     42s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:34:35     42s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:34:35     42s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:34:35     42s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:34:35     42s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:34:35     42s] Successfully spread [10] pins.
[09/21 18:34:35     42s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:34:35     42s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:35:28     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:35:28     43s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:35:28     43s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:35:28     43s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:35:28     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:28     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:28     43s] Successfully spread [10] pins.
[09/21 18:35:28     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:35:28     43s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:35:41     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:35:41     43s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:35:41     43s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:35:41     43s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:35:41     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:41     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:41     43s] Successfully spread [10] pins.
[09/21 18:35:41     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:35:41     43s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:35:46     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:35:46     43s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:35:46     43s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 10 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:35:46     43s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:35:46     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:46     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[0] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[0] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[0]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[1] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[1] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[1]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[2] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[2] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[2]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[3] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[3] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[3]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[4] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[4] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[4]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[5] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[5] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[5]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[6] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[6] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[6]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[7] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[7] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[7]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[8] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[8] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[8]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3303):	Pin out_activehigh[9] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-3304):	Pin out_activehigh[9] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[9]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:35:46     43s] Successfully spread [10] pins.
[09/21 18:35:46     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:35:46     43s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:35:49     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:35:49     43s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:35:49     43s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:35:49     43s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:35:49     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:49     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:49     43s] Successfully spread [10] pins.
[09/21 18:35:49     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:35:49     43s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:35:53     44s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:35:53     44s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:35:53     44s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:35:53     44s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:35:53     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:53     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:35:53     44s] Successfully spread [10] pins.
[09/21 18:35:53     44s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:35:53     44s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:36:41     44s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:36:41     44s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:36:41     44s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:36:41     44s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:36:41     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:36:41     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:36:41     44s] Successfully spread [10] pins.
[09/21 18:36:41     44s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
[09/21 18:36:41     44s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:36:45     45s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:36:45     45s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:36:45     45s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:36:45     45s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:36:45     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:36:45     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:36:45     45s] Successfully spread [10] pins.
[09/21 18:36:45     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:36:45     45s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:37:13     45s] **ERROR: (IMPSYT-16269):	Need to specify 'end location'.
[09/21 18:37:34     46s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:37:34     46s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:37:34     46s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -pattern fill_optimised -spreadDirection clockwise -side Top -start 0.1 257.45 -end 259.3 257.45 -layer {2 4 6 8 10} -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:37:34     46s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:37:34     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:34     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:34     46s] **WARN: (IMPPTN-3303):	Pin out_activehigh[8] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:37:34     46s] **WARN: (IMPPTN-3304):	Pin out_activehigh[8] has depth 0.33500 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:37:34     46s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[8]] has area [0.0268] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:37:34     46s] **WARN: (IMPPTN-3303):	Pin out_activehigh[9] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
[09/21 18:37:34     46s] **WARN: (IMPPTN-3304):	Pin out_activehigh[9] has depth 0.33500 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:37:34     46s] **WARN: (IMPPTN-1027):	Pin [out_activehigh[9]] has area [0.0268] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
[09/21 18:37:34     46s] Successfully spread [10] pins.
[09/21 18:37:34     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:37:34     46s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:37:43     46s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:37:43     46s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:37:43     46s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:37:43     46s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:37:43     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:43     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:43     46s] Successfully spread [10] pins.
[09/21 18:37:43     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:37:43     46s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:37:47     46s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:37:47     46s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:37:47     46s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:37:47     46s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:37:47     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:47     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:37:47     46s] Successfully spread [10] pins.
[09/21 18:37:47     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 3087.2M).
[09/21 18:37:47     46s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:38:44     47s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:38:44     47s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:38:44     47s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 0.2 -pin clk
[09/21 18:38:44     47s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:38:44     47s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:38:44     47s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:38:44     47s] Successfully placed the IO pin clk at location (129.5000 257.4500) on layer Metal2.
[09/21 18:38:44     47s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:38:44     47s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:40:41     49s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:40:41     49s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:40:41     49s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 0.2 -pin {rst_n updown clk}
[09/21 18:40:41     49s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:40:41     49s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:40:41     49s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:40:41     49s] Successfully spread [3] pins.
[09/21 18:40:41     49s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:40:41     49s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:40:52     49s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:40:52     49s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:40:52     49s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {rst_n updown clk}
[09/21 18:40:52     49s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:40:52     49s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:40:52     49s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:40:52     49s] Successfully spread [3] pins.
[09/21 18:40:52     49s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:40:52     49s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:41:08     50s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:41:08     50s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:41:08     50s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 8 -spreadType side -pin {rst_n updown clk}
[09/21 18:41:08     50s] ### import design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:41:08     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:41:08     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:41:08     50s] Successfully spread [3] pins.
[09/21 18:41:08     50s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:41:08     50s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:41:41     50s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:41:41     50s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:41:41     50s] <CMD> editPin -pinWidth 0.08 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:41:41     50s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:41:41     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:41:41     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:41:41     50s] Successfully spread [13] pins.
[09/21 18:41:41     50s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:41:41     50s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:43:07     52s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:43:07     52s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:43:07     52s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:43:07     52s] ### import design signature (23): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:43:07     52s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:07     52s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:07     52s] Successfully spread [13] pins.
[09/21 18:43:07     52s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:43:07     52s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:43:42     53s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:43:42     53s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:43:42     53s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 4 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:43:42     53s] ### import design signature (24): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:43:42     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:42     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:42     53s] Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:43:42     53s] 
[09/21 18:43:42     53s] Following pins are not spread:
[09/21 18:43:42     53s]   out_activehigh[0]
[09/21 18:43:42     53s]   clk
[09/21 18:43:42     53s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:43:42     53s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:43:56     53s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:43:56     53s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:43:56     53s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:43:56     53s] ### import design signature (25): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:43:56     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:56     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:43:56     53s] Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:43:56     53s] 
[09/21 18:43:56     53s] Following pins are not spread:
[09/21 18:43:56     53s]   out_activehigh[0]
[09/21 18:43:56     53s]   clk
[09/21 18:43:56     53s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:43:56     53s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:44:37     54s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:44:37     54s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:44:37     54s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} updown {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} rst_n {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:44:37     54s] ### import design signature (26): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:44:37     54s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[09/21 18:44:37     54s] #To increase the message display limit, refer to the product command reference manual.
[09/21 18:44:37     54s] Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:44:37     54s] 
[09/21 18:44:37     54s] Following pins are not spread:
[09/21 18:44:37     54s]   out_activehigh[0]
[09/21 18:44:37     54s]   out_activehigh[9]
[09/21 18:44:37     54s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:44:37     54s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:46:06     55s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:46:06     55s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:46:06     55s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 6 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:46:06     55s] ### import design signature (27): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:46:06     55s] Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:46:06     55s] 
[09/21 18:46:06     55s] Following pins are not spread:
[09/21 18:46:06     55s]   out_activehigh[0]
[09/21 18:46:06     55s]   out_activehigh[9]
[09/21 18:46:06     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:46:06     55s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:46:40     56s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:46:40     56s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:46:40     56s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 6 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:46:40     56s] ### import design signature (28): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:46:40     56s] Successfully spread [13] pins.
[09/21 18:46:40     56s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:46:40     56s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:47:29     57s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:47:29     57s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:47:29     57s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:47:29     57s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:47:29     57s] Successfully spread [13] pins.
[09/21 18:47:29     57s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:47:29     57s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:49:21     60s] <CMD> gui_select -rect {21.78100 258.52250 32.59750 260.48950}
[09/21 18:49:23     60s] <CMD> gui_select -rect {32.59750 260.48950 75.37200 253.11450}
[09/21 18:49:25     60s] <CMD> deselectAll
[09/21 18:49:30     60s] **ERROR: (IMPSYT-6000):	No Object Selected.
[09/21 18:49:43     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:49:43     60s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:49:43     60s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} rst_n {out_activehigh[2]} {out_activehigh[3]} clk {out_activehigh[4]} {out_activehigh[5]} updown {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
[09/21 18:49:43     60s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:49:43     60s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:49:43     60s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:49:43     60s] Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:49:43     60s] 
[09/21 18:49:43     60s] Following pins are not spread:
[09/21 18:49:43     60s]   out_activehigh[0]
[09/21 18:49:43     60s]   out_activehigh[9]
[09/21 18:49:43     60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:49:43     60s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:50:10     61s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:50:10     61s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:50:10     61s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 10.5 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:50:10     61s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:50:10     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:10     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:10     61s] Successfully spread [13] pins.
[09/21 18:50:10     61s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:50:10     61s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:50:27     61s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:50:27     61s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:50:27     61s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 10.2 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:50:27     61s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:50:27     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:27     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:27     61s] Successfully spread [13] pins.
[09/21 18:50:27     61s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:50:27     61s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:50:34     61s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:50:34     61s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:50:34     61s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 8 -spreadType center -spacing 8 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
[09/21 18:50:34     61s] ### import design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:50:34     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:34     61s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:50:34     61s] Successfully spread [13] pins.
[09/21 18:50:34     61s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:50:34     61s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:52:17     63s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:52:17     63s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:52:17     63s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.2 -pin done
[09/21 18:52:17     63s] ### import design signature (34): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:52:17     63s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:52:17     63s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:52:17     63s] Successfully placed the IO pin done at location (129.5000 257.4500) on layer Metal2.
[09/21 18:52:17     63s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:52:17     63s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:52:51     64s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:52:51     64s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:52:51     64s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 8.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} done clk rst_n updown}
[09/21 18:52:51     64s] ### import design signature (35): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:52:51     64s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:52:51     64s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:52:51     64s] Successfully spread [14] pins.
[09/21 18:52:51     64s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:52:51     64s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:56:10     68s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:56:10     68s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:56:10     68s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
[09/21 18:56:10     68s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:56:10     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:10     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:10     68s] Successfully spread [43] pins.
[09/21 18:56:10     68s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:56:10     68s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:56:22     68s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:56:22     68s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:56:22     68s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 1 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
[09/21 18:56:22     68s] ### import design signature (37): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:56:22     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:22     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:22     68s] Successfully spread [43] pins.
[09/21 18:56:22     68s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:56:22     68s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:56:29     68s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:56:29     68s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:56:29     68s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 10.14 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
[09/21 18:56:29     68s] ### import design signature (38): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:56:29     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:29     68s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[21] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[20] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[22] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[23] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[24] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[25] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[26] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[27] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[28] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[29] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[30] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:56:29     68s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[09/21 18:56:29     68s] To increase the message display limit, refer to the product command reference manual.
[09/21 18:56:29     68s] Selected [43] pin for spreading. Could not spread (18 out of 43) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:56:29     68s] 
[09/21 18:56:29     68s] Following pins are not spread:
[09/21 18:56:29     68s]   in[0]
[09/21 18:56:29     68s]   in[1]
[09/21 18:56:29     68s]   in[2]
[09/21 18:56:29     68s]   in[3]
[09/21 18:56:29     68s]   in[4]
[09/21 18:56:29     68s]   in[5]
[09/21 18:56:29     68s]   in[6]
[09/21 18:56:29     68s]   in[7]
[09/21 18:56:29     68s]   in[8]
[09/21 18:56:29     68s]   in[34]
[09/21 18:56:29     68s]   in[35]
[09/21 18:56:29     68s]   in[36]
[09/21 18:56:29     68s]   in[37]
[09/21 18:56:29     68s]   in[38]
[09/21 18:56:29     68s]   in[39]
[09/21 18:56:29     68s]   in[40]
[09/21 18:56:29     68s]   in[41]
[09/21 18:56:29     68s]   in[42]
[09/21 18:56:29     68s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:56:29     68s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:56:41     69s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:56:41     69s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:56:41     69s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 5.14 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
[09/21 18:56:41     69s] ### import design signature (39): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:56:41     69s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:41     69s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:56:41     69s] Successfully spread [43] pins.
[09/21 18:56:41     69s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:56:41     69s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:58:21     71s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:58:21     71s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:58:21     71s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 5.32 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:58:21     71s] ### import design signature (40): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:58:21     71s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:21     71s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[20] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[21] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[19] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[22] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[18] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[23] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[17] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[24] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[16] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[25] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[15] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[26] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[14] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[27] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[13] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[28] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[12] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[29] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[11] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (IMPPTN-3303):	Pin in[30] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
[09/21 18:58:21     71s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[09/21 18:58:21     71s] To increase the message display limit, refer to the product command reference manual.
[09/21 18:58:21     71s] Successfully spread [42] pins.
[09/21 18:58:21     71s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:58:21     71s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:58:30     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:58:30     72s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:58:30     72s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 6.32 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:58:30     72s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:58:30     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:30     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[20] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[21] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[19] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[22] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[18] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[23] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[17] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[24] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[16] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[25] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[15] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[26] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[14] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[27] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[13] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[28] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[12] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[29] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[11] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (IMPPTN-3303):	Pin in[30] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
[09/21 18:58:30     72s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[09/21 18:58:30     72s] To increase the message display limit, refer to the product command reference manual.
[09/21 18:58:30     72s] Selected [42] pin for spreading. Could not spread (2 out of 42) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 18:58:30     72s] 
[09/21 18:58:30     72s] Following pins are not spread:
[09/21 18:58:30     72s]   in[0]
[09/21 18:58:30     72s]   in[41]
[09/21 18:58:30     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:58:30     72s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:58:36     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:58:36     72s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:58:36     72s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 6. -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:58:36     72s] ### import design signature (42): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:58:36     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:36     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:36     72s] Successfully spread [42] pins.
[09/21 18:58:36     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:58:36     72s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:58:45     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:58:45     72s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:58:45     72s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 5.8 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:58:45     72s] ### import design signature (43): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:58:45     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:45     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[20] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[21] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[22] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[23] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[24] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[25] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[26] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[27] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[28] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[29] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (IMPPTN-3304):	Pin in[30] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 18:58:45     72s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[09/21 18:58:45     72s] To increase the message display limit, refer to the product command reference manual.
[09/21 18:58:45     72s] Successfully spread [42] pins.
[09/21 18:58:45     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:58:45     72s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:59:04     72s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:59:04     72s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:59:04     72s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 5.5 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:59:04     72s] ### import design signature (44): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:59:04     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:59:04     72s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:59:04     72s] Successfully spread [42] pins.
[09/21 18:59:04     72s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
[09/21 18:59:04     72s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 18:59:51     73s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 18:59:51     73s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 18:59:51     73s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 7 -spreadType side -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 18:59:51     73s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 18:59:51     73s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:59:51     73s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 18:59:51     73s] Successfully spread [42] pins.
[09/21 18:59:51     73s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 18:59:51     73s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:00:05     74s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:00:05     74s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:00:05     74s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 19:00:05     74s] ### import design signature (46): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:00:05     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:05     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[0] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[1] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[2] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[3] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[4] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[5] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[6] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[7] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[8] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[9] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[10] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:00:05     74s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[09/21 19:00:05     74s] To increase the message display limit, refer to the product command reference manual.
[09/21 19:00:05     74s] Successfully spread [42] pins.
[09/21 19:00:05     74s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:00:05     74s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:00:10     74s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:00:10     74s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:00:10     74s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 3 -spreadType center -spacing 6.27 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 19:00:10     74s] ### import design signature (47): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:00:10     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:10     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:10     74s] Selected [42] pin for spreading. Could not spread (1 out of 42) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/21 19:00:10     74s] 
[09/21 19:00:10     74s] Following pin is not spread:
[09/21 19:00:10     74s]   in[0]
[09/21 19:00:10     74s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:00:10     74s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:00:19     74s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:00:19     74s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:00:19     74s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 3 -spreadType center -spacing 5 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
[09/21 19:00:19     74s] ### import design signature (48): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:00:19     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:19     74s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:00:19     74s] Successfully spread [42] pins.
[09/21 19:00:19     74s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:00:19     74s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:01:06     75s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:01:06     75s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:01:06     75s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 2 -spreadType center -spacing 0.2 -pin {{in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]}}
[09/21 19:01:06     75s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:01:06     75s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:01:06     75s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:01:06     75s] Successfully spread [44] pins.
[09/21 19:01:06     75s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:01:06     75s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:01:14     75s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:01:14     75s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:01:14     75s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 4 -spreadType center -spacing 5 -pin {{in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]}}
[09/21 19:01:14     75s] ### import design signature (50): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:01:14     75s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:01:14     75s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:01:14     75s] Successfully spread [44] pins.
[09/21 19:01:14     75s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:01:14     75s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:02:02     76s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:02:02     76s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:02:02     76s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 3 -spreadType center -spacing 0.2 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
[09/21 19:02:02     76s] ### import design signature (51): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:02:02     76s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:02     76s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:02     76s] Successfully spread [42] pins.
[09/21 19:02:02     76s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:02:02     76s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:02:31     77s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:02:31     77s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:02:31     77s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 7 -spreadType center -spacing 5 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
[09/21 19:02:31     77s] ### import design signature (52): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:02:31     77s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:31     77s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:31     77s] Successfully spread [42] pins.
[09/21 19:02:31     77s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:02:31     77s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:02:35     77s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/21 19:02:35     77s] <CMD> setPinAssignMode -pinEditInBatch true
[09/21 19:02:35     77s] <CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 1 -spreadType center -spacing 5.13 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
[09/21 19:02:35     77s] ### import design signature (53): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[09/21 19:02:35     77s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:35     77s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[106] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[107] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[105] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[108] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[104] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[109] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[103] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[110] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[102] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[111] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[101] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[112] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[100] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[113] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[99] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[114] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[98] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[115] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[97] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (IMPPTN-3304):	Pin in[116] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[09/21 19:02:35     77s] **WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
[09/21 19:02:35     77s] To increase the message display limit, refer to the product command reference manual.
[09/21 19:02:35     77s] Successfully spread [42] pins.
[09/21 19:02:35     77s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
[09/21 19:02:35     77s] <CMD> setPinAssignMode -pinEditInBatch false
[09/21 19:08:18     83s] <CMD> setPlaceMode -fp false
[09/21 19:08:18     83s] <CMD> place_design
[09/21 19:08:18     83s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:01:23.1/0:54:55.3 (0.0), mem = 3089.5M
[09/21 19:08:18     83s] [check_scan_connected]: number of scan connected with missing definition = 6, number of scan = 19, number of sequential = 581, percentage of missing scan cell = 1.03% (6 / 581)
[09/21 19:08:18     83s] *** Starting placeDesign default flow ***
[09/21 19:08:18     83s] [oiLAM] Zs 11, 12
[09/21 19:08:18     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=3089.5M
[09/21 19:08:18     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=3089.5M
[09/21 19:08:18     83s] Info: 1 threads available for lower-level modules during optimization.
[09/21 19:08:18     83s] *** Start deleteBufferTree ***
[09/21 19:08:19     83s] Info: Detect buffers to remove automatically.
[09/21 19:08:19     83s] Analyzing netlist ...
[09/21 19:08:19     83s] Updating netlist
[09/21 19:08:19     83s] 
[09/21 19:08:19     83s] *summary: 11 instances (buffers/inverters) removed
[09/21 19:08:19     83s] *** Finish deleteBufferTree (0:00:00.4) ***
[09/21 19:08:19     83s] Info: pop threads available for lower-level modules during optimization.
[09/21 19:08:19     83s] **INFO: Enable pre-place timing setting for timing analysis
[09/21 19:08:19     83s] Set Using Default Delay Limit as 101.
[09/21 19:08:19     83s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/21 19:08:19     83s] Set Default Net Delay as 0 ps.
[09/21 19:08:19     83s] Set Default Net Load as 0 pF. 
[09/21 19:08:19     83s] Set Default Input Pin Transition as 1 ps.
[09/21 19:08:19     83s] **INFO: Analyzing IO path groups for slack adjustment
[09/21 19:08:19     83s] Effort level <high> specified for reg2reg_tmp.801907 path_group
[09/21 19:08:19     83s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:08:20     84s] AAE DB initialization (MEM=2736.496094 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/21 19:08:20     84s] #################################################################################
[09/21 19:08:20     84s] # Design Stage: PreRoute
[09/21 19:08:20     84s] # Design Name: mytop
[09/21 19:08:20     84s] # Design Mode: 90nm
[09/21 19:08:20     84s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:08:20     84s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:08:20     84s] # Signoff Settings: SI Off 
[09/21 19:08:20     84s] #################################################################################
[09/21 19:08:20     84s] Calculate delays in BcWc mode...
[09/21 19:08:20     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 3136.4M, InitMEM = 3134.4M)
[09/21 19:08:20     84s] Start delay calculation (fullDC) (1 T). (MEM=2756.11)
[09/21 19:08:20     84s] Start AAE Lib Loading. (MEM=2756.109375)
[09/21 19:08:20     84s] End AAE Lib Loading. (MEM=2767.011719 CPU=0:00:00.0 Real=0:00:00.0)
[09/21 19:08:20     84s] End AAE Lib Interpolated Model. (MEM=2767.011719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:08:21     85s] Total number of fetched objects 18985
[09/21 19:08:21     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:08:21     85s] End delay calculation. (MEM=2780.51 CPU=0:00:01.3 REAL=0:00:01.0)
[09/21 19:08:21     85s] End delay calculation (fullDC). (MEM=2765.71 CPU=0:00:01.5 REAL=0:00:01.0)
[09/21 19:08:21     85s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3573.9M) ***
[09/21 19:08:22     86s] **INFO: Disable pre-place timing setting for timing analysis
[09/21 19:08:22     86s] Set Using Default Delay Limit as 1000.
[09/21 19:08:22     86s] Set Default Net Delay as 1000 ps.
[09/21 19:08:22     86s] Set Default Input Pin Transition as 0.1 ps.
[09/21 19:08:22     86s] Set Default Net Load as 0.5 pF. 
[09/21 19:08:22     86s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/21 19:08:22     86s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3556.4M, EPOCH TIME: 1758496102.094325
[09/21 19:08:22     86s] Deleted 0 physical inst  (cell - / prefix -).
[09/21 19:08:22     86s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3556.4M, EPOCH TIME: 1758496102.094521
[09/21 19:08:22     86s] INFO: #ExclusiveGroups=0
[09/21 19:08:22     86s] INFO: There are no Exclusive Groups.
[09/21 19:08:22     86s] *** Starting "NanoPlace(TM) placement v#9 (mem=3556.4M)" ...
[09/21 19:08:22     86s] Wait...
[09/21 19:08:22     86s] Estimated loop count for BSM: 26272
[09/21 19:08:22     86s] *** Build Buffered Sizing Timing Model
[09/21 19:08:22     86s] (cpu=0:00:00.6 mem=3564.4M) ***
[09/21 19:08:22     86s] *** Build Virtual Sizing Timing Model
[09/21 19:08:22     86s] (cpu=0:00:00.6 mem=3564.4M) ***
[09/21 19:08:22     86s] No user-set net weight.
[09/21 19:08:22     86s] Net fanout histogram:
[09/21 19:08:22     86s] 2		: 15382 (81.0%) nets
[09/21 19:08:22     86s] 3		: 1871 (9.9%) nets
[09/21 19:08:22     86s] 4     -	14	: 1454 (7.7%) nets
[09/21 19:08:22     86s] 15    -	39	: 273 (1.4%) nets
[09/21 19:08:22     86s] 40    -	79	: 0 (0.0%) nets
[09/21 19:08:22     86s] 80    -	159	: 0 (0.0%) nets
[09/21 19:08:22     86s] 160   -	319	: 1 (0.0%) nets
[09/21 19:08:22     86s] 320   -	639	: 2 (0.0%) nets
[09/21 19:08:22     86s] 640   -	1279	: 0 (0.0%) nets
[09/21 19:08:22     86s] 1280  -	2559	: 0 (0.0%) nets
[09/21 19:08:22     86s] 2560  -	5119	: 0 (0.0%) nets
[09/21 19:08:22     86s] 5120+		: 0 (0.0%) nets
[09/21 19:08:22     86s] no activity file in design. spp won't run.
[09/21 19:08:22     86s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[09/21 19:08:22     86s] Scan chains were not defined.
[09/21 19:08:22     86s] Processing tracks to init pin-track alignment.
[09/21 19:08:22     86s] z: 2, totalTracks: 1
[09/21 19:08:22     86s] z: 4, totalTracks: 1
[09/21 19:08:22     86s] z: 6, totalTracks: 1
[09/21 19:08:22     86s] z: 8, totalTracks: 1
[09/21 19:08:22     86s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:08:22     86s] Cell mytop LLGs are deleted
[09/21 19:08:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:22     86s] # Building mytop llgBox search-tree.
[09/21 19:08:22     86s] #std cell=12036 (0 fixed + 12036 movable) #buf cell=0 #inv cell=795 #block=0 (0 floating + 0 preplaced)
[09/21 19:08:22     86s] #ioInst=0 #net=18983 #term=51330 #term/net=2.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=142
[09/21 19:08:22     86s] stdCell: 12036 single + 0 double + 0 multi
[09/21 19:08:22     86s] Total standard cell length = 26.0458 (mm), area = 0.0445 (mm^2)
[09/21 19:08:22     86s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3564.4M, EPOCH TIME: 1758496102.791774
[09/21 19:08:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:22     86s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3564.4M, EPOCH TIME: 1758496102.792537
[09/21 19:08:22     86s] Max number of tech site patterns supported in site array is 256.
[09/21 19:08:22     86s] Core basic site is CoreSite
[09/21 19:08:22     87s] DP-Init: Signature of floorplan is 4be83d6477b6bc80. Signature of routing blockage is 780978ad90a88078.
[09/21 19:08:22     87s] After signature check, allow fast init is false, keep pre-filter is false.
[09/21 19:08:22     87s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/21 19:08:22     87s] Use non-trimmed site array because memory saving is not enough.
[09/21 19:08:22     87s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/21 19:08:22     87s] SiteArray: use 942,080 bytes
[09/21 19:08:22     87s] SiteArray: current memory after site array memory allocation 3565.3M
[09/21 19:08:22     87s] SiteArray: FP blocked sites are writable
[09/21 19:08:22     87s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a54fd80): Create thread pool 0x7f29c5444740.
[09/21 19:08:22     87s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a54fd80): 0 out of 1 thread pools are available.
[09/21 19:08:22     87s] Keep-away cache is enable on metals: 1-11
[09/21 19:08:22     87s] Estimated cell power/ground rail width = 0.160 um
[09/21 19:08:22     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:08:22     87s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3693.3M, EPOCH TIME: 1758496102.809151
[09/21 19:08:22     87s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/21 19:08:22     87s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.809324
[09/21 19:08:22     87s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/21 19:08:22     87s] Atter site array init, number of instance map data is 0.
[09/21 19:08:22     87s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.018, REAL:0.018, MEM:3693.3M, EPOCH TIME: 1758496102.810068
[09/21 19:08:22     87s] 
[09/21 19:08:22     87s] Scanning PG Shapes for Pre-Colorizing...Done.
[09/21 19:08:22     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:08:22     87s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:08:22     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:3693.3M, EPOCH TIME: 1758496102.811366
[09/21 19:08:22     87s] 
[09/21 19:08:22     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:08:22     87s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:08:22     87s] Average module density = 0.699.
[09/21 19:08:22     87s] Density for the design = 0.699.
[09/21 19:08:22     87s]        = stdcell_area 130229 sites (44538 um^2) / alloc_area 186249 sites (63697 um^2).
[09/21 19:08:22     87s] Pin Density = 0.2756.
[09/21 19:08:22     87s]             = total # of pins 51330 / total area 186249.
[09/21 19:08:22     87s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3693.3M, EPOCH TIME: 1758496102.814006
[09/21 19:08:22     87s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:3693.3M, EPOCH TIME: 1758496102.815336
[09/21 19:08:22     87s] OPERPROF: Starting pre-place ADS at level 1, MEM:3693.3M, EPOCH TIME: 1758496102.816065
[09/21 19:08:22     87s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3693.3M, EPOCH TIME: 1758496102.819142
[09/21 19:08:22     87s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3693.3M, EPOCH TIME: 1758496102.819192
[09/21 19:08:22     87s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.819238
[09/21 19:08:22     87s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3693.3M, EPOCH TIME: 1758496102.819272
[09/21 19:08:22     87s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3693.3M, EPOCH TIME: 1758496102.819300
[09/21 19:08:22     87s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.819664
[09/21 19:08:22     87s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3693.3M, EPOCH TIME: 1758496102.819699
[09/21 19:08:22     87s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.819945
[09/21 19:08:22     87s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:3693.3M, EPOCH TIME: 1758496102.819983
[09/21 19:08:22     87s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3693.3M, EPOCH TIME: 1758496102.820052
[09/21 19:08:22     87s] ADSU 0.699 -> 0.721. site 186249.000 -> 180572.200. GS 13.680
[09/21 19:08:22     87s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.011, REAL:0.011, MEM:3693.3M, EPOCH TIME: 1758496102.826728
[09/21 19:08:22     87s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3693.3M, EPOCH TIME: 1758496102.827218
[09/21 19:08:22     87s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3693.3M, EPOCH TIME: 1758496102.827540
[09/21 19:08:22     87s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.827572
[09/21 19:08:22     87s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.827601
[09/21 19:08:22     87s] Initial padding reaches pin density 0.389 for top
[09/21 19:08:22     87s] InitPadU 0.721 -> 0.836 for top
[09/21 19:08:22     87s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3693.3M, EPOCH TIME: 1758496102.840179
[09/21 19:08:22     87s] Enable eGR PG blockage caching
[09/21 19:08:22     87s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3693.3M, EPOCH TIME: 1758496102.840238
[09/21 19:08:22     87s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3693.3M, EPOCH TIME: 1758496102.840274
[09/21 19:08:22     87s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3693.3M, EPOCH TIME: 1758496102.840300
[09/21 19:08:22     87s] no activity file in design. spp won't run.
[09/21 19:08:22     87s] [spp] 0
[09/21 19:08:22     87s] [adp] 0:1:1:3
[09/21 19:08:22     87s] Ignore, current top cell is mytop.
[09/21 19:08:23     88s] Unignore, current top cell is mytop.
[09/21 19:08:23     88s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:1.082, REAL:1.092, MEM:3702.8M, EPOCH TIME: 1758496103.931807
[09/21 19:08:23     88s] Ignore, current top cell is mytop.
[09/21 19:08:23     88s] Clock gating cells determined by native netlist tracing.
[09/21 19:08:23     88s] no activity file in design. spp won't run.
[09/21 19:08:23     88s] no activity file in design. spp won't run.
[09/21 19:08:23     88s] Unignore, current top cell is mytop.
[09/21 19:08:23     88s] Ignore, current top cell is mytop.
[09/21 19:08:23     88s] Effort level <high> specified for reg2reg path_group
[09/21 19:08:24     88s] Unignore, current top cell is mytop.
[09/21 19:08:24     88s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3702.8M, EPOCH TIME: 1758496104.409078
[09/21 19:08:24     88s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3702.8M, EPOCH TIME: 1758496104.410230
[09/21 19:08:24     88s] === lastAutoLevel = 8 
[09/21 19:08:24     88s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3702.8M, EPOCH TIME: 1758496104.417195
[09/21 19:08:25     88s] OPERPROF:     Starting NP-Place at level 3, MEM:3726.8M, EPOCH TIME: 1758496105.442440
[09/21 19:08:25     88s] Iteration  1: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
[09/21 19:08:25     88s]               Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
[09/21 19:08:25     88s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3726.8M
[09/21 19:08:25     88s] Iteration  2: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
[09/21 19:08:25     88s]               Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
[09/21 19:08:25     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3726.8M
[09/21 19:08:25     88s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:25     88s] exp_mt_sequential is set from setPlaceMode option to 1
[09/21 19:08:25     88s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/21 19:08:25     88s] place_exp_mt_interval set to default 32
[09/21 19:08:25     88s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/21 19:08:27     90s] Iteration  3: Total net bbox = 6.008e+04 (3.13e+04 2.88e+04)
[09/21 19:08:27     90s]               Est.  stn bbox = 7.247e+04 (3.72e+04 3.53e+04)
[09/21 19:08:27     90s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 3760.4M
[09/21 19:08:27     90s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:27     90s] Total number of setup views is 1.
[09/21 19:08:27     90s] Total number of active setup views is 1.
[09/21 19:08:27     90s] Active setup views:
[09/21 19:08:27     90s]     worst_case
[09/21 19:08:30     93s] Iteration  4: Total net bbox = 3.119e+05 (1.08e+05 2.04e+05)
[09/21 19:08:30     93s]               Est.  stn bbox = 3.498e+05 (1.21e+05 2.29e+05)
[09/21 19:08:30     93s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 3760.4M
[09/21 19:08:30     93s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:33     97s] Iteration  5: Total net bbox = 3.609e+05 (1.54e+05 2.07e+05)
[09/21 19:08:33     97s]               Est.  stn bbox = 4.163e+05 (1.78e+05 2.38e+05)
[09/21 19:08:33     97s]               cpu = 0:00:03.7 real = 0:00:03.0 mem = 3760.4M
[09/21 19:08:33     97s] OPERPROF:     Finished NP-Place at level 3, CPU:8.479, REAL:8.481, MEM:3760.4M, EPOCH TIME: 1758496113.923570
[09/21 19:08:33     97s] OPERPROF:   Finished NP-MAIN at level 2, CPU:8.514, REAL:9.516, MEM:3760.4M, EPOCH TIME: 1758496113.933543
[09/21 19:08:33     97s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3760.4M, EPOCH TIME: 1758496113.936717
[09/21 19:08:33     97s] Ignore, current top cell is mytop.
[09/21 19:08:33     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:08:33     97s] Unignore, current top cell is mytop.
[09/21 19:08:33     97s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3760.4M, EPOCH TIME: 1758496113.938056
[09/21 19:08:33     97s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3760.4M, EPOCH TIME: 1758496113.938689
[09/21 19:08:33     97s] OPERPROF:     Starting NP-Place at level 3, MEM:3760.4M, EPOCH TIME: 1758496113.968770
[09/21 19:08:33     97s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:36     99s] Iteration  6: Total net bbox = 3.586e+05 (1.51e+05 2.07e+05)
[09/21 19:08:36     99s]               Est.  stn bbox = 4.178e+05 (1.77e+05 2.41e+05)
[09/21 19:08:36     99s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 3776.4M
[09/21 19:08:36     99s] OPERPROF:     Finished NP-Place at level 3, CPU:2.634, REAL:2.647, MEM:3776.4M, EPOCH TIME: 1758496116.615279
[09/21 19:08:36     99s] OPERPROF:   Finished NP-MAIN at level 2, CPU:2.675, REAL:2.687, MEM:3776.4M, EPOCH TIME: 1758496116.625986
[09/21 19:08:36     99s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3776.4M, EPOCH TIME: 1758496116.626550
[09/21 19:08:36     99s] Ignore, current top cell is mytop.
[09/21 19:08:36     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:08:36     99s] Unignore, current top cell is mytop.
[09/21 19:08:36     99s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3776.4M, EPOCH TIME: 1758496116.627254
[09/21 19:08:36     99s] Ignore, current top cell is mytop.
[09/21 19:08:36     99s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3776.4M, EPOCH TIME: 1758496116.627443
[09/21 19:08:36     99s] Starting Early Global Route rough congestion estimation: mem = 3776.4M
[09/21 19:08:36     99s] (I)      Initializing eGR engine (rough)
[09/21 19:08:36     99s] Set min layer with default ( 2 )
[09/21 19:08:36     99s] Set max layer with default ( 127 )
[09/21 19:08:36     99s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:36     99s] Min route layer (adjusted) = 2
[09/21 19:08:36     99s] Max route layer (adjusted) = 11
[09/21 19:08:36     99s] (I)      clean place blk overflow:
[09/21 19:08:36     99s] (I)      H : enabled 0.60 0
[09/21 19:08:36     99s] (I)      V : enabled 0.60 0
[09/21 19:08:36     99s] (I)      Initializing eGR engine (rough)
[09/21 19:08:36     99s] Set min layer with default ( 2 )
[09/21 19:08:36     99s] Set max layer with default ( 127 )
[09/21 19:08:36     99s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:36     99s] Min route layer (adjusted) = 2
[09/21 19:08:36     99s] Max route layer (adjusted) = 11
[09/21 19:08:36     99s] (I)      clean place blk overflow:
[09/21 19:08:36     99s] (I)      H : enabled 0.60 0
[09/21 19:08:36     99s] (I)      V : enabled 0.60 0
[09/21 19:08:36     99s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.65 MB )
[09/21 19:08:36     99s] (I)      Running eGR Rough flow
[09/21 19:08:36     99s] (I)      # wire layers (front) : 12
[09/21 19:08:36     99s] (I)      # wire layers (back)  : 0
[09/21 19:08:36     99s] (I)      min wire layer : 1
[09/21 19:08:36     99s] (I)      max wire layer : 11
[09/21 19:08:36     99s] (I)      # cut layers (front) : 11
[09/21 19:08:36     99s] (I)      # cut layers (back)  : 0
[09/21 19:08:36     99s] (I)      min cut layer : 1
[09/21 19:08:36     99s] (I)      max cut layer : 10
[09/21 19:08:36     99s] (I)      ================================ Layers ================================
[09/21 19:08:36     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:36     99s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:08:36     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:36     99s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:08:36     99s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:36     99s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:36     99s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:36     99s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:36     99s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:36     99s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:36     99s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:36     99s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:36     99s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:08:36     99s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:08:36     99s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:08:36     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:36     99s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:08:36     99s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:08:36     99s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:08:36     99s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:08:36     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:36     99s] (I)      Started Import and model ( Curr Mem: 3.65 MB )
[09/21 19:08:36     99s] (I)      == Non-default Options ==
[09/21 19:08:36     99s] (I)      Print mode                                         : 2
[09/21 19:08:36     99s] (I)      Stop if highly congested                           : false
[09/21 19:08:36     99s] (I)      Local connection modeling                          : true
[09/21 19:08:36     99s] (I)      Maximum routing layer                              : 11
[09/21 19:08:36     99s] (I)      Top routing layer                                  : 11
[09/21 19:08:36     99s] (I)      Assign partition pins                              : false
[09/21 19:08:36     99s] (I)      Support large GCell                                : true
[09/21 19:08:36     99s] (I)      Number of threads                                  : 1
[09/21 19:08:36     99s] (I)      Number of rows per GCell                           : 10
[09/21 19:08:36     99s] (I)      Max num rows per GCell                             : 32
[09/21 19:08:36     99s] (I)      Route tie net to shape                             : auto
[09/21 19:08:36     99s] (I)      Method to set GCell size                           : row
[09/21 19:08:36     99s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:08:36     99s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:08:36     99s] (I)      ============== Pin Summary ==============
[09/21 19:08:36     99s] (I)      +-------+--------+---------+------------+
[09/21 19:08:36     99s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:08:36     99s] (I)      +-------+--------+---------+------------+
[09/21 19:08:36     99s] (I)      |     1 |  51188 |  100.00 |        Pin |
[09/21 19:08:36     99s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:08:36     99s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:08:36     99s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:08:36     99s] (I)      +-------+--------+---------+------------+
[09/21 19:08:36     99s] (I)      Custom ignore net properties:
[09/21 19:08:36     99s] (I)      1 : NotLegal
[09/21 19:08:36     99s] (I)      Default ignore net properties:
[09/21 19:08:36     99s] (I)      1 : Special
[09/21 19:08:36     99s] (I)      2 : Analog
[09/21 19:08:36     99s] (I)      3 : Fixed
[09/21 19:08:36     99s] (I)      4 : Skipped
[09/21 19:08:36     99s] (I)      5 : MixedSignal
[09/21 19:08:36     99s] (I)      Prerouted net properties:
[09/21 19:08:36     99s] (I)      1 : NotLegal
[09/21 19:08:36     99s] (I)      2 : Special
[09/21 19:08:36     99s] (I)      3 : Analog
[09/21 19:08:36     99s] (I)      4 : Fixed
[09/21 19:08:36     99s] (I)      5 : Skipped
[09/21 19:08:36     99s] (I)      6 : MixedSignal
[09/21 19:08:36     99s] (I)      Early global route reroute all routable nets
[09/21 19:08:36     99s] (I)      Use row-based GCell size
[09/21 19:08:36     99s] (I)      Use row-based GCell align
[09/21 19:08:36     99s] (I)      layer 0 area = 80000
[09/21 19:08:36     99s] (I)      layer 1 area = 80000
[09/21 19:08:36     99s] (I)      layer 2 area = 80000
[09/21 19:08:36     99s] (I)      layer 3 area = 80000
[09/21 19:08:36     99s] (I)      layer 4 area = 80000
[09/21 19:08:36     99s] (I)      layer 5 area = 80000
[09/21 19:08:36     99s] (I)      layer 6 area = 80000
[09/21 19:08:36     99s] (I)      layer 7 area = 80000
[09/21 19:08:36     99s] (I)      layer 8 area = 80000
[09/21 19:08:36     99s] (I)      layer 9 area = 400000
[09/21 19:08:36     99s] (I)      layer 10 area = 400000
[09/21 19:08:36     99s] (I)      GCell unit size   : 3420
[09/21 19:08:36     99s] (I)      GCell multiplier  : 10
[09/21 19:08:36     99s] (I)      GCell row height  : 3420
[09/21 19:08:36     99s] (I)      Actual row height : 3420
[09/21 19:08:36     99s] (I)      GCell align ref   : 6000 6080
[09/21 19:08:36     99s] (I)      Track table information for default rule: 
[09/21 19:08:36     99s] (I)      Metal1 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal2 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal3 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal4 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal5 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal6 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal7 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal8 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal9 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal10 has single uniform track structure
[09/21 19:08:36     99s] (I)      Metal11 has single uniform track structure
[09/21 19:08:36     99s] (I)      ================== Default via ===================
[09/21 19:08:36     99s] (I)      +----+------------------+------------------------+
[09/21 19:08:36     99s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:08:36     99s] (I)      +----+------------------+------------------------+
[09/21 19:08:36     99s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:08:36     99s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:08:36     99s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:08:36     99s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:08:36     99s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:08:36     99s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:08:36     99s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:08:36     99s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:08:36     99s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:08:36     99s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:08:36     99s] (I)      +----+------------------+------------------------+
[09/21 19:08:36     99s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:08:36     99s] (I)      Read 5566 PG shapes
[09/21 19:08:36     99s] (I)      Read 0 clock shapes
[09/21 19:08:36     99s] (I)      Read 0 other shapes
[09/21 19:08:36     99s] (I)      #Routing Blockages  : 0
[09/21 19:08:36     99s] (I)      #Bump Blockages     : 0
[09/21 19:08:36     99s] (I)      #Instance Blockages : 0
[09/21 19:08:36     99s] (I)      #PG Blockages       : 5566
[09/21 19:08:36     99s] (I)      #Halo Blockages     : 0
[09/21 19:08:36     99s] (I)      #Boundary Blockages : 0
[09/21 19:08:36     99s] (I)      #Clock Blockages    : 0
[09/21 19:08:36     99s] (I)      #Other Blockages    : 0
[09/21 19:08:36     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:08:36     99s] (I)      #prerouted nets         : 0
[09/21 19:08:36     99s] (I)      #prerouted special nets : 0
[09/21 19:08:36     99s] (I)      #prerouted wires        : 0
[09/21 19:08:36     99s] (I)      Read 18983 nets ( ignored 0 )
[09/21 19:08:36     99s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:08:36     99s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:08:36     99s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:08:36     99s] (I)      handle routing halo
[09/21 19:08:36     99s] (I)      Reading macro buffers
[09/21 19:08:36     99s] (I)      Number of macro buffers: 0
[09/21 19:08:36     99s] (I)      early_global_route_priority property id does not exist.
[09/21 19:08:36     99s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:08:36     99s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:08:36     99s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:08:36     99s] (I)      Number of ignored nets                =      0
[09/21 19:08:36     99s] (I)      Number of connected nets              =      0
[09/21 19:08:36     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:08:36     99s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:08:36     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:08:36     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:08:36     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:08:36     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:08:36     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:08:36     99s] (I)      There are 1 clock nets ( 0 with NDR ).
[09/21 19:08:36     99s] (I)      Ndr track 0 does not exist
[09/21 19:08:36     99s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:08:36     99s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:08:36     99s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:08:36     99s] (I)      Site width          :   400  (dbu)
[09/21 19:08:36     99s] (I)      Row height          :  3420  (dbu)
[09/21 19:08:36     99s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:08:36     99s] (I)      GCell width         : 34200  (dbu)
[09/21 19:08:36     99s] (I)      GCell height        : 34200  (dbu)
[09/21 19:08:36     99s] (I)      Grid                :    16    15    11
[09/21 19:08:36     99s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:08:36     99s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:08:36     99s] (I)      Vertical capacity   :     0 34200     0 34200     0 34200     0 34200     0 34200     0
[09/21 19:08:36     99s] (I)      Horizontal capacity :     0     0 34200     0 34200     0 34200     0 34200     0 34200
[09/21 19:08:36     99s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:08:36     99s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:08:36     99s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:08:36     99s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:08:36     99s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:08:36     99s] (I)      Num tracks per GCell: 142.50 85.50 90.00 85.50 90.00 85.50 90.00 85.50 90.00 34.20 36.00
[09/21 19:08:36     99s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:08:36     99s] (I)      --------------------------------------------------------
[09/21 19:08:36     99s] 
[09/21 19:08:36     99s] (I)      ============ Routing rule table ============
[09/21 19:08:36     99s] (I)      Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:08:36     99s] (I)      ========================================
[09/21 19:08:36     99s] (I)      
[09/21 19:08:36     99s] (I)      ==== NDR : (Default) ====
[09/21 19:08:36     99s] (I)      +--------------+--------+
[09/21 19:08:36     99s] (I)      |           ID |      0 |
[09/21 19:08:36     99s] (I)      |      Default |    yes |
[09/21 19:08:36     99s] (I)      |  Clk Special |     no |
[09/21 19:08:36     99s] (I)      | Hard spacing |     no |
[09/21 19:08:36     99s] (I)      |    NDR track | (none) |
[09/21 19:08:36     99s] (I)      |      NDR via | (none) |
[09/21 19:08:36     99s] (I)      |  Extra space |      0 |
[09/21 19:08:36     99s] (I)      |      Shields |      0 |
[09/21 19:08:36     99s] (I)      |   Demand (H) |      1 |
[09/21 19:08:36     99s] (I)      |   Demand (V) |      1 |
[09/21 19:08:36     99s] (I)      |        #Nets |  18983 |
[09/21 19:08:36     99s] (I)      +--------------+--------+
[09/21 19:08:36     99s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:36     99s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:08:36     99s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:36     99s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:08:36     99s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:36     99s] (I)      =============== Blocked Tracks ===============
[09/21 19:08:36     99s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:36     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:08:36     99s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:36     99s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:08:36     99s] (I)      |     2 |   19455 |      180 |         0.93% |
[09/21 19:08:36     99s] (I)      |     3 |   21680 |      592 |         2.73% |
[09/21 19:08:36     99s] (I)      |     4 |   19455 |      180 |         0.93% |
[09/21 19:08:36     99s] (I)      |     5 |   21680 |      592 |         2.73% |
[09/21 19:08:36     99s] (I)      |     6 |   19455 |      180 |         0.93% |
[09/21 19:08:36     99s] (I)      |     7 |   21680 |      592 |         2.73% |
[09/21 19:08:36     99s] (I)      |     8 |   19455 |      180 |         0.93% |
[09/21 19:08:36     99s] (I)      |     9 |   21680 |     1184 |         5.46% |
[09/21 19:08:36     99s] (I)      |    10 |    7770 |     1650 |        21.24% |
[09/21 19:08:36     99s] (I)      |    11 |    8672 |      128 |         1.48% |
[09/21 19:08:36     99s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:36     99s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.65 MB )
[09/21 19:08:36     99s] (I)      Reset routing kernel
[09/21 19:08:36     99s] (I)      numLocalWires=34793  numGlobalNetBranches=6065  numLocalNetBranches=11356
[09/21 19:08:36     99s] (I)      totalPins=51330  totalGlobalPin=23834 (46.43%)
[09/21 19:08:36     99s] (I)      total 2D Cap : 178871 = (95051 H, 83820 V)
[09/21 19:08:36     99s] (I)      total 2D Demand : 2040 = (0 H, 2040 V)
[09/21 19:08:36     99s] (I)      init route region map
[09/21 19:08:36     99s] (I)      #blocked GCells = 0
[09/21 19:08:36     99s] (I)      #regions = 1
[09/21 19:08:36     99s] (I)      init safety region map
[09/21 19:08:36     99s] (I)      #blocked GCells = 0
[09/21 19:08:36     99s] (I)      #regions = 1
[09/21 19:08:36     99s] (I)      
[09/21 19:08:36     99s] (I)      ============  Phase 1a Route ============
[09/21 19:08:36     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/21 19:08:36     99s] (I)      Usage: 23855 = (10176 H, 13679 V) = (10.71% H, 16.32% V) = (1.740e+05um H, 2.339e+05um V)
[09/21 19:08:36     99s] (I)      
[09/21 19:08:36     99s] (I)      ============  Phase 1b Route ============
[09/21 19:08:36     99s] (I)      Usage: 23855 = (10176 H, 13679 V) = (10.71% H, 16.32% V) = (1.740e+05um H, 2.339e+05um V)
[09/21 19:08:36     99s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/21 19:08:36     99s] 
[09/21 19:08:36     99s] (I)      Updating congestion map
[09/21 19:08:36     99s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:08:36     99s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.66 MB )
[09/21 19:08:36     99s] Finished Early Global Route rough congestion estimation: mem = 3776.4M
[09/21 19:08:36     99s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.085, REAL:0.085, MEM:3776.4M, EPOCH TIME: 1758496116.712725
[09/21 19:08:36     99s] earlyGlobalRoute rough estimation gcell size 10 row height
[09/21 19:08:36     99s] Unignore, current top cell is mytop.
[09/21 19:08:36     99s] OPERPROF:   Starting CDPad at level 2, MEM:3776.4M, EPOCH TIME: 1758496116.713014
[09/21 19:08:36     99s] CDPadU 0.836 -> 0.836. R=0.721, N=12036, GS=17.100
[09/21 19:08:36     99s] OPERPROF:   Finished CDPad at level 2, CPU:0.023, REAL:0.023, MEM:3776.4M, EPOCH TIME: 1758496116.735724
[09/21 19:08:36     99s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3776.4M, EPOCH TIME: 1758496116.736460
[09/21 19:08:36     99s] OPERPROF:     Starting NP-Place at level 3, MEM:3776.4M, EPOCH TIME: 1758496116.768600
[09/21 19:08:36     99s] OPERPROF:     Finished NP-Place at level 3, CPU:0.014, REAL:0.014, MEM:3794.1M, EPOCH TIME: 1758496116.783038
[09/21 19:08:36     99s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.061, REAL:0.061, MEM:3794.1M, EPOCH TIME: 1758496116.797769
[09/21 19:08:36     99s] Global placement CDP skipped at cutLevel 7.
[09/21 19:08:36     99s] Iteration  7: Total net bbox = 3.622e+05 (1.54e+05 2.08e+05)
[09/21 19:08:36     99s]               Est.  stn bbox = 4.213e+05 (1.80e+05 2.41e+05)
[09/21 19:08:36     99s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3794.1M
[09/21 19:08:36     99s] Ignore, current top cell is mytop.
[09/21 19:08:38    101s] 
[09/21 19:08:38    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/21 19:08:38    101s] TLC MultiMap info (StdDelay):
[09/21 19:08:38    101s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/21 19:08:38    101s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/21 19:08:38    101s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/21 19:08:38    101s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/21 19:08:38    101s]  Setting StdDelay to: 36.8ps
[09/21 19:08:38    101s] 
[09/21 19:08:38    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/21 19:08:38    101s] nrCritNet: 5.00% ( 949 / 18983 ) cutoffSlk: 1754.9ps stdDelay: 36.8ps
[09/21 19:08:39    102s] nrCritNet: 2.00% ( 379 / 18983 ) cutoffSlk: 750.0ps stdDelay: 36.8ps
[09/21 19:08:39    102s] Unignore, current top cell is mytop.
[09/21 19:08:39    102s] Iteration  8: Total net bbox = 3.644e+05 (1.56e+05 2.09e+05)
[09/21 19:08:39    102s]               Est.  stn bbox = 4.233e+05 (1.81e+05 2.42e+05)
[09/21 19:08:39    102s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 3794.1M
[09/21 19:08:39    102s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3794.1M, EPOCH TIME: 1758496119.741542
[09/21 19:08:39    102s] Ignore, current top cell is mytop.
[09/21 19:08:39    102s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:08:39    102s] Unignore, current top cell is mytop.
[09/21 19:08:39    102s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1758496119.742277
[09/21 19:08:39    102s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3794.1M, EPOCH TIME: 1758496119.742914
[09/21 19:08:39    102s] OPERPROF:     Starting NP-Place at level 3, MEM:3794.1M, EPOCH TIME: 1758496119.781702
[09/21 19:08:39    102s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:41    104s] OPERPROF:     Finished NP-Place at level 3, CPU:2.038, REAL:2.048, MEM:3794.1M, EPOCH TIME: 1758496121.829786
[09/21 19:08:41    104s] OPERPROF:   Finished NP-MAIN at level 2, CPU:2.088, REAL:2.098, MEM:3794.1M, EPOCH TIME: 1758496121.840884
[09/21 19:08:41    104s] Legalizing MH Cells... 0 / 0 (level 5) on mytop
[09/21 19:08:41    104s] MH legal: No MH instances from GP
[09/21 19:08:41    104s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:08:41    104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3794.1M, DRC: 0)
[09/21 19:08:41    104s] Adjust Halo Group For DCLS Group
[09/21 19:08:41    104s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3794.1M, EPOCH TIME: 1758496121.841698
[09/21 19:08:41    104s] Ignore, current top cell is mytop.
[09/21 19:08:41    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:08:41    104s] Unignore, current top cell is mytop.
[09/21 19:08:41    104s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1758496121.842394
[09/21 19:08:41    104s] Ignore, current top cell is mytop.
[09/21 19:08:41    104s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3794.1M, EPOCH TIME: 1758496121.842583
[09/21 19:08:41    104s] Starting Early Global Route rough congestion estimation: mem = 3794.1M
[09/21 19:08:41    104s] (I)      Initializing eGR engine (rough)
[09/21 19:08:41    104s] Set min layer with default ( 2 )
[09/21 19:08:41    104s] Set max layer with default ( 127 )
[09/21 19:08:41    104s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:41    104s] Min route layer (adjusted) = 2
[09/21 19:08:41    104s] Max route layer (adjusted) = 11
[09/21 19:08:41    104s] (I)      clean place blk overflow:
[09/21 19:08:41    104s] (I)      H : enabled 0.60 0
[09/21 19:08:41    104s] (I)      V : enabled 0.60 0
[09/21 19:08:41    104s] (I)      Initializing eGR engine (rough)
[09/21 19:08:41    104s] Set min layer with default ( 2 )
[09/21 19:08:41    104s] Set max layer with default ( 127 )
[09/21 19:08:41    104s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:41    104s] Min route layer (adjusted) = 2
[09/21 19:08:41    104s] Max route layer (adjusted) = 11
[09/21 19:08:41    104s] (I)      clean place blk overflow:
[09/21 19:08:41    104s] (I)      H : enabled 0.60 0
[09/21 19:08:41    104s] (I)      V : enabled 0.60 0
[09/21 19:08:41    104s] (I)      Started Early Global Route kernel ( Curr Mem: 3.65 MB )
[09/21 19:08:41    104s] (I)      Running eGR Rough flow
[09/21 19:08:41    104s] (I)      # wire layers (front) : 12
[09/21 19:08:41    104s] (I)      # wire layers (back)  : 0
[09/21 19:08:41    104s] (I)      min wire layer : 1
[09/21 19:08:41    104s] (I)      max wire layer : 11
[09/21 19:08:41    104s] (I)      # cut layers (front) : 11
[09/21 19:08:41    104s] (I)      # cut layers (back)  : 0
[09/21 19:08:41    104s] (I)      min cut layer : 1
[09/21 19:08:41    104s] (I)      max cut layer : 10
[09/21 19:08:41    104s] (I)      ================================ Layers ================================
[09/21 19:08:41    104s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:41    104s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:08:41    104s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:41    104s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:08:41    104s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:41    104s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:41    104s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:41    104s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:41    104s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:41    104s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:41    104s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:41    104s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:41    104s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:08:41    104s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:08:41    104s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:08:41    104s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:41    104s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:08:41    104s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:08:41    104s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:08:41    104s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:08:41    104s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:41    104s] (I)      Started Import and model ( Curr Mem: 3.65 MB )
[09/21 19:08:41    105s] (I)      == Non-default Options ==
[09/21 19:08:41    105s] (I)      Print mode                                         : 2
[09/21 19:08:41    105s] (I)      Stop if highly congested                           : false
[09/21 19:08:41    105s] (I)      Local connection modeling                          : true
[09/21 19:08:41    105s] (I)      Maximum routing layer                              : 11
[09/21 19:08:41    105s] (I)      Top routing layer                                  : 11
[09/21 19:08:41    105s] (I)      Assign partition pins                              : false
[09/21 19:08:41    105s] (I)      Support large GCell                                : true
[09/21 19:08:41    105s] (I)      Number of threads                                  : 1
[09/21 19:08:41    105s] (I)      Number of rows per GCell                           : 5
[09/21 19:08:41    105s] (I)      Max num rows per GCell                             : 32
[09/21 19:08:41    105s] (I)      Route tie net to shape                             : auto
[09/21 19:08:41    105s] (I)      Method to set GCell size                           : row
[09/21 19:08:41    105s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:08:41    105s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:08:41    105s] (I)      ============== Pin Summary ==============
[09/21 19:08:41    105s] (I)      +-------+--------+---------+------------+
[09/21 19:08:41    105s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:08:41    105s] (I)      +-------+--------+---------+------------+
[09/21 19:08:41    105s] (I)      |     1 |  51188 |  100.00 |        Pin |
[09/21 19:08:41    105s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:08:41    105s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:08:41    105s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:08:41    105s] (I)      +-------+--------+---------+------------+
[09/21 19:08:41    105s] (I)      Custom ignore net properties:
[09/21 19:08:41    105s] (I)      1 : NotLegal
[09/21 19:08:41    105s] (I)      Default ignore net properties:
[09/21 19:08:41    105s] (I)      1 : Special
[09/21 19:08:41    105s] (I)      2 : Analog
[09/21 19:08:41    105s] (I)      3 : Fixed
[09/21 19:08:41    105s] (I)      4 : Skipped
[09/21 19:08:41    105s] (I)      5 : MixedSignal
[09/21 19:08:41    105s] (I)      Prerouted net properties:
[09/21 19:08:41    105s] (I)      1 : NotLegal
[09/21 19:08:41    105s] (I)      2 : Special
[09/21 19:08:41    105s] (I)      3 : Analog
[09/21 19:08:41    105s] (I)      4 : Fixed
[09/21 19:08:41    105s] (I)      5 : Skipped
[09/21 19:08:41    105s] (I)      6 : MixedSignal
[09/21 19:08:41    105s] (I)      Early global route reroute all routable nets
[09/21 19:08:41    105s] (I)      Use row-based GCell size
[09/21 19:08:41    105s] (I)      Use row-based GCell align
[09/21 19:08:41    105s] (I)      layer 0 area = 80000
[09/21 19:08:41    105s] (I)      layer 1 area = 80000
[09/21 19:08:41    105s] (I)      layer 2 area = 80000
[09/21 19:08:41    105s] (I)      layer 3 area = 80000
[09/21 19:08:41    105s] (I)      layer 4 area = 80000
[09/21 19:08:41    105s] (I)      layer 5 area = 80000
[09/21 19:08:41    105s] (I)      layer 6 area = 80000
[09/21 19:08:41    105s] (I)      layer 7 area = 80000
[09/21 19:08:41    105s] (I)      layer 8 area = 80000
[09/21 19:08:41    105s] (I)      layer 9 area = 400000
[09/21 19:08:41    105s] (I)      layer 10 area = 400000
[09/21 19:08:41    105s] (I)      GCell unit size   : 3420
[09/21 19:08:41    105s] (I)      GCell multiplier  : 5
[09/21 19:08:41    105s] (I)      GCell row height  : 3420
[09/21 19:08:41    105s] (I)      Actual row height : 3420
[09/21 19:08:41    105s] (I)      GCell align ref   : 6000 6080
[09/21 19:08:41    105s] (I)      Track table information for default rule: 
[09/21 19:08:41    105s] (I)      Metal1 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal2 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal3 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal4 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal5 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal6 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal7 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal8 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal9 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal10 has single uniform track structure
[09/21 19:08:41    105s] (I)      Metal11 has single uniform track structure
[09/21 19:08:41    105s] (I)      ================== Default via ===================
[09/21 19:08:41    105s] (I)      +----+------------------+------------------------+
[09/21 19:08:41    105s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:08:41    105s] (I)      +----+------------------+------------------------+
[09/21 19:08:41    105s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:08:41    105s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:08:41    105s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:08:41    105s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:08:41    105s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:08:41    105s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:08:41    105s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:08:41    105s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:08:41    105s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:08:41    105s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:08:41    105s] (I)      +----+------------------+------------------------+
[09/21 19:08:41    105s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:08:41    105s] (I)      Read 5566 PG shapes from cache
[09/21 19:08:41    105s] (I)      Read 0 clock shapes
[09/21 19:08:41    105s] (I)      Read 0 other shapes
[09/21 19:08:41    105s] (I)      #Routing Blockages  : 0
[09/21 19:08:41    105s] (I)      #Bump Blockages     : 0
[09/21 19:08:41    105s] (I)      #Instance Blockages : 0
[09/21 19:08:41    105s] (I)      #PG Blockages       : 5566
[09/21 19:08:41    105s] (I)      #Halo Blockages     : 0
[09/21 19:08:41    105s] (I)      #Boundary Blockages : 0
[09/21 19:08:41    105s] (I)      #Clock Blockages    : 0
[09/21 19:08:41    105s] (I)      #Other Blockages    : 0
[09/21 19:08:41    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:08:41    105s] (I)      #prerouted nets         : 0
[09/21 19:08:41    105s] (I)      #prerouted special nets : 0
[09/21 19:08:41    105s] (I)      #prerouted wires        : 0
[09/21 19:08:41    105s] (I)      Read 18983 nets ( ignored 0 )
[09/21 19:08:41    105s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:08:41    105s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:08:41    105s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:08:41    105s] (I)      handle routing halo
[09/21 19:08:41    105s] (I)      Reading macro buffers
[09/21 19:08:41    105s] (I)      Number of macro buffers: 0
[09/21 19:08:41    105s] (I)      early_global_route_priority property id does not exist.
[09/21 19:08:41    105s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:08:41    105s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:08:41    105s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:08:41    105s] (I)      Number of ignored nets                =      0
[09/21 19:08:41    105s] (I)      Number of connected nets              =      0
[09/21 19:08:41    105s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:08:41    105s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:08:41    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:08:41    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:08:41    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:08:41    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:08:41    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:08:41    105s] (I)      There are 1 clock nets ( 0 with NDR ).
[09/21 19:08:41    105s] (I)      Ndr track 0 does not exist
[09/21 19:08:41    105s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:08:41    105s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:08:41    105s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:08:41    105s] (I)      Site width          :   400  (dbu)
[09/21 19:08:41    105s] (I)      Row height          :  3420  (dbu)
[09/21 19:08:41    105s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:08:41    105s] (I)      GCell width         : 17100  (dbu)
[09/21 19:08:41    105s] (I)      GCell height        : 17100  (dbu)
[09/21 19:08:41    105s] (I)      Grid                :    31    30    11
[09/21 19:08:41    105s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:08:41    105s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:08:41    105s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[09/21 19:08:41    105s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[09/21 19:08:41    105s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:08:41    105s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:08:41    105s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:08:41    105s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:08:41    105s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:08:41    105s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[09/21 19:08:41    105s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:08:41    105s] (I)      --------------------------------------------------------
[09/21 19:08:41    105s] 
[09/21 19:08:41    105s] (I)      ============ Routing rule table ============
[09/21 19:08:41    105s] (I)      Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:08:41    105s] (I)      ========================================
[09/21 19:08:41    105s] (I)      
[09/21 19:08:41    105s] (I)      ==== NDR : (Default) ====
[09/21 19:08:41    105s] (I)      +--------------+--------+
[09/21 19:08:41    105s] (I)      |           ID |      0 |
[09/21 19:08:41    105s] (I)      |      Default |    yes |
[09/21 19:08:41    105s] (I)      |  Clk Special |     no |
[09/21 19:08:41    105s] (I)      | Hard spacing |     no |
[09/21 19:08:41    105s] (I)      |    NDR track | (none) |
[09/21 19:08:41    105s] (I)      |      NDR via | (none) |
[09/21 19:08:41    105s] (I)      |  Extra space |      0 |
[09/21 19:08:41    105s] (I)      |      Shields |      0 |
[09/21 19:08:41    105s] (I)      |   Demand (H) |      1 |
[09/21 19:08:41    105s] (I)      |   Demand (V) |      1 |
[09/21 19:08:41    105s] (I)      |        #Nets |  18983 |
[09/21 19:08:41    105s] (I)      +--------------+--------+
[09/21 19:08:41    105s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:41    105s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:08:41    105s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:41    105s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:08:41    105s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:41    105s] (I)      =============== Blocked Tracks ===============
[09/21 19:08:41    105s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:41    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:08:41    105s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:41    105s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:08:41    105s] (I)      |     2 |   38910 |      360 |         0.93% |
[09/21 19:08:41    105s] (I)      |     3 |   42005 |      592 |         1.41% |
[09/21 19:08:41    105s] (I)      |     4 |   38910 |      360 |         0.93% |
[09/21 19:08:41    105s] (I)      |     5 |   42005 |      592 |         1.41% |
[09/21 19:08:41    105s] (I)      |     6 |   38910 |      360 |         0.93% |
[09/21 19:08:41    105s] (I)      |     7 |   42005 |      592 |         1.41% |
[09/21 19:08:41    105s] (I)      |     8 |   38910 |      360 |         0.93% |
[09/21 19:08:41    105s] (I)      |     9 |   42005 |     1184 |         2.82% |
[09/21 19:08:41    105s] (I)      |    10 |   15540 |     3300 |        21.24% |
[09/21 19:08:41    105s] (I)      |    11 |   16802 |      248 |         1.48% |
[09/21 19:08:41    105s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:41    105s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.66 MB )
[09/21 19:08:41    105s] (I)      Reset routing kernel
[09/21 19:08:41    105s] (I)      numLocalWires=25062  numGlobalNetBranches=4991  numLocalNetBranches=7573
[09/21 19:08:41    105s] (I)      totalPins=51330  totalGlobalPin=32018 (62.38%)
[09/21 19:08:41    105s] (I)      total 2D Cap : 351863 = (184222 H, 167641 V)
[09/21 19:08:41    105s] (I)      total 2D Demand : 3129 = (0 H, 3129 V)
[09/21 19:08:41    105s] (I)      init route region map
[09/21 19:08:41    105s] (I)      #blocked GCells = 0
[09/21 19:08:41    105s] (I)      #regions = 1
[09/21 19:08:41    105s] (I)      init safety region map
[09/21 19:08:41    105s] (I)      #blocked GCells = 0
[09/21 19:08:41    105s] (I)      #regions = 1
[09/21 19:08:41    105s] (I)      
[09/21 19:08:41    105s] (I)      ============  Phase 1a Route ============
[09/21 19:08:41    105s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/21 19:08:41    105s] (I)      Usage: 47696 = (20817 H, 26879 V) = (11.30% H, 16.03% V) = (1.780e+05um H, 2.298e+05um V)
[09/21 19:08:41    105s] (I)      
[09/21 19:08:41    105s] (I)      ============  Phase 1b Route ============
[09/21 19:08:41    105s] (I)      Usage: 47696 = (20817 H, 26879 V) = (11.30% H, 16.03% V) = (1.780e+05um H, 2.298e+05um V)
[09/21 19:08:41    105s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/21 19:08:41    105s] 
[09/21 19:08:41    105s] (I)      Updating congestion map
[09/21 19:08:41    105s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:08:41    105s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.66 MB )
[09/21 19:08:41    105s] Finished Early Global Route rough congestion estimation: mem = 3794.1M
[09/21 19:08:41    105s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.086, REAL:0.086, MEM:3794.1M, EPOCH TIME: 1758496121.928914
[09/21 19:08:41    105s] earlyGlobalRoute rough estimation gcell size 5 row height
[09/21 19:08:41    105s] Unignore, current top cell is mytop.
[09/21 19:08:41    105s] OPERPROF:   Starting CDPad at level 2, MEM:3794.1M, EPOCH TIME: 1758496121.929199
[09/21 19:08:41    105s] CDPadU 0.836 -> 0.837. R=0.721, N=12036, GS=8.550
[09/21 19:08:41    105s] OPERPROF:   Finished CDPad at level 2, CPU:0.026, REAL:0.026, MEM:3794.1M, EPOCH TIME: 1758496121.955123
[09/21 19:08:41    105s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3794.1M, EPOCH TIME: 1758496121.955883
[09/21 19:08:41    105s] OPERPROF:     Starting NP-Place at level 3, MEM:3794.1M, EPOCH TIME: 1758496121.989134
[09/21 19:08:42    105s] OPERPROF:     Finished NP-Place at level 3, CPU:0.015, REAL:0.015, MEM:3794.1M, EPOCH TIME: 1758496122.003857
[09/21 19:08:42    105s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.062, REAL:0.062, MEM:3794.1M, EPOCH TIME: 1758496122.018113
[09/21 19:08:42    105s] Global placement CDP skipped at cutLevel 9.
[09/21 19:08:42    105s] Iteration  9: Total net bbox = 3.625e+05 (1.54e+05 2.08e+05)
[09/21 19:08:42    105s]               Est.  stn bbox = 4.208e+05 (1.80e+05 2.41e+05)
[09/21 19:08:42    105s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 3794.1M
[09/21 19:08:42    105s] Ignore, current top cell is mytop.
[09/21 19:08:43    106s] nrCritNet: 5.00% ( 949 / 18983 ) cutoffSlk: 1752.3ps stdDelay: 36.8ps
[09/21 19:08:44    108s] nrCritNet: 1.99% ( 377 / 18983 ) cutoffSlk: 922.3ps stdDelay: 36.8ps
[09/21 19:08:44    108s] Unignore, current top cell is mytop.
[09/21 19:08:44    108s] Iteration 10: Total net bbox = 3.631e+05 (1.55e+05 2.08e+05)
[09/21 19:08:44    108s]               Est.  stn bbox = 4.215e+05 (1.80e+05 2.41e+05)
[09/21 19:08:44    108s]               cpu = 0:00:02.9 real = 0:00:02.0 mem = 3794.1M
[09/21 19:08:44    108s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3794.1M, EPOCH TIME: 1758496124.916565
[09/21 19:08:44    108s] Ignore, current top cell is mytop.
[09/21 19:08:44    108s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:08:44    108s] Unignore, current top cell is mytop.
[09/21 19:08:44    108s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1758496124.917296
[09/21 19:08:44    108s] Legalizing MH Cells... 0 / 0 (level 8) on mytop
[09/21 19:08:44    108s] MH legal: No MH instances from GP
[09/21 19:08:44    108s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:08:44    108s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3794.1M, DRC: 0)
[09/21 19:08:44    108s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3794.1M, EPOCH TIME: 1758496124.917896
[09/21 19:08:44    108s] OPERPROF:     Starting NP-Place at level 3, MEM:3794.1M, EPOCH TIME: 1758496124.956954
[09/21 19:08:44    108s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:48    111s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:51    115s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:08:51    115s] GP RA stats: MHOnly 0 nrInst 12036 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/21 19:08:52    115s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3810.1M, EPOCH TIME: 1758496132.569630
[09/21 19:08:52    115s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:3810.1M, EPOCH TIME: 1758496132.569740
[09/21 19:08:52    115s] OPERPROF:     Finished NP-Place at level 3, CPU:7.575, REAL:7.613, MEM:3810.1M, EPOCH TIME: 1758496132.570393
[09/21 19:08:52    115s] OPERPROF:   Finished NP-MAIN at level 2, CPU:7.626, REAL:7.664, MEM:3794.1M, EPOCH TIME: 1758496132.581969
[09/21 19:08:52    115s] Iteration 11: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:08:52    115s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:08:52    115s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 3794.1M
[09/21 19:08:52    115s] Iteration 12: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:08:52    115s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:08:52    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3794.1M
[09/21 19:08:52    115s] [adp] clock
[09/21 19:08:52    115s] [adp] weight, nr nets, wire length
[09/21 19:08:52    115s] [adp]      0        1  503.242000
[09/21 19:08:52    115s] [adp] data
[09/21 19:08:52    115s] [adp] weight, nr nets, wire length
[09/21 19:08:52    115s] [adp]      0    18982  370791.698000
[09/21 19:08:52    115s] [adp] 0.000000|0.000000|0.000000
[09/21 19:08:52    115s] Iteration 13: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:08:52    115s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:08:52    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3794.1M
[09/21 19:08:52    115s] *** cost = 3.713e+05 (1.60e+05 2.11e+05) (cpu for global=0:00:27.1) real=0:00:28.0***
[09/21 19:08:52    115s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[09/21 19:08:52    115s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:28.679, REAL:29.806, MEM:3794.1M, EPOCH TIME: 1758496132.646746
[09/21 19:08:52    115s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3794.1M, EPOCH TIME: 1758496132.646805
[09/21 19:08:52    115s] Deleting eGR PG blockage cache
[09/21 19:08:52    115s] Disable eGR PG blockage caching
[09/21 19:08:52    115s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3794.1M, EPOCH TIME: 1758496132.646850
[09/21 19:08:52    115s] Ignore, current top cell is mytop.
[09/21 19:08:52    115s] Saved padding area to DB
[09/21 19:08:52    115s] Cell mytop LLGs are deleted
[09/21 19:08:52    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] # Resetting pin-track-align track data.
[09/21 19:08:52    115s] Solver runtime cpu: 0:00:20.4 real: 0:00:20.5
[09/21 19:08:52    115s] Core Placement runtime cpu: 0:00:21.0 real: 0:00:23.0
[09/21 19:08:52    115s] Begin: Reorder Scan Chains
[09/21 19:08:52    115s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/21 19:08:52    115s] Type 'man IMPSP-9025' for more detail.
[09/21 19:08:52    115s] End: Reorder Scan Chains
[09/21 19:08:52    115s] No floating exclusive groups are found. CDER will not be conducted
[09/21 19:08:52    115s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3794.1M, EPOCH TIME: 1758496132.653490
[09/21 19:08:52    115s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3794.1M, EPOCH TIME: 1758496132.653562
[09/21 19:08:52    115s] Processing tracks to init pin-track alignment.
[09/21 19:08:52    115s] z: 2, totalTracks: 1
[09/21 19:08:52    115s] z: 4, totalTracks: 1
[09/21 19:08:52    115s] z: 6, totalTracks: 1
[09/21 19:08:52    115s] z: 8, totalTracks: 1
[09/21 19:08:52    115s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:08:52    115s] Cell mytop LLGs are deleted
[09/21 19:08:52    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] # Building mytop llgBox search-tree.
[09/21 19:08:52    115s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3794.1M, EPOCH TIME: 1758496132.658443
[09/21 19:08:52    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:52    115s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3794.1M, EPOCH TIME: 1758496132.659379
[09/21 19:08:52    115s] Max number of tech site patterns supported in site array is 256.
[09/21 19:08:52    115s] Core basic site is CoreSite
[09/21 19:08:52    115s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:08:52    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:08:52    115s] Fast DP-INIT is on for default
[09/21 19:08:52    115s] Keep-away cache is enable on metals: 1-11
[09/21 19:08:52    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:08:52    115s] Atter site array init, number of instance map data is 0.
[09/21 19:08:52    115s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.014, REAL:0.014, MEM:3794.1M, EPOCH TIME: 1758496132.672955
[09/21 19:08:52    115s] 
[09/21 19:08:52    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:08:52    115s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:08:52    115s] OPERPROF:       Starting CMU at level 4, MEM:3794.1M, EPOCH TIME: 1758496132.673796
[09/21 19:08:52    115s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1758496132.674356
[09/21 19:08:52    115s] 
[09/21 19:08:52    115s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:08:52    115s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.017, REAL:0.017, MEM:3794.1M, EPOCH TIME: 1758496132.675097
[09/21 19:08:52    115s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3794.1M, EPOCH TIME: 1758496132.675136
[09/21 19:08:52    115s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3794.1M, EPOCH TIME: 1758496132.675193
[09/21 19:08:52    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3794.1MB).
[09/21 19:08:52    115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:3794.1M, EPOCH TIME: 1758496132.677571
[09/21 19:08:52    115s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.024, REAL:0.024, MEM:3794.1M, EPOCH TIME: 1758496132.677608
[09/21 19:08:52    115s] TDRefine: refinePlace mode is spiral
[09/21 19:08:52    115s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/21 19:08:52    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.1
[09/21 19:08:52    115s] OPERPROF: Starting Refine-Place at level 1, MEM:3794.1M, EPOCH TIME: 1758496132.678192
[09/21 19:08:52    115s] *** Starting refinePlace (0:01:56 mem=3794.1M) ***
[09/21 19:08:52    115s] Total net bbox length = 3.713e+05 (1.599e+05 2.114e+05) (ext = 1.135e+04)
[09/21 19:08:52    115s] 
[09/21 19:08:52    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:08:52    115s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:08:52    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:08:52    115s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3794.1M, EPOCH TIME: 1758496132.687768
[09/21 19:08:52    115s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3794.1M, EPOCH TIME: 1758496132.688089
[09/21 19:08:52    115s] Set min layer with default ( 2 )
[09/21 19:08:52    115s] Set max layer with default ( 127 )
[09/21 19:08:52    115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:52    115s] Min route layer (adjusted) = 2
[09/21 19:08:52    115s] Max route layer (adjusted) = 11
[09/21 19:08:52    115s] Set min layer with default ( 2 )
[09/21 19:08:52    115s] Set max layer with default ( 127 )
[09/21 19:08:52    115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:52    115s] Min route layer (adjusted) = 2
[09/21 19:08:52    115s] Max route layer (adjusted) = 11
[09/21 19:08:52    115s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3794.1M, EPOCH TIME: 1758496132.691076
[09/21 19:08:52    115s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3794.1M, EPOCH TIME: 1758496132.691368
[09/21 19:08:52    115s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3794.1M, EPOCH TIME: 1758496132.691403
[09/21 19:08:52    115s] Starting refinePlace ...
[09/21 19:08:52    115s] Set min layer with default ( 2 )
[09/21 19:08:52    115s] Set max layer with default ( 127 )
[09/21 19:08:52    115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:52    115s] Min route layer (adjusted) = 2
[09/21 19:08:52    115s] Max route layer (adjusted) = 11
[09/21 19:08:52    115s] Set min layer with default ( 2 )
[09/21 19:08:52    115s] Set max layer with default ( 127 )
[09/21 19:08:52    115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:52    115s] Min route layer (adjusted) = 2
[09/21 19:08:52    115s] Max route layer (adjusted) = 11
[09/21 19:08:52    115s] DDP initSite1 nrRow 147 nrJob 147
[09/21 19:08:52    115s] DDP markSite nrRow 147 nrJob 147
[09/21 19:08:52    115s] ** Cut row section cpu time 0:00:00.0.
[09/21 19:08:52    115s]  ** Cut row section real time 0:00:00.0.
[09/21 19:08:52    115s]    Spread Effort: high, standalone mode, useDDP on.
[09/21 19:08:52    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3794.1MB) @(0:01:56 - 0:01:56).
[09/21 19:08:52    115s] Move report: preRPlace moves 12036 insts, mean move: 0.17 um, max move: 1.65 um 
[09/21 19:08:52    115s] 	Max move on inst (g7495): (19.18, 236.68) --> (20.20, 237.31)
[09/21 19:08:52    115s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X1
[09/21 19:08:52    115s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3794.1M, EPOCH TIME: 1758496132.791423
[09/21 19:08:52    115s] Tweakage: fix icg 1, fix clk 0.
[09/21 19:08:52    115s] Tweakage: density cost 0, scale 0.4.
[09/21 19:08:52    115s] Tweakage: activity cost 0, scale 1.0.
[09/21 19:08:52    115s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3794.1M, EPOCH TIME: 1758496132.800771
[09/21 19:08:52    115s] Cut to 1 partitions.
[09/21 19:08:52    115s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3794.1M, EPOCH TIME: 1758496132.804875
[09/21 19:08:52    116s] Tweakage swap 1462 pairs.
[09/21 19:08:53    116s] Tweakage perm 486 insts, flip 0 insts.
[09/21 19:08:53    116s] Tweakage perm 35 insts, flip 0 insts.
[09/21 19:08:53    116s] Tweakage swap 430 pairs.
[09/21 19:08:53    116s] Tweakage perm 120 insts, flip 0 insts.
[09/21 19:08:53    116s] Tweakage perm 18 insts, flip 0 insts.
[09/21 19:08:53    116s] Tweakage swap 677 pairs.
[09/21 19:08:53    116s] Tweakage swap 228 pairs.
[09/21 19:08:53    116s] Tweakage perm 279 insts, flip 0 insts.
[09/21 19:08:53    117s] Tweakage perm 18 insts, flip 0 insts.
[09/21 19:08:53    117s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.154, REAL:1.158, MEM:3794.1M, EPOCH TIME: 1758496133.963231
[09/21 19:08:53    117s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.159, REAL:1.164, MEM:3794.1M, EPOCH TIME: 1758496133.964736
[09/21 19:08:53    117s] Cleanup congestion map
[09/21 19:08:53    117s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.174, REAL:1.179, MEM:3794.1M, EPOCH TIME: 1758496133.969929
[09/21 19:08:53    117s] Move report: Congestion aware Tweak moves 3628 insts, mean move: 3.84 um, max move: 32.16 um 
[09/21 19:08:53    117s] 	Max move on inst (instanceL1/g16309): (221.80, 15.01) --> (217.00, 42.37)
[09/21 19:08:53    117s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:01.0, mem=3794.1mb) @(0:01:56 - 0:01:57).
[09/21 19:08:53    117s] Cleanup congestion map
[09/21 19:08:53    117s] 
[09/21 19:08:53    117s]  === Spiral for Logical I: (movable: 12036) ===
[09/21 19:08:53    117s] 
[09/21 19:08:53    117s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/21 19:08:54    117s] 
[09/21 19:08:54    117s]  Info: 0 filler has been deleted!
[09/21 19:08:54    117s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/21 19:08:54    117s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/21 19:08:54    117s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/21 19:08:54    117s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=3762.1MB) @(0:01:57 - 0:01:57).
[09/21 19:08:54    117s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:08:54    117s] Move report: Detail placement moves 12036 insts, mean move: 1.28 um, max move: 32.10 um 
[09/21 19:08:54    117s] 	Max move on inst (instanceL1/g22221): (217.02, 42.33) --> (221.80, 15.01)
[09/21 19:08:54    117s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3762.1MB
[09/21 19:08:54    117s] Statistics of distance of Instance movement in refine placement:
[09/21 19:08:54    117s]   maximum (X+Y) =        32.10 um
[09/21 19:08:54    117s]   inst (instanceL1/g22221) with max move: (217.024, 42.33) -> (221.8, 15.01)
[09/21 19:08:54    117s]   mean    (X+Y) =         1.28 um
[09/21 19:08:54    117s] Summary Report:
[09/21 19:08:54    117s] Instances move: 12036 (out of 12036 movable)
[09/21 19:08:54    117s] Instances flipped: 0
[09/21 19:08:54    117s] Mean displacement: 1.28 um
[09/21 19:08:54    117s] Max displacement: 32.10 um (Instance: instanceL1/g22221) (217.024, 42.33) -> (221.8, 15.01)
[09/21 19:08:54    117s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[09/21 19:08:54    117s] 	Violation at original loc: Overlapping with other instance
[09/21 19:08:54    117s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/21 19:08:54    117s] Total instances moved : 12036
[09/21 19:08:54    117s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.473, REAL:1.477, MEM:3762.1M, EPOCH TIME: 1758496134.168785
[09/21 19:08:54    117s] Total net bbox length = 3.699e+05 (1.583e+05 2.116e+05) (ext = 1.138e+04)
[09/21 19:08:54    117s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3762.1MB
[09/21 19:08:54    117s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=3762.1MB) @(0:01:56 - 0:01:57).
[09/21 19:08:54    117s] *** Finished refinePlace (0:01:57 mem=3762.1M) ***
[09/21 19:08:54    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.1
[09/21 19:08:54    117s] OPERPROF: Finished Refine-Place at level 1, CPU:1.491, REAL:1.496, MEM:3762.1M, EPOCH TIME: 1758496134.173705
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 32.10 um
RPlace-Summary:     Max move: inst instanceL1/g22221 cell INVX1 loc (217.02, 42.33) -> (221.80, 15.01)
RPlace-Summary:     Average move dist: 1.28
RPlace-Summary:     Number of inst moved: 12036
RPlace-Summary:     Number of movable inst: 12036
[09/21 19:08:54    117s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/21 19:08:54    117s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3762.1M, EPOCH TIME: 1758496134.174312
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12036).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] Cell mytop LLGs are deleted
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] # Resetting pin-track-align track data.
[09/21 19:08:54    117s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.009, REAL:0.009, MEM:3762.1M, EPOCH TIME: 1758496134.183273
[09/21 19:08:54    117s] *** End of Placement (cpu=0:00:31.0, real=0:00:32.0, mem=3762.1M) ***
[09/21 19:08:54    117s] Processing tracks to init pin-track alignment.
[09/21 19:08:54    117s] z: 2, totalTracks: 1
[09/21 19:08:54    117s] z: 4, totalTracks: 1
[09/21 19:08:54    117s] z: 6, totalTracks: 1
[09/21 19:08:54    117s] z: 8, totalTracks: 1
[09/21 19:08:54    117s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:08:54    117s] Cell mytop LLGs are deleted
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] # Building mytop llgBox search-tree.
[09/21 19:08:54    117s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3762.1M, EPOCH TIME: 1758496134.187973
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3762.1M, EPOCH TIME: 1758496134.188718
[09/21 19:08:54    117s] Max number of tech site patterns supported in site array is 256.
[09/21 19:08:54    117s] Core basic site is CoreSite
[09/21 19:08:54    117s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:08:54    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:08:54    117s] Fast DP-INIT is on for default
[09/21 19:08:54    117s] Keep-away cache is enable on metals: 1-11
[09/21 19:08:54    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:08:54    117s] Atter site array init, number of instance map data is 0.
[09/21 19:08:54    117s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3762.1M, EPOCH TIME: 1758496134.202625
[09/21 19:08:54    117s] 
[09/21 19:08:54    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:08:54    117s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:08:54    117s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:3762.1M, EPOCH TIME: 1758496134.203892
[09/21 19:08:54    117s] default core: bins with density > 0.750 = 37.78 % ( 85 / 225 )
[09/21 19:08:54    117s] Density distribution unevenness ratio = 6.021%
[09/21 19:08:54    117s] Density distribution unevenness ratio (U70) = 5.952%
[09/21 19:08:54    117s] Density distribution unevenness ratio (U80) = 0.557%
[09/21 19:08:54    117s] Density distribution unevenness ratio (U90) = 0.000%
[09/21 19:08:54    117s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3762.1M, EPOCH TIME: 1758496134.208722
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] Cell mytop LLGs are deleted
[09/21 19:08:54    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:08:54    117s] # Resetting pin-track-align track data.
[09/21 19:08:54    117s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:3762.1M, EPOCH TIME: 1758496134.215599
[09/21 19:08:54    117s] *** Free Virtual Timing Model ...(mem=3762.1M)
[09/21 19:08:54    117s] **INFO: Enable pre-place timing setting for timing analysis
[09/21 19:08:54    117s] Set Using Default Delay Limit as 101.
[09/21 19:08:54    117s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/21 19:08:54    117s] Set Default Net Delay as 0 ps.
[09/21 19:08:54    117s] Set Default Net Load as 0 pF. 
[09/21 19:08:54    117s] **INFO: Analyzing IO path groups for slack adjustment
[09/21 19:08:54    117s] Effort level <high> specified for reg2reg_tmp.801907 path_group
[09/21 19:08:54    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:08:54    117s] #################################################################################
[09/21 19:08:54    117s] # Design Stage: PreRoute
[09/21 19:08:54    117s] # Design Name: mytop
[09/21 19:08:54    117s] # Design Mode: 90nm
[09/21 19:08:54    117s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:08:54    117s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:08:54    117s] # Signoff Settings: SI Off 
[09/21 19:08:54    117s] #################################################################################
[09/21 19:08:54    117s] Calculate delays in BcWc mode...
[09/21 19:08:54    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 3762.1M, InitMEM = 3762.1M)
[09/21 19:08:54    117s] Start delay calculation (fullDC) (1 T). (MEM=2905.48)
[09/21 19:08:54    117s] End AAE Lib Interpolated Model. (MEM=2909.984375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:08:56    119s] Total number of fetched objects 18985
[09/21 19:08:56    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:08:56    119s] End delay calculation. (MEM=2918.48 CPU=0:00:01.3 REAL=0:00:02.0)
[09/21 19:08:56    119s] End delay calculation (fullDC). (MEM=2918.48 CPU=0:00:01.4 REAL=0:00:02.0)
[09/21 19:08:56    119s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3810.2M) ***
[09/21 19:08:56    119s] **INFO: Disable pre-place timing setting for timing analysis
[09/21 19:08:56    119s] Set Using Default Delay Limit as 1000.
[09/21 19:08:56    119s] Set Default Net Delay as 1000 ps.
[09/21 19:08:56    119s] Set Default Net Load as 0.5 pF. 
[09/21 19:08:56    119s] Info: Disable timing driven in postCTS congRepair.
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] Starting congRepair ...
[09/21 19:08:56    119s] User Input Parameters:
[09/21 19:08:56    119s] - Congestion Driven    : On
[09/21 19:08:56    119s] - Timing Driven        : Off
[09/21 19:08:56    119s] - Area-Violation Based : On
[09/21 19:08:56    119s] - Start Rollback Level : -5
[09/21 19:08:56    119s] - Legalized            : On
[09/21 19:08:56    119s] - Window Based         : Off
[09/21 19:08:56    119s] - eDen incr mode       : Off
[09/21 19:08:56    119s] - Small incr mode      : Off
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3800.7M, EPOCH TIME: 1758496136.441469
[09/21 19:08:56    119s] Enable eGR PG blockage caching
[09/21 19:08:56    119s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3800.7M, EPOCH TIME: 1758496136.441535
[09/21 19:08:56    119s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3800.7M, EPOCH TIME: 1758496136.442396
[09/21 19:08:56    119s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3800.7M, EPOCH TIME: 1758496136.446458
[09/21 19:08:56    119s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3800.7M, EPOCH TIME: 1758496136.446516
[09/21 19:08:56    119s] Starting Early Global Route congestion estimation: mem = 3800.7M
[09/21 19:08:56    119s] (I)      Initializing eGR engine (regular)
[09/21 19:08:56    119s] Set min layer with default ( 2 )
[09/21 19:08:56    119s] Set max layer with default ( 127 )
[09/21 19:08:56    119s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:56    119s] Min route layer (adjusted) = 2
[09/21 19:08:56    119s] Max route layer (adjusted) = 11
[09/21 19:08:56    119s] (I)      clean place blk overflow:
[09/21 19:08:56    119s] (I)      H : enabled 1.00 0
[09/21 19:08:56    119s] (I)      V : enabled 1.00 0
[09/21 19:08:56    119s] (I)      Initializing eGR engine (regular)
[09/21 19:08:56    119s] Set min layer with default ( 2 )
[09/21 19:08:56    119s] Set max layer with default ( 127 )
[09/21 19:08:56    119s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:56    119s] Min route layer (adjusted) = 2
[09/21 19:08:56    119s] Max route layer (adjusted) = 11
[09/21 19:08:56    119s] (I)      clean place blk overflow:
[09/21 19:08:56    119s] (I)      H : enabled 1.00 0
[09/21 19:08:56    119s] (I)      V : enabled 1.00 0
[09/21 19:08:56    119s] (I)      Started Early Global Route kernel ( Curr Mem: 3.60 MB )
[09/21 19:08:56    119s] (I)      Running eGR Regular flow
[09/21 19:08:56    119s] (I)      # wire layers (front) : 12
[09/21 19:08:56    119s] (I)      # wire layers (back)  : 0
[09/21 19:08:56    119s] (I)      min wire layer : 1
[09/21 19:08:56    119s] (I)      max wire layer : 11
[09/21 19:08:56    119s] (I)      # cut layers (front) : 11
[09/21 19:08:56    119s] (I)      # cut layers (back)  : 0
[09/21 19:08:56    119s] (I)      min cut layer : 1
[09/21 19:08:56    119s] (I)      max cut layer : 10
[09/21 19:08:56    119s] (I)      ================================ Layers ================================
[09/21 19:08:56    119s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:56    119s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:08:56    119s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:56    119s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:08:56    119s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:56    119s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:56    119s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:56    119s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:56    119s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:56    119s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:56    119s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:08:56    119s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:08:56    119s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:08:56    119s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:08:56    119s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:08:56    119s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:56    119s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:08:56    119s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:08:56    119s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:08:56    119s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:08:56    119s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:08:56    119s] (I)      Started Import and model ( Curr Mem: 3.60 MB )
[09/21 19:08:56    119s] (I)      == Non-default Options ==
[09/21 19:08:56    119s] (I)      Maximum routing layer                              : 11
[09/21 19:08:56    119s] (I)      Top routing layer                                  : 11
[09/21 19:08:56    119s] (I)      Number of threads                                  : 1
[09/21 19:08:56    119s] (I)      Route tie net to shape                             : auto
[09/21 19:08:56    119s] (I)      Use non-blocking free Dbs wires                    : false
[09/21 19:08:56    119s] (I)      Method to set GCell size                           : row
[09/21 19:08:56    119s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:08:56    119s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:08:56    119s] (I)      ============== Pin Summary ==============
[09/21 19:08:56    119s] (I)      +-------+--------+---------+------------+
[09/21 19:08:56    119s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:08:56    119s] (I)      +-------+--------+---------+------------+
[09/21 19:08:56    119s] (I)      |     1 |  51190 |  100.00 |        Pin |
[09/21 19:08:56    119s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:08:56    119s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:08:56    119s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:08:56    119s] (I)      +-------+--------+---------+------------+
[09/21 19:08:56    119s] (I)      Custom ignore net properties:
[09/21 19:08:56    119s] (I)      1 : NotLegal
[09/21 19:08:56    119s] (I)      Default ignore net properties:
[09/21 19:08:56    119s] (I)      1 : Special
[09/21 19:08:56    119s] (I)      2 : Analog
[09/21 19:08:56    119s] (I)      3 : Fixed
[09/21 19:08:56    119s] (I)      4 : Skipped
[09/21 19:08:56    119s] (I)      5 : MixedSignal
[09/21 19:08:56    119s] (I)      Prerouted net properties:
[09/21 19:08:56    119s] (I)      1 : NotLegal
[09/21 19:08:56    119s] (I)      2 : Special
[09/21 19:08:56    119s] (I)      3 : Analog
[09/21 19:08:56    119s] (I)      4 : Fixed
[09/21 19:08:56    119s] (I)      5 : Skipped
[09/21 19:08:56    119s] (I)      6 : MixedSignal
[09/21 19:08:56    119s] [NR-eGR] Early global route reroute all routable nets
[09/21 19:08:56    119s] (I)      Use row-based GCell size
[09/21 19:08:56    119s] (I)      Use row-based GCell align
[09/21 19:08:56    119s] (I)      layer 0 area = 80000
[09/21 19:08:56    119s] (I)      layer 1 area = 80000
[09/21 19:08:56    119s] (I)      layer 2 area = 80000
[09/21 19:08:56    119s] (I)      layer 3 area = 80000
[09/21 19:08:56    119s] (I)      layer 4 area = 80000
[09/21 19:08:56    119s] (I)      layer 5 area = 80000
[09/21 19:08:56    119s] (I)      layer 6 area = 80000
[09/21 19:08:56    119s] (I)      layer 7 area = 80000
[09/21 19:08:56    119s] (I)      layer 8 area = 80000
[09/21 19:08:56    119s] (I)      layer 9 area = 400000
[09/21 19:08:56    119s] (I)      layer 10 area = 400000
[09/21 19:08:56    119s] (I)      GCell unit size   : 3420
[09/21 19:08:56    119s] (I)      GCell multiplier  : 1
[09/21 19:08:56    119s] (I)      GCell row height  : 3420
[09/21 19:08:56    119s] (I)      Actual row height : 3420
[09/21 19:08:56    119s] (I)      GCell align ref   : 6000 6080
[09/21 19:08:56    119s] [NR-eGR] Track table information for default rule: 
[09/21 19:08:56    119s] [NR-eGR] Metal1 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal2 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal3 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal4 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal5 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal6 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal7 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal8 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal9 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal10 has single uniform track structure
[09/21 19:08:56    119s] [NR-eGR] Metal11 has single uniform track structure
[09/21 19:08:56    119s] (I)      ================== Default via ===================
[09/21 19:08:56    119s] (I)      +----+------------------+------------------------+
[09/21 19:08:56    119s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:08:56    119s] (I)      +----+------------------+------------------------+
[09/21 19:08:56    119s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:08:56    119s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:08:56    119s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:08:56    119s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:08:56    119s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:08:56    119s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:08:56    119s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:08:56    119s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:08:56    119s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:08:56    119s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:08:56    119s] (I)      +----+------------------+------------------------+
[09/21 19:08:56    119s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:08:56    119s] [NR-eGR] Read 5566 PG shapes
[09/21 19:08:56    119s] [NR-eGR] Read 0 clock shapes
[09/21 19:08:56    119s] [NR-eGR] Read 0 other shapes
[09/21 19:08:56    119s] [NR-eGR] #Routing Blockages  : 0
[09/21 19:08:56    119s] [NR-eGR] #Bump Blockages     : 0
[09/21 19:08:56    119s] [NR-eGR] #Instance Blockages : 0
[09/21 19:08:56    119s] [NR-eGR] #PG Blockages       : 5566
[09/21 19:08:56    119s] [NR-eGR] #Halo Blockages     : 0
[09/21 19:08:56    119s] [NR-eGR] #Boundary Blockages : 0
[09/21 19:08:56    119s] [NR-eGR] #Clock Blockages    : 0
[09/21 19:08:56    119s] [NR-eGR] #Other Blockages    : 0
[09/21 19:08:56    119s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:08:56    119s] [NR-eGR] #prerouted nets         : 0
[09/21 19:08:56    119s] [NR-eGR] #prerouted special nets : 0
[09/21 19:08:56    119s] [NR-eGR] #prerouted wires        : 0
[09/21 19:08:56    119s] [NR-eGR] Read 18983 nets ( ignored 0 )
[09/21 19:08:56    119s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:08:56    119s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:08:56    119s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:08:56    119s] (I)      handle routing halo
[09/21 19:08:56    119s] (I)      Reading macro buffers
[09/21 19:08:56    119s] (I)      Number of macro buffers: 0
[09/21 19:08:56    119s] (I)      early_global_route_priority property id does not exist.
[09/21 19:08:56    119s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:08:56    119s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:08:56    119s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:08:56    119s] (I)      Number of ignored nets                =      0
[09/21 19:08:56    119s] (I)      Number of connected nets              =      0
[09/21 19:08:56    119s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:08:56    119s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:08:56    119s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:08:56    119s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:08:56    119s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:08:56    119s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:08:56    119s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:08:56    119s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/21 19:08:56    119s] (I)      Ndr track 0 does not exist
[09/21 19:08:56    119s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:08:56    119s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:08:56    119s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:08:56    119s] (I)      Site width          :   400  (dbu)
[09/21 19:08:56    119s] (I)      Row height          :  3420  (dbu)
[09/21 19:08:56    119s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:08:56    119s] (I)      GCell width         :  3420  (dbu)
[09/21 19:08:56    119s] (I)      GCell height        :  3420  (dbu)
[09/21 19:08:56    119s] (I)      Grid                :   151   150    11
[09/21 19:08:56    119s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:08:56    119s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:08:56    119s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/21 19:08:56    119s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/21 19:08:56    119s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:08:56    119s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:08:56    119s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:08:56    119s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:08:56    119s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:08:56    119s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/21 19:08:56    119s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:08:56    119s] (I)      --------------------------------------------------------
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] [NR-eGR] ============ Routing rule table ============
[09/21 19:08:56    119s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:08:56    119s] [NR-eGR] ========================================
[09/21 19:08:56    119s] [NR-eGR] 
[09/21 19:08:56    119s] (I)      ==== NDR : (Default) ====
[09/21 19:08:56    119s] (I)      +--------------+--------+
[09/21 19:08:56    119s] (I)      |           ID |      0 |
[09/21 19:08:56    119s] (I)      |      Default |    yes |
[09/21 19:08:56    119s] (I)      |  Clk Special |     no |
[09/21 19:08:56    119s] (I)      | Hard spacing |     no |
[09/21 19:08:56    119s] (I)      |    NDR track | (none) |
[09/21 19:08:56    119s] (I)      |      NDR via | (none) |
[09/21 19:08:56    119s] (I)      |  Extra space |      0 |
[09/21 19:08:56    119s] (I)      |      Shields |      0 |
[09/21 19:08:56    119s] (I)      |   Demand (H) |      1 |
[09/21 19:08:56    119s] (I)      |   Demand (V) |      1 |
[09/21 19:08:56    119s] (I)      |        #Nets |  18983 |
[09/21 19:08:56    119s] (I)      +--------------+--------+
[09/21 19:08:56    119s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:56    119s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:08:56    119s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:56    119s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:08:56    119s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:08:56    119s] (I)      =============== Blocked Tracks ===============
[09/21 19:08:56    119s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:56    119s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:08:56    119s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:56    119s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:08:56    119s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/21 19:08:56    119s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/21 19:08:56    119s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/21 19:08:56    119s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/21 19:08:56    119s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/21 19:08:56    119s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/21 19:08:56    119s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/21 19:08:56    119s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/21 19:08:56    119s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/21 19:08:56    119s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/21 19:08:56    119s] (I)      +-------+---------+----------+---------------+
[09/21 19:08:56    119s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.61 MB )
[09/21 19:08:56    119s] (I)      Reset routing kernel
[09/21 19:08:56    119s] (I)      Started Global Routing ( Curr Mem: 3.61 MB )
[09/21 19:08:56    119s] (I)      totalPins=51330  totalGlobalPin=50549 (98.48%)
[09/21 19:08:56    119s] (I)      ================== Net Group Info ==================
[09/21 19:08:56    119s] (I)      +----+----------------+--------------+-------------+
[09/21 19:08:56    119s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/21 19:08:56    119s] (I)      +----+----------------+--------------+-------------+
[09/21 19:08:56    119s] (I)      |  1 |          18983 |    Metal2(2) | Metal11(11) |
[09/21 19:08:56    119s] (I)      +----+----------------+--------------+-------------+
[09/21 19:08:56    119s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/21 19:08:56    119s] (I)      total 2D Demand : 781 = (0 H, 781 V)
[09/21 19:08:56    119s] (I)      init route region map
[09/21 19:08:56    119s] (I)      #blocked GCells = 0
[09/21 19:08:56    119s] (I)      #regions = 1
[09/21 19:08:56    119s] (I)      init safety region map
[09/21 19:08:56    119s] (I)      #blocked GCells = 0
[09/21 19:08:56    119s] (I)      #regions = 1
[09/21 19:08:56    119s] [NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1a Route ============
[09/21 19:08:56    119s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1b Route ============
[09/21 19:08:56    119s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:08:56    119s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[09/21 19:08:56    119s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/21 19:08:56    119s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1c Route ============
[09/21 19:08:56    119s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1d Route ============
[09/21 19:08:56    119s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1e Route ============
[09/21 19:08:56    119s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:08:56    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] (I)      ============  Phase 1l Route ============
[09/21 19:08:56    119s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/21 19:08:56    119s] (I)      Layer  2:     192773     78765         7           0      192366    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  3:     202966     76582         0           0      202500    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  4:     192773     55383         0           0      192366    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  5:     202966     32242         0           0      202500    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  6:     192773     22306         0           0      192366    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  7:     202966      1541         0           0      202500    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  8:     192773       645         0           0      192366    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/21 19:08:56    119s] (I)      Total:       1723706    267464         7           0     1737410    ( 0.00%) 
[09/21 19:08:56    119s] (I)      
[09/21 19:08:56    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/21 19:08:56    119s] [NR-eGR]                        OverCon            
[09/21 19:08:56    119s] [NR-eGR]                         #Gcell     %Gcell
[09/21 19:08:56    119s] [NR-eGR]        Layer             (1-2)    OverCon
[09/21 19:08:56    119s] [NR-eGR] ----------------------------------------------
[09/21 19:08:56    119s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR] ----------------------------------------------
[09/21 19:08:56    119s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[09/21 19:08:56    119s] [NR-eGR] 
[09/21 19:08:56    119s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.62 MB )
[09/21 19:08:56    119s] (I)      Updating congestion map
[09/21 19:08:56    119s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/21 19:08:56    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:08:56    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3.62 MB )
[09/21 19:08:56    119s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 3800.7M
[09/21 19:08:56    119s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.246, REAL:0.247, MEM:3800.7M, EPOCH TIME: 1758496136.693383
[09/21 19:08:56    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:3800.7M, EPOCH TIME: 1758496136.693425
[09/21 19:08:56    119s] [hotspot] +------------+---------------+---------------+
[09/21 19:08:56    119s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:08:56    119s] [hotspot] +------------+---------------+---------------+
[09/21 19:08:56    119s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:08:56    119s] [hotspot] +------------+---------------+---------------+
[09/21 19:08:56    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:08:56    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:08:56    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:3816.7M, EPOCH TIME: 1758496136.695095
[09/21 19:08:56    119s] Skipped repairing congestion.
[09/21 19:08:56    119s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3816.7M, EPOCH TIME: 1758496136.695174
[09/21 19:08:56    119s] Starting Early Global Route wiring: mem = 3816.7M
[09/21 19:08:56    119s] (I)      Running track assignment and export wires
[09/21 19:08:56    119s] (I)      Delete wires for 18983 nets 
[09/21 19:08:56    119s] (I)      ============= Track Assignment ============
[09/21 19:08:56    119s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.63 MB )
[09/21 19:08:56    119s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/21 19:08:56    119s] (I)      Run Multi-thread track assignment
[09/21 19:08:56    119s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.63 MB )
[09/21 19:08:56    119s] (I)      Started Export ( Curr Mem: 3.63 MB )
[09/21 19:08:56    119s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/21 19:08:56    119s] [NR-eGR] Total eGR-routed clock nets wire length: 2743um, number of vias: 1754
[09/21 19:08:56    119s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:08:56    119s] [NR-eGR]                  Length (um)    Vias 
[09/21 19:08:56    119s] [NR-eGR] -------------------------------------
[09/21 19:08:56    119s] [NR-eGR]  Metal1   (1H)             0   51230 
[09/21 19:08:56    119s] [NR-eGR]  Metal2   (2V)        109023   71486 
[09/21 19:08:56    119s] [NR-eGR]  Metal3   (3H)        127647   10111 
[09/21 19:08:56    119s] [NR-eGR]  Metal4   (4V)         92543    4205 
[09/21 19:08:56    119s] [NR-eGR]  Metal5   (5H)         54578    1429 
[09/21 19:08:56    119s] [NR-eGR]  Metal6   (6V)         38096     111 
[09/21 19:08:56    119s] [NR-eGR]  Metal7   (7H)          2618      29 
[09/21 19:08:56    119s] [NR-eGR]  Metal8   (8V)          1103       0 
[09/21 19:08:56    119s] [NR-eGR]  Metal9   (9H)             0       0 
[09/21 19:08:56    119s] [NR-eGR]  Metal10  (10V)            0       0 
[09/21 19:08:56    119s] [NR-eGR]  Metal11  (11H)            0       0 
[09/21 19:08:56    119s] [NR-eGR] -------------------------------------
[09/21 19:08:56    119s] [NR-eGR]           Total       425608  138601 
[09/21 19:08:56    119s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:08:56    119s] [NR-eGR] Total half perimeter of net bounding box: 369869um
[09/21 19:08:56    119s] [NR-eGR] Total length: 425608um, number of vias: 138601
[09/21 19:08:56    119s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:08:56    119s] (I)      == Layer wire length by net rule ==
[09/21 19:08:56    119s] (I)                        Default 
[09/21 19:08:56    119s] (I)      --------------------------
[09/21 19:08:56    119s] (I)       Metal1   (1H)        0um 
[09/21 19:08:56    119s] (I)       Metal2   (2V)   109023um 
[09/21 19:08:56    119s] (I)       Metal3   (3H)   127647um 
[09/21 19:08:56    119s] (I)       Metal4   (4V)    92543um 
[09/21 19:08:56    119s] (I)       Metal5   (5H)    54578um 
[09/21 19:08:56    119s] (I)       Metal6   (6V)    38096um 
[09/21 19:08:56    119s] (I)       Metal7   (7H)     2618um 
[09/21 19:08:56    119s] (I)       Metal8   (8V)     1103um 
[09/21 19:08:56    119s] (I)       Metal9   (9H)        0um 
[09/21 19:08:56    119s] (I)       Metal10  (10V)       0um 
[09/21 19:08:56    119s] (I)       Metal11  (11H)       0um 
[09/21 19:08:56    119s] (I)      --------------------------
[09/21 19:08:56    119s] (I)                Total  425608um 
[09/21 19:08:56    119s] (I)      == Layer via count by net rule ==
[09/21 19:08:56    119s] (I)                       Default 
[09/21 19:08:56    119s] (I)      -------------------------
[09/21 19:08:56    119s] (I)       Metal1   (1H)     51230 
[09/21 19:08:56    119s] (I)       Metal2   (2V)     71486 
[09/21 19:08:56    119s] (I)       Metal3   (3H)     10111 
[09/21 19:08:56    119s] (I)       Metal4   (4V)      4205 
[09/21 19:08:56    119s] (I)       Metal5   (5H)      1429 
[09/21 19:08:56    119s] (I)       Metal6   (6V)       111 
[09/21 19:08:56    119s] (I)       Metal7   (7H)        29 
[09/21 19:08:56    119s] (I)       Metal8   (8V)         0 
[09/21 19:08:56    119s] (I)       Metal9   (9H)         0 
[09/21 19:08:56    119s] (I)       Metal10  (10V)        0 
[09/21 19:08:56    119s] (I)       Metal11  (11H)        0 
[09/21 19:08:56    119s] (I)      -------------------------
[09/21 19:08:56    119s] (I)                Total   138601 
[09/21 19:08:56    119s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.63 MB )
[09/21 19:08:56    119s] eee: RC Grid memory freed = 33792 (16 X 16 X 11 X 12b)
[09/21 19:08:56    119s] (I)      Global routing data unavailable, rerun eGR
[09/21 19:08:56    119s] (I)      Initializing eGR engine (regular)
[09/21 19:08:56    119s] Set min layer with default ( 2 )
[09/21 19:08:56    119s] Set max layer with default ( 127 )
[09/21 19:08:56    119s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:08:56    119s] Min route layer (adjusted) = 2
[09/21 19:08:56    119s] Max route layer (adjusted) = 11
[09/21 19:08:56    119s] (I)      clean place blk overflow:
[09/21 19:08:56    119s] (I)      H : enabled 1.00 0
[09/21 19:08:56    119s] (I)      V : enabled 1.00 0
[09/21 19:08:56    119s] Early Global Route wiring runtime: 0.19 seconds, mem = 3816.7M
[09/21 19:08:56    119s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.190, REAL:0.191, MEM:3816.7M, EPOCH TIME: 1758496136.885797
[09/21 19:08:56    119s] Tdgp not enabled or already been cleared! skip clearing
[09/21 19:08:56    119s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[09/21 19:08:56    119s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3816.7M, EPOCH TIME: 1758496136.886613
[09/21 19:08:56    119s] Deleting eGR PG blockage cache
[09/21 19:08:56    119s] Disable eGR PG blockage caching
[09/21 19:08:56    119s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3816.7M, EPOCH TIME: 1758496136.886667
[09/21 19:08:56    119s] *** Finishing placeDesign default flow ***
[09/21 19:08:56    119s] **placeDesign ... cpu = 0: 0:37, real = 0: 0:38, mem = 3816.7M **
[09/21 19:08:56    119s] Tdgp not enabled or already been cleared! skip clearing
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] *** Summary of all messages that are not suppressed in this session:
[09/21 19:08:56    119s] Severity  ID               Count  Summary                                  
[09/21 19:08:56    119s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/21 19:08:56    119s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/21 19:08:56    119s] *** Message Summary: 3 warning(s), 0 error(s)
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] *** placeDesign #1 [finish] () : cpu/real = 0:00:36.9/0:00:38.1 (1.0), totSession cpu/real = 0:02:00.0/0:55:33.4 (0.0), mem = 3816.7M
[09/21 19:08:56    119s] 
[09/21 19:08:56    119s] =============================================================================================
[09/21 19:08:56    119s]  Final TAT Report : placeDesign #1                                              23.34-s088_1
[09/21 19:08:56    119s] =============================================================================================
[09/21 19:08:56    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:08:56    119s] ---------------------------------------------------------------------------------------------
[09/21 19:08:56    119s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:08:56    119s] [ RefinePlace            ]      1   0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.5    1.0
[09/21 19:08:56    119s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/21 19:08:56    119s] [ FullDelayCalc          ]      7   0:00:07.4  (  19.5 % )     0:00:07.4 /  0:00:07.4    1.0
[09/21 19:08:56    119s] [ TimingUpdate           ]     10   0:00:01.4  (   3.7 % )     0:00:01.4 /  0:00:01.4    1.0
[09/21 19:08:56    119s] [ MISC                   ]          0:00:27.7  (  72.8 % )     0:00:27.7 /  0:00:26.6    1.0
[09/21 19:08:56    119s] ---------------------------------------------------------------------------------------------
[09/21 19:08:56    119s]  placeDesign #1 TOTAL               0:00:38.1  ( 100.0 % )     0:00:38.1 /  0:00:36.9    1.0
[09/21 19:08:56    119s] ---------------------------------------------------------------------------------------------
[09/21 19:09:16    120s] <CMD> setPlaceMode -fp false
[09/21 19:09:16    120s] <CMD> place_design
[09/21 19:09:17    120s] *** placeDesign #2 [begin] () : totSession cpu/real = 0:02:00.4/0:55:53.5 (0.0), mem = 3816.7M
[09/21 19:09:17    120s] [check_scan_connected]: number of scan connected with missing definition = 6, number of scan = 19, number of sequential = 581, percentage of missing scan cell = 1.03% (6 / 581)
[09/21 19:09:17    120s] *** Starting placeDesign default flow ***
[09/21 19:09:17    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=3816.7M
[09/21 19:09:17    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=3816.7M
[09/21 19:09:17    120s] Info: 1 threads available for lower-level modules during optimization.
[09/21 19:09:17    120s] *** Start deleteBufferTree ***
[09/21 19:09:17    120s] Info: Detect buffers to remove automatically.
[09/21 19:09:17    120s] Analyzing netlist ...
[09/21 19:09:17    120s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/21 19:09:17    120s] Updating RC Grid density data for preRoute extraction ...
[09/21 19:09:17    120s] eee: pegSigSF=1.070000
[09/21 19:09:17    120s] Initializing multi-corner capacitance tables ... 
[09/21 19:09:17    120s] Initializing multi-corner resistance tables ...
[09/21 19:09:17    120s] Creating RPSQ from WeeR and WRes ...
[09/21 19:09:17    120s] eee: Grid unit RC data computation started
[09/21 19:09:17    120s] eee: Grid unit RC data computation completed
[09/21 19:09:17    120s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:09:17    120s] eee: l=2 avDens=0.309889 usedTrk=6491.392312 availTrk=20947.500000 sigTrk=6491.392312
[09/21 19:09:17    120s] eee: l=3 avDens=0.349633 usedTrk=7709.412373 availTrk=22050.000000 sigTrk=7709.412373
[09/21 19:09:17    120s] eee: l=4 avDens=0.273978 usedTrk=5434.625052 availTrk=19836.000000 sigTrk=5434.625052
[09/21 19:09:17    120s] eee: l=5 avDens=0.155449 usedTrk=3245.768590 availTrk=20880.000000 sigTrk=3245.768590
[09/21 19:09:17    120s] eee: l=6 avDens=0.119994 usedTrk=2236.570785 availTrk=18639.000000 sigTrk=2236.570785
[09/21 19:09:17    120s] eee: l=7 avDens=0.022384 usedTrk=153.107017 availTrk=6840.000000 sigTrk=153.107017
[09/21 19:09:17    120s] eee: l=8 avDens=0.013970 usedTrk=64.500585 availTrk=4617.000000 sigTrk=64.500585
[09/21 19:09:17    120s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:17    120s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:09:17    120s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:09:17    120s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:09:17    120s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:09:17    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.309662 uaWl=1.000000 uaWlH=0.443900 aWlH=0.000000 lMod=0 pMax=0.857200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (0 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (0 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (1 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (1 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000165 of RC Grid (2 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (2 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (2 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (2 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000172 of RC Grid (3 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000154 of RC Grid (3 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000153 of RC Grid (3 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000153 of RC Grid (3 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000168 of RC Grid (3 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (3 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (3 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (4 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (4 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 4 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 5 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (5 6 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000167 of RC Grid (5 7 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000154 of RC Grid (5 8 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000149 of RC Grid (5 9 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000150 of RC Grid (5 10 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (5 11 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (5 12 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000161 of RC Grid (5 13 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000171 of RC Grid (5 14 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000173 of RC Grid (5 15 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (6 0 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (6 1 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (6 2 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uR 0.000174 of RC Grid (6 3 10) is > max uR 0.000087 of layer.
[09/21 19:09:17    120s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:09:17    120s] eee: NetCapCache creation started. (Current Mem: 3816.699M) 
[09/21 19:09:17    120s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3816.699M) 
[09/21 19:09:17    120s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:09:17    120s] eee: Metal Layers Info:
[09/21 19:09:17    120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:17    120s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:09:17    120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:17    120s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:09:17    120s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:09:17    120s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:09:17    120s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:09:17    120s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:09:17    120s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:09:17    120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:17    120s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:09:17    120s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:09:17    120s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:09:17    120s] eee: +----------------------------------------------------+
[09/21 19:09:17    120s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:09:17    120s] eee: +----------------------------------------------------+
[09/21 19:09:17    120s] eee: +----------------------------------------------------+
[09/21 19:09:17    120s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:09:17    120s] eee: +----------------------------------------------------+
[09/21 19:09:17    120s] Updating netlist
[09/21 19:09:17    120s] 
[09/21 19:09:17    120s] *summary: 0 instances (buffers/inverters) removed
[09/21 19:09:17    120s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/21 19:09:17    120s] *** Finish deleteBufferTree (0:00:00.6) ***
[09/21 19:09:17    120s] Info: pop threads available for lower-level modules during optimization.
[09/21 19:09:17    120s] 
[09/21 19:09:17    120s] TimeStamp Deleting Cell Server Begin ...
[09/21 19:09:17    120s] 
[09/21 19:09:17    120s] TimeStamp Deleting Cell Server End ...
[09/21 19:09:17    121s] **INFO: Enable pre-place timing setting for timing analysis
[09/21 19:09:17    121s] Set Using Default Delay Limit as 101.
[09/21 19:09:17    121s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/21 19:09:17    121s] Set Default Net Delay as 0 ps.
[09/21 19:09:17    121s] Set Default Net Load as 0 pF. 
[09/21 19:09:17    121s] **INFO: Analyzing IO path groups for slack adjustment
[09/21 19:09:17    121s] Effort level <high> specified for reg2reg_tmp.801907 path_group
[09/21 19:09:17    121s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:09:17    121s] #################################################################################
[09/21 19:09:17    121s] # Design Stage: PreRoute
[09/21 19:09:17    121s] # Design Name: mytop
[09/21 19:09:17    121s] # Design Mode: 90nm
[09/21 19:09:17    121s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:09:17    121s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:09:17    121s] # Signoff Settings: SI Off 
[09/21 19:09:17    121s] #################################################################################
[09/21 19:09:18    121s] Calculate delays in BcWc mode...
[09/21 19:09:18    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 3826.2M, InitMEM = 3826.2M)
[09/21 19:09:18    121s] Start delay calculation (fullDC) (1 T). (MEM=2895.03)
[09/21 19:09:18    121s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/21 19:09:18    121s] Updating RC Grid density data for preRoute extraction ...
[09/21 19:09:18    121s] eee: pegSigSF=1.070000
[09/21 19:09:18    121s] Initializing multi-corner capacitance tables ... 
[09/21 19:09:18    121s] Initializing multi-corner resistance tables ...
[09/21 19:09:18    121s] Creating RPSQ from WeeR and WRes ...
[09/21 19:09:18    121s] eee: Grid unit RC data computation started
[09/21 19:09:18    121s] eee: Grid unit RC data computation completed
[09/21 19:09:18    121s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:09:18    121s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:09:18    121s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:09:18    121s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:09:18    121s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:09:18    121s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:09:18    121s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259707 uaWl=0.000000 uaWlH=0.443900 aWlH=0.000000 lMod=0 pMax=0.857200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:09:18    121s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:09:18    121s] eee: NetCapCache creation started. (Current Mem: 3826.215M) 
[09/21 19:09:18    121s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3826.215M) 
[09/21 19:09:18    121s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:09:18    121s] eee: Metal Layers Info:
[09/21 19:09:18    121s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:18    121s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:09:18    121s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:18    121s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:09:18    121s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:09:18    121s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:09:18    121s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:09:18    121s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:09:18    121s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:09:18    121s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:09:18    121s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:09:18    121s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:09:18    121s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:09:18    121s] eee: +----------------------------------------------------+
[09/21 19:09:18    121s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:09:18    121s] eee: +----------------------------------------------------+
[09/21 19:09:18    121s] eee: +----------------------------------------------------+
[09/21 19:09:18    121s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:09:18    121s] eee: +----------------------------------------------------+
[09/21 19:09:18    121s] End AAE Lib Interpolated Model. (MEM=2895.031250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:09:19    122s] Total number of fetched objects 18985
[09/21 19:09:19    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:09:19    122s] End delay calculation. (MEM=2902.07 CPU=0:00:01.3 REAL=0:00:01.0)
[09/21 19:09:19    122s] End delay calculation (fullDC). (MEM=2902.07 CPU=0:00:01.5 REAL=0:00:01.0)
[09/21 19:09:19    122s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3829.3M) ***
[09/21 19:09:19    123s] **INFO: Disable pre-place timing setting for timing analysis
[09/21 19:09:19    123s] Set Using Default Delay Limit as 1000.
[09/21 19:09:19    123s] Set Default Net Delay as 1000 ps.
[09/21 19:09:19    123s] Set Default Net Load as 0.5 pF. 
[09/21 19:09:19    123s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/21 19:09:19    123s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3819.8M, EPOCH TIME: 1758496159.853070
[09/21 19:09:19    123s] Deleted 0 physical inst  (cell - / prefix -).
[09/21 19:09:19    123s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496159.853250
[09/21 19:09:19    123s] INFO: #ExclusiveGroups=0
[09/21 19:09:19    123s] INFO: There are no Exclusive Groups.
[09/21 19:09:19    123s] *** Starting "NanoPlace(TM) placement v#9 (mem=3819.8M)" ...
[09/21 19:09:19    123s] Estimated loop count for BSM: 26272
[09/21 19:09:20    123s] *** Build Buffered Sizing Timing Model
[09/21 19:09:20    123s] (cpu=0:00:00.6 mem=3819.8M) ***
[09/21 19:09:20    123s] *** Build Virtual Sizing Timing Model
[09/21 19:09:20    123s] (cpu=0:00:00.6 mem=3819.8M) ***
[09/21 19:09:20    123s] No user-set net weight.
[09/21 19:09:20    123s] Net fanout histogram:
[09/21 19:09:20    123s] 2		: 15382 (81.0%) nets
[09/21 19:09:20    123s] 3		: 1871 (9.9%) nets
[09/21 19:09:20    123s] 4     -	14	: 1454 (7.7%) nets
[09/21 19:09:20    123s] 15    -	39	: 273 (1.4%) nets
[09/21 19:09:20    123s] 40    -	79	: 0 (0.0%) nets
[09/21 19:09:20    123s] 80    -	159	: 0 (0.0%) nets
[09/21 19:09:20    123s] 160   -	319	: 1 (0.0%) nets
[09/21 19:09:20    123s] 320   -	639	: 2 (0.0%) nets
[09/21 19:09:20    123s] 640   -	1279	: 0 (0.0%) nets
[09/21 19:09:20    123s] 1280  -	2559	: 0 (0.0%) nets
[09/21 19:09:20    123s] 2560  -	5119	: 0 (0.0%) nets
[09/21 19:09:20    123s] 5120+		: 0 (0.0%) nets
[09/21 19:09:20    123s] no activity file in design. spp won't run.
[09/21 19:09:20    123s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[09/21 19:09:20    123s] Scan chains were not defined.
[09/21 19:09:20    123s] Processing tracks to init pin-track alignment.
[09/21 19:09:20    123s] z: 2, totalTracks: 1
[09/21 19:09:20    123s] z: 4, totalTracks: 1
[09/21 19:09:20    123s] z: 6, totalTracks: 1
[09/21 19:09:20    123s] z: 8, totalTracks: 1
[09/21 19:09:20    123s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:09:20    123s] Cell mytop LLGs are deleted
[09/21 19:09:20    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:20    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:20    123s] # Building mytop llgBox search-tree.
[09/21 19:09:20    123s] #std cell=12036 (0 fixed + 12036 movable) #buf cell=0 #inv cell=795 #block=0 (0 floating + 0 preplaced)
[09/21 19:09:20    123s] #ioInst=0 #net=18983 #term=51330 #term/net=2.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=142
[09/21 19:09:20    123s] stdCell: 12036 single + 0 double + 0 multi
[09/21 19:09:20    123s] Total standard cell length = 26.0458 (mm), area = 0.0445 (mm^2)
[09/21 19:09:20    123s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.483687
[09/21 19:09:20    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:20    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:20    123s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3819.8M, EPOCH TIME: 1758496160.484444
[09/21 19:09:20    123s] Max number of tech site patterns supported in site array is 256.
[09/21 19:09:20    123s] Core basic site is CoreSite
[09/21 19:09:20    123s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:09:20    123s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/21 19:09:20    123s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/21 19:09:20    123s] SiteArray: use 942,080 bytes
[09/21 19:09:20    123s] SiteArray: current memory after site array memory allocation 3819.8M
[09/21 19:09:20    123s] SiteArray: FP blocked sites are writable
[09/21 19:09:20    123s] Keep-away cache is enable on metals: 1-11
[09/21 19:09:20    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:09:20    123s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3819.8M, EPOCH TIME: 1758496160.498815
[09/21 19:09:20    123s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/21 19:09:20    123s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.498938
[09/21 19:09:20    123s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/21 19:09:20    123s] Atter site array init, number of instance map data is 0.
[09/21 19:09:20    123s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:3819.8M, EPOCH TIME: 1758496160.499357
[09/21 19:09:20    123s] 
[09/21 19:09:20    123s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:09:20    123s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:09:20    123s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:3819.8M, EPOCH TIME: 1758496160.500574
[09/21 19:09:20    123s] 
[09/21 19:09:20    123s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:09:20    123s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:09:20    123s] Average module density = 0.699.
[09/21 19:09:20    123s] Density for the design = 0.699.
[09/21 19:09:20    123s]        = stdcell_area 130229 sites (44538 um^2) / alloc_area 186249 sites (63697 um^2).
[09/21 19:09:20    123s] Pin Density = 0.2756.
[09/21 19:09:20    123s]             = total # of pins 51330 / total area 186249.
[09/21 19:09:20    123s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.503167
[09/21 19:09:20    123s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:3819.8M, EPOCH TIME: 1758496160.504503
[09/21 19:09:20    123s] OPERPROF: Starting pre-place ADS at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.505189
[09/21 19:09:20    123s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3819.8M, EPOCH TIME: 1758496160.508079
[09/21 19:09:20    123s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3819.8M, EPOCH TIME: 1758496160.508117
[09/21 19:09:20    123s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.508166
[09/21 19:09:20    123s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3819.8M, EPOCH TIME: 1758496160.508192
[09/21 19:09:20    123s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3819.8M, EPOCH TIME: 1758496160.508217
[09/21 19:09:20    123s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:3819.8M, EPOCH TIME: 1758496160.509286
[09/21 19:09:20    123s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3819.8M, EPOCH TIME: 1758496160.509322
[09/21 19:09:20    123s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.509566
[09/21 19:09:20    123s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:3819.8M, EPOCH TIME: 1758496160.509596
[09/21 19:09:20    123s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:3819.8M, EPOCH TIME: 1758496160.509665
[09/21 19:09:20    123s] ADSU 0.699 -> 0.721. site 186249.000 -> 180572.200. GS 13.680
[09/21 19:09:20    123s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.010, MEM:3819.8M, EPOCH TIME: 1758496160.515307
[09/21 19:09:20    123s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.516695
[09/21 19:09:20    123s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3819.8M, EPOCH TIME: 1758496160.517030
[09/21 19:09:20    123s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.517062
[09/21 19:09:20    123s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.517091
[09/21 19:09:20    123s] Initial padding reaches pin density 0.389 for top
[09/21 19:09:20    123s] InitPadU 0.721 -> 0.836 for top
[09/21 19:09:20    123s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.529984
[09/21 19:09:20    123s] Enable eGR PG blockage caching
[09/21 19:09:20    123s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3819.8M, EPOCH TIME: 1758496160.530032
[09/21 19:09:20    123s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3819.8M, EPOCH TIME: 1758496160.530059
[09/21 19:09:20    123s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3819.8M, EPOCH TIME: 1758496160.530085
[09/21 19:09:20    123s] no activity file in design. spp won't run.
[09/21 19:09:20    123s] [spp] 0
[09/21 19:09:20    123s] [adp] 0:1:1:3
[09/21 19:09:20    123s] Ignore, current top cell is mytop.
[09/21 19:09:21    124s] Unignore, current top cell is mytop.
[09/21 19:09:21    124s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:1.078, REAL:1.087, MEM:3829.3M, EPOCH TIME: 1758496161.616837
[09/21 19:09:21    124s] Ignore, current top cell is mytop.
[09/21 19:09:21    124s] Clock gating cells determined by native netlist tracing.
[09/21 19:09:21    124s] no activity file in design. spp won't run.
[09/21 19:09:21    124s] no activity file in design. spp won't run.
[09/21 19:09:21    124s] Unignore, current top cell is mytop.
[09/21 19:09:21    124s] Ignore, current top cell is mytop.
[09/21 19:09:21    124s] Effort level <high> specified for reg2reg path_group
[09/21 19:09:22    125s] Unignore, current top cell is mytop.
[09/21 19:09:22    125s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3829.3M, EPOCH TIME: 1758496162.095081
[09/21 19:09:22    125s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3829.3M, EPOCH TIME: 1758496162.096232
[09/21 19:09:22    125s] === lastAutoLevel = 8 
[09/21 19:09:22    125s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3829.3M, EPOCH TIME: 1758496162.103036
[09/21 19:09:22    125s] OPERPROF:     Starting NP-Place at level 3, MEM:3829.3M, EPOCH TIME: 1758496162.121389
[09/21 19:09:22    125s] Iteration  1: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
[09/21 19:09:22    125s]               Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
[09/21 19:09:22    125s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3829.3M
[09/21 19:09:22    125s] Iteration  2: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
[09/21 19:09:22    125s]               Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
[09/21 19:09:22    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3829.3M
[09/21 19:09:22    125s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:23    126s] Iteration  3: Total net bbox = 6.008e+04 (3.13e+04 2.88e+04)
[09/21 19:09:23    126s]               Est.  stn bbox = 7.247e+04 (3.72e+04 3.53e+04)
[09/21 19:09:23    126s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3845.3M
[09/21 19:09:23    126s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:23    126s] Total number of setup views is 1.
[09/21 19:09:23    126s] Total number of active setup views is 1.
[09/21 19:09:23    126s] Active setup views:
[09/21 19:09:23    126s]     worst_case
[09/21 19:09:26    129s] Iteration  4: Total net bbox = 3.119e+05 (1.08e+05 2.04e+05)
[09/21 19:09:26    129s]               Est.  stn bbox = 3.498e+05 (1.21e+05 2.29e+05)
[09/21 19:09:26    129s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 3845.3M
[09/21 19:09:26    129s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:27    131s] Iteration  5: Total net bbox = 3.609e+05 (1.54e+05 2.07e+05)
[09/21 19:09:27    131s]               Est.  stn bbox = 4.163e+05 (1.78e+05 2.38e+05)
[09/21 19:09:27    131s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 3845.3M
[09/21 19:09:27    131s] OPERPROF:     Finished NP-Place at level 3, CPU:5.849, REAL:5.840, MEM:3845.3M, EPOCH TIME: 1758496167.961776
[09/21 19:09:27    131s] OPERPROF:   Finished NP-MAIN at level 2, CPU:5.880, REAL:5.872, MEM:3845.3M, EPOCH TIME: 1758496167.974607
[09/21 19:09:27    131s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3845.3M, EPOCH TIME: 1758496167.977751
[09/21 19:09:27    131s] Ignore, current top cell is mytop.
[09/21 19:09:27    131s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:09:27    131s] Unignore, current top cell is mytop.
[09/21 19:09:27    131s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3845.3M, EPOCH TIME: 1758496167.979055
[09/21 19:09:27    131s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3845.3M, EPOCH TIME: 1758496167.979670
[09/21 19:09:28    131s] OPERPROF:     Starting NP-Place at level 3, MEM:3845.3M, EPOCH TIME: 1758496168.009303
[09/21 19:09:28    131s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:31    134s] Iteration  6: Total net bbox = 3.586e+05 (1.51e+05 2.07e+05)
[09/21 19:09:31    134s]               Est.  stn bbox = 4.178e+05 (1.77e+05 2.41e+05)
[09/21 19:09:31    134s]               cpu = 0:00:03.6 real = 0:00:03.0 mem = 3861.3M
[09/21 19:09:31    134s] OPERPROF:     Finished NP-Place at level 3, CPU:3.613, REAL:3.630, MEM:3861.3M, EPOCH TIME: 1758496171.639582
[09/21 19:09:31    134s] OPERPROF:   Finished NP-MAIN at level 2, CPU:3.655, REAL:3.672, MEM:3861.3M, EPOCH TIME: 1758496171.651815
[09/21 19:09:31    134s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3861.3M, EPOCH TIME: 1758496171.652367
[09/21 19:09:31    134s] Ignore, current top cell is mytop.
[09/21 19:09:31    134s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:09:31    134s] Unignore, current top cell is mytop.
[09/21 19:09:31    134s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3861.3M, EPOCH TIME: 1758496171.653041
[09/21 19:09:31    134s] Ignore, current top cell is mytop.
[09/21 19:09:31    134s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3861.3M, EPOCH TIME: 1758496171.653235
[09/21 19:09:31    134s] Starting Early Global Route rough congestion estimation: mem = 3861.3M
[09/21 19:09:31    134s] (I)      Initializing eGR engine (rough)
[09/21 19:09:31    134s] Set min layer with default ( 2 )
[09/21 19:09:31    134s] Set max layer with default ( 127 )
[09/21 19:09:31    134s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:31    134s] Min route layer (adjusted) = 2
[09/21 19:09:31    134s] Max route layer (adjusted) = 11
[09/21 19:09:31    134s] (I)      clean place blk overflow:
[09/21 19:09:31    134s] (I)      H : enabled 0.60 0
[09/21 19:09:31    134s] (I)      V : enabled 0.60 0
[09/21 19:09:31    134s] (I)      Initializing eGR engine (rough)
[09/21 19:09:31    134s] Set min layer with default ( 2 )
[09/21 19:09:31    134s] Set max layer with default ( 127 )
[09/21 19:09:31    134s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:31    134s] Min route layer (adjusted) = 2
[09/21 19:09:31    134s] Max route layer (adjusted) = 11
[09/21 19:09:31    134s] (I)      clean place blk overflow:
[09/21 19:09:31    134s] (I)      H : enabled 0.60 0
[09/21 19:09:31    134s] (I)      V : enabled 0.60 0
[09/21 19:09:31    134s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[09/21 19:09:31    134s] (I)      Running eGR Rough flow
[09/21 19:09:31    134s] (I)      # wire layers (front) : 12
[09/21 19:09:31    134s] (I)      # wire layers (back)  : 0
[09/21 19:09:31    134s] (I)      min wire layer : 1
[09/21 19:09:31    134s] (I)      max wire layer : 11
[09/21 19:09:31    134s] (I)      # cut layers (front) : 11
[09/21 19:09:31    134s] (I)      # cut layers (back)  : 0
[09/21 19:09:31    134s] (I)      min cut layer : 1
[09/21 19:09:31    134s] (I)      max cut layer : 10
[09/21 19:09:31    134s] (I)      ================================ Layers ================================
[09/21 19:09:31    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:31    134s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:09:31    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:31    134s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:09:31    134s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:31    134s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:31    134s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:31    134s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:31    134s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:31    134s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:31    134s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:31    134s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:31    134s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:09:31    134s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:09:31    134s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:09:31    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:31    134s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:09:31    134s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:09:31    134s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:09:31    134s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:09:31    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:31    134s] (I)      Started Import and model ( Curr Mem: 3.70 MB )
[09/21 19:09:31    135s] (I)      == Non-default Options ==
[09/21 19:09:31    135s] (I)      Print mode                                         : 2
[09/21 19:09:31    135s] (I)      Stop if highly congested                           : false
[09/21 19:09:31    135s] (I)      Local connection modeling                          : true
[09/21 19:09:31    135s] (I)      Maximum routing layer                              : 11
[09/21 19:09:31    135s] (I)      Top routing layer                                  : 11
[09/21 19:09:31    135s] (I)      Assign partition pins                              : false
[09/21 19:09:31    135s] (I)      Support large GCell                                : true
[09/21 19:09:31    135s] (I)      Number of threads                                  : 1
[09/21 19:09:31    135s] (I)      Number of rows per GCell                           : 10
[09/21 19:09:31    135s] (I)      Max num rows per GCell                             : 32
[09/21 19:09:31    135s] (I)      Route tie net to shape                             : auto
[09/21 19:09:31    135s] (I)      Method to set GCell size                           : row
[09/21 19:09:31    135s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:09:31    135s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:09:31    135s] (I)      ============== Pin Summary ==============
[09/21 19:09:31    135s] (I)      +-------+--------+---------+------------+
[09/21 19:09:31    135s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:09:31    135s] (I)      +-------+--------+---------+------------+
[09/21 19:09:31    135s] (I)      |     1 |  51188 |  100.00 |        Pin |
[09/21 19:09:31    135s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:09:31    135s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:09:31    135s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:09:31    135s] (I)      +-------+--------+---------+------------+
[09/21 19:09:31    135s] (I)      Custom ignore net properties:
[09/21 19:09:31    135s] (I)      1 : NotLegal
[09/21 19:09:31    135s] (I)      Default ignore net properties:
[09/21 19:09:31    135s] (I)      1 : Special
[09/21 19:09:31    135s] (I)      2 : Analog
[09/21 19:09:31    135s] (I)      3 : Fixed
[09/21 19:09:31    135s] (I)      4 : Skipped
[09/21 19:09:31    135s] (I)      5 : MixedSignal
[09/21 19:09:31    135s] (I)      Prerouted net properties:
[09/21 19:09:31    135s] (I)      1 : NotLegal
[09/21 19:09:31    135s] (I)      2 : Special
[09/21 19:09:31    135s] (I)      3 : Analog
[09/21 19:09:31    135s] (I)      4 : Fixed
[09/21 19:09:31    135s] (I)      5 : Skipped
[09/21 19:09:31    135s] (I)      6 : MixedSignal
[09/21 19:09:31    135s] (I)      Early global route reroute all routable nets
[09/21 19:09:31    135s] (I)      Use row-based GCell size
[09/21 19:09:31    135s] (I)      Use row-based GCell align
[09/21 19:09:31    135s] (I)      layer 0 area = 80000
[09/21 19:09:31    135s] (I)      layer 1 area = 80000
[09/21 19:09:31    135s] (I)      layer 2 area = 80000
[09/21 19:09:31    135s] (I)      layer 3 area = 80000
[09/21 19:09:31    135s] (I)      layer 4 area = 80000
[09/21 19:09:31    135s] (I)      layer 5 area = 80000
[09/21 19:09:31    135s] (I)      layer 6 area = 80000
[09/21 19:09:31    135s] (I)      layer 7 area = 80000
[09/21 19:09:31    135s] (I)      layer 8 area = 80000
[09/21 19:09:31    135s] (I)      layer 9 area = 400000
[09/21 19:09:31    135s] (I)      layer 10 area = 400000
[09/21 19:09:31    135s] (I)      GCell unit size   : 3420
[09/21 19:09:31    135s] (I)      GCell multiplier  : 10
[09/21 19:09:31    135s] (I)      GCell row height  : 3420
[09/21 19:09:31    135s] (I)      Actual row height : 3420
[09/21 19:09:31    135s] (I)      GCell align ref   : 6000 6080
[09/21 19:09:31    135s] (I)      Track table information for default rule: 
[09/21 19:09:31    135s] (I)      Metal1 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal2 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal3 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal4 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal5 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal6 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal7 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal8 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal9 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal10 has single uniform track structure
[09/21 19:09:31    135s] (I)      Metal11 has single uniform track structure
[09/21 19:09:31    135s] (I)      ================== Default via ===================
[09/21 19:09:31    135s] (I)      +----+------------------+------------------------+
[09/21 19:09:31    135s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:09:31    135s] (I)      +----+------------------+------------------------+
[09/21 19:09:31    135s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:09:31    135s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:09:31    135s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:09:31    135s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:09:31    135s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:09:31    135s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:09:31    135s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:09:31    135s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:09:31    135s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:09:31    135s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:09:31    135s] (I)      +----+------------------+------------------------+
[09/21 19:09:31    135s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:09:31    135s] (I)      Read 5566 PG shapes
[09/21 19:09:31    135s] (I)      Read 0 clock shapes
[09/21 19:09:31    135s] (I)      Read 0 other shapes
[09/21 19:09:31    135s] (I)      #Routing Blockages  : 0
[09/21 19:09:31    135s] (I)      #Bump Blockages     : 0
[09/21 19:09:31    135s] (I)      #Instance Blockages : 0
[09/21 19:09:31    135s] (I)      #PG Blockages       : 5566
[09/21 19:09:31    135s] (I)      #Halo Blockages     : 0
[09/21 19:09:31    135s] (I)      #Boundary Blockages : 0
[09/21 19:09:31    135s] (I)      #Clock Blockages    : 0
[09/21 19:09:31    135s] (I)      #Other Blockages    : 0
[09/21 19:09:31    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:09:31    135s] (I)      #prerouted nets         : 0
[09/21 19:09:31    135s] (I)      #prerouted special nets : 0
[09/21 19:09:31    135s] (I)      #prerouted wires        : 0
[09/21 19:09:31    135s] (I)      Read 18983 nets ( ignored 0 )
[09/21 19:09:31    135s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:09:31    135s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:09:31    135s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:09:31    135s] (I)      handle routing halo
[09/21 19:09:31    135s] (I)      Reading macro buffers
[09/21 19:09:31    135s] (I)      Number of macro buffers: 0
[09/21 19:09:31    135s] (I)      early_global_route_priority property id does not exist.
[09/21 19:09:31    135s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:09:31    135s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:09:31    135s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:09:31    135s] (I)      Number of ignored nets                =      0
[09/21 19:09:31    135s] (I)      Number of connected nets              =      0
[09/21 19:09:31    135s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:09:31    135s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:09:31    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:09:31    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:09:31    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:09:31    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:09:31    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:09:31    135s] (I)      There are 1 clock nets ( 0 with NDR ).
[09/21 19:09:31    135s] (I)      Ndr track 0 does not exist
[09/21 19:09:31    135s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:09:31    135s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:09:31    135s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:09:31    135s] (I)      Site width          :   400  (dbu)
[09/21 19:09:31    135s] (I)      Row height          :  3420  (dbu)
[09/21 19:09:31    135s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:09:31    135s] (I)      GCell width         : 34200  (dbu)
[09/21 19:09:31    135s] (I)      GCell height        : 34200  (dbu)
[09/21 19:09:31    135s] (I)      Grid                :    16    15    11
[09/21 19:09:31    135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:09:31    135s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:09:31    135s] (I)      Vertical capacity   :     0 34200     0 34200     0 34200     0 34200     0 34200     0
[09/21 19:09:31    135s] (I)      Horizontal capacity :     0     0 34200     0 34200     0 34200     0 34200     0 34200
[09/21 19:09:31    135s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:09:31    135s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:09:31    135s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:09:31    135s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:09:31    135s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:09:31    135s] (I)      Num tracks per GCell: 142.50 85.50 90.00 85.50 90.00 85.50 90.00 85.50 90.00 34.20 36.00
[09/21 19:09:31    135s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:09:31    135s] (I)      --------------------------------------------------------
[09/21 19:09:31    135s] 
[09/21 19:09:31    135s] (I)      ============ Routing rule table ============
[09/21 19:09:31    135s] (I)      Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:09:31    135s] (I)      ========================================
[09/21 19:09:31    135s] (I)      
[09/21 19:09:31    135s] (I)      ==== NDR : (Default) ====
[09/21 19:09:31    135s] (I)      +--------------+--------+
[09/21 19:09:31    135s] (I)      |           ID |      0 |
[09/21 19:09:31    135s] (I)      |      Default |    yes |
[09/21 19:09:31    135s] (I)      |  Clk Special |     no |
[09/21 19:09:31    135s] (I)      | Hard spacing |     no |
[09/21 19:09:31    135s] (I)      |    NDR track | (none) |
[09/21 19:09:31    135s] (I)      |      NDR via | (none) |
[09/21 19:09:31    135s] (I)      |  Extra space |      0 |
[09/21 19:09:31    135s] (I)      |      Shields |      0 |
[09/21 19:09:31    135s] (I)      |   Demand (H) |      1 |
[09/21 19:09:31    135s] (I)      |   Demand (V) |      1 |
[09/21 19:09:31    135s] (I)      |        #Nets |  18983 |
[09/21 19:09:31    135s] (I)      +--------------+--------+
[09/21 19:09:31    135s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:31    135s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:09:31    135s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:31    135s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:09:31    135s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:31    135s] (I)      =============== Blocked Tracks ===============
[09/21 19:09:31    135s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:31    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:09:31    135s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:31    135s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:09:31    135s] (I)      |     2 |   19455 |      180 |         0.93% |
[09/21 19:09:31    135s] (I)      |     3 |   21680 |      592 |         2.73% |
[09/21 19:09:31    135s] (I)      |     4 |   19455 |      180 |         0.93% |
[09/21 19:09:31    135s] (I)      |     5 |   21680 |      592 |         2.73% |
[09/21 19:09:31    135s] (I)      |     6 |   19455 |      180 |         0.93% |
[09/21 19:09:31    135s] (I)      |     7 |   21680 |      592 |         2.73% |
[09/21 19:09:31    135s] (I)      |     8 |   19455 |      180 |         0.93% |
[09/21 19:09:31    135s] (I)      |     9 |   21680 |     1184 |         5.46% |
[09/21 19:09:31    135s] (I)      |    10 |    7770 |     1650 |        21.24% |
[09/21 19:09:31    135s] (I)      |    11 |    8672 |      128 |         1.48% |
[09/21 19:09:31    135s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:31    135s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3.71 MB )
[09/21 19:09:31    135s] (I)      Reset routing kernel
[09/21 19:09:31    135s] (I)      numLocalWires=34793  numGlobalNetBranches=6065  numLocalNetBranches=11356
[09/21 19:09:31    135s] (I)      totalPins=51330  totalGlobalPin=23834 (46.43%)
[09/21 19:09:31    135s] (I)      total 2D Cap : 178871 = (95051 H, 83820 V)
[09/21 19:09:31    135s] (I)      total 2D Demand : 2040 = (0 H, 2040 V)
[09/21 19:09:31    135s] (I)      init route region map
[09/21 19:09:31    135s] (I)      #blocked GCells = 0
[09/21 19:09:31    135s] (I)      #regions = 1
[09/21 19:09:31    135s] (I)      init safety region map
[09/21 19:09:31    135s] (I)      #blocked GCells = 0
[09/21 19:09:31    135s] (I)      #regions = 1
[09/21 19:09:31    135s] (I)      
[09/21 19:09:31    135s] (I)      ============  Phase 1a Route ============
[09/21 19:09:31    135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/21 19:09:31    135s] (I)      Usage: 23855 = (10176 H, 13679 V) = (10.71% H, 16.32% V) = (1.740e+05um H, 2.339e+05um V)
[09/21 19:09:31    135s] (I)      
[09/21 19:09:31    135s] (I)      ============  Phase 1b Route ============
[09/21 19:09:31    135s] (I)      Usage: 23855 = (10176 H, 13679 V) = (10.71% H, 16.32% V) = (1.740e+05um H, 2.339e+05um V)
[09/21 19:09:31    135s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/21 19:09:31    135s] 
[09/21 19:09:31    135s] (I)      Updating congestion map
[09/21 19:09:31    135s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:09:31    135s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.71 MB )
[09/21 19:09:31    135s] Finished Early Global Route rough congestion estimation: mem = 3861.3M
[09/21 19:09:31    135s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.084, REAL:0.084, MEM:3861.3M, EPOCH TIME: 1758496171.737413
[09/21 19:09:31    135s] earlyGlobalRoute rough estimation gcell size 10 row height
[09/21 19:09:31    135s] Unignore, current top cell is mytop.
[09/21 19:09:31    135s] OPERPROF:   Starting CDPad at level 2, MEM:3861.3M, EPOCH TIME: 1758496171.737683
[09/21 19:09:31    135s] CDPadU 0.836 -> 0.836. R=0.721, N=12036, GS=17.100
[09/21 19:09:31    135s] OPERPROF:   Finished CDPad at level 2, CPU:0.023, REAL:0.023, MEM:3861.3M, EPOCH TIME: 1758496171.760463
[09/21 19:09:31    135s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3861.3M, EPOCH TIME: 1758496171.761180
[09/21 19:09:31    135s] OPERPROF:     Starting NP-Place at level 3, MEM:3861.3M, EPOCH TIME: 1758496171.800936
[09/21 19:09:31    135s] OPERPROF:     Finished NP-Place at level 3, CPU:0.015, REAL:0.015, MEM:3861.3M, EPOCH TIME: 1758496171.815663
[09/21 19:09:31    135s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.071, REAL:0.071, MEM:3861.3M, EPOCH TIME: 1758496171.832576
[09/21 19:09:31    135s] Global placement CDP skipped at cutLevel 7.
[09/21 19:09:31    135s] Iteration  7: Total net bbox = 3.622e+05 (1.54e+05 2.08e+05)
[09/21 19:09:31    135s]               Est.  stn bbox = 4.213e+05 (1.80e+05 2.41e+05)
[09/21 19:09:31    135s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3861.3M
[09/21 19:09:31    135s] Ignore, current top cell is mytop.
[09/21 19:09:32    136s] 
[09/21 19:09:32    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/21 19:09:32    136s] TLC MultiMap info (StdDelay):
[09/21 19:09:32    136s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/21 19:09:32    136s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/21 19:09:32    136s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/21 19:09:32    136s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/21 19:09:32    136s]  Setting StdDelay to: 36.8ps
[09/21 19:09:32    136s] 
[09/21 19:09:32    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/21 19:09:33    136s] nrCritNet: 5.00% ( 949 / 18983 ) cutoffSlk: 1754.9ps stdDelay: 36.8ps
[09/21 19:09:34    137s] nrCritNet: 2.00% ( 379 / 18983 ) cutoffSlk: 750.0ps stdDelay: 36.8ps
[09/21 19:09:34    137s] Unignore, current top cell is mytop.
[09/21 19:09:34    137s] Iteration  8: Total net bbox = 3.644e+05 (1.56e+05 2.09e+05)
[09/21 19:09:34    137s]               Est.  stn bbox = 4.233e+05 (1.81e+05 2.42e+05)
[09/21 19:09:34    137s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 3861.3M
[09/21 19:09:34    137s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3861.3M, EPOCH TIME: 1758496174.597287
[09/21 19:09:34    137s] Ignore, current top cell is mytop.
[09/21 19:09:34    137s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:09:34    137s] Unignore, current top cell is mytop.
[09/21 19:09:34    137s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3861.3M, EPOCH TIME: 1758496174.597983
[09/21 19:09:34    137s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3861.3M, EPOCH TIME: 1758496174.598637
[09/21 19:09:34    137s] OPERPROF:     Starting NP-Place at level 3, MEM:3861.3M, EPOCH TIME: 1758496174.638950
[09/21 19:09:34    137s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:37    140s] OPERPROF:     Finished NP-Place at level 3, CPU:2.371, REAL:2.382, MEM:3861.3M, EPOCH TIME: 1758496177.021381
[09/21 19:09:37    140s] OPERPROF:   Finished NP-MAIN at level 2, CPU:2.424, REAL:2.435, MEM:3861.3M, EPOCH TIME: 1758496177.033669
[09/21 19:09:37    140s] Legalizing MH Cells... 0 / 0 (level 5) on mytop
[09/21 19:09:37    140s] MH legal: No MH instances from GP
[09/21 19:09:37    140s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:09:37    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3861.3M, DRC: 0)
[09/21 19:09:37    140s] Adjust Halo Group For DCLS Group
[09/21 19:09:37    140s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3861.3M, EPOCH TIME: 1758496177.034428
[09/21 19:09:37    140s] Ignore, current top cell is mytop.
[09/21 19:09:37    140s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:09:37    140s] Unignore, current top cell is mytop.
[09/21 19:09:37    140s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3861.3M, EPOCH TIME: 1758496177.035083
[09/21 19:09:37    140s] Ignore, current top cell is mytop.
[09/21 19:09:37    140s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3861.3M, EPOCH TIME: 1758496177.035277
[09/21 19:09:37    140s] Starting Early Global Route rough congestion estimation: mem = 3861.3M
[09/21 19:09:37    140s] (I)      Initializing eGR engine (rough)
[09/21 19:09:37    140s] Set min layer with default ( 2 )
[09/21 19:09:37    140s] Set max layer with default ( 127 )
[09/21 19:09:37    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:37    140s] Min route layer (adjusted) = 2
[09/21 19:09:37    140s] Max route layer (adjusted) = 11
[09/21 19:09:37    140s] (I)      clean place blk overflow:
[09/21 19:09:37    140s] (I)      H : enabled 0.60 0
[09/21 19:09:37    140s] (I)      V : enabled 0.60 0
[09/21 19:09:37    140s] (I)      Initializing eGR engine (rough)
[09/21 19:09:37    140s] Set min layer with default ( 2 )
[09/21 19:09:37    140s] Set max layer with default ( 127 )
[09/21 19:09:37    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:37    140s] Min route layer (adjusted) = 2
[09/21 19:09:37    140s] Max route layer (adjusted) = 11
[09/21 19:09:37    140s] (I)      clean place blk overflow:
[09/21 19:09:37    140s] (I)      H : enabled 0.60 0
[09/21 19:09:37    140s] (I)      V : enabled 0.60 0
[09/21 19:09:37    140s] (I)      Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[09/21 19:09:37    140s] (I)      Running eGR Rough flow
[09/21 19:09:37    140s] (I)      # wire layers (front) : 12
[09/21 19:09:37    140s] (I)      # wire layers (back)  : 0
[09/21 19:09:37    140s] (I)      min wire layer : 1
[09/21 19:09:37    140s] (I)      max wire layer : 11
[09/21 19:09:37    140s] (I)      # cut layers (front) : 11
[09/21 19:09:37    140s] (I)      # cut layers (back)  : 0
[09/21 19:09:37    140s] (I)      min cut layer : 1
[09/21 19:09:37    140s] (I)      max cut layer : 10
[09/21 19:09:37    140s] (I)      ================================ Layers ================================
[09/21 19:09:37    140s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:37    140s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:09:37    140s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:37    140s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:09:37    140s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:37    140s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:37    140s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:37    140s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:37    140s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:37    140s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:37    140s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:37    140s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:37    140s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:09:37    140s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:09:37    140s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:09:37    140s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:37    140s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:09:37    140s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:09:37    140s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:09:37    140s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:09:37    140s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:37    140s] (I)      Started Import and model ( Curr Mem: 3.70 MB )
[09/21 19:09:37    140s] (I)      == Non-default Options ==
[09/21 19:09:37    140s] (I)      Print mode                                         : 2
[09/21 19:09:37    140s] (I)      Stop if highly congested                           : false
[09/21 19:09:37    140s] (I)      Local connection modeling                          : true
[09/21 19:09:37    140s] (I)      Maximum routing layer                              : 11
[09/21 19:09:37    140s] (I)      Top routing layer                                  : 11
[09/21 19:09:37    140s] (I)      Assign partition pins                              : false
[09/21 19:09:37    140s] (I)      Support large GCell                                : true
[09/21 19:09:37    140s] (I)      Number of threads                                  : 1
[09/21 19:09:37    140s] (I)      Number of rows per GCell                           : 5
[09/21 19:09:37    140s] (I)      Max num rows per GCell                             : 32
[09/21 19:09:37    140s] (I)      Route tie net to shape                             : auto
[09/21 19:09:37    140s] (I)      Method to set GCell size                           : row
[09/21 19:09:37    140s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:09:37    140s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:09:37    140s] (I)      ============== Pin Summary ==============
[09/21 19:09:37    140s] (I)      +-------+--------+---------+------------+
[09/21 19:09:37    140s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:09:37    140s] (I)      +-------+--------+---------+------------+
[09/21 19:09:37    140s] (I)      |     1 |  51188 |  100.00 |        Pin |
[09/21 19:09:37    140s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:09:37    140s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:09:37    140s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:09:37    140s] (I)      +-------+--------+---------+------------+
[09/21 19:09:37    140s] (I)      Custom ignore net properties:
[09/21 19:09:37    140s] (I)      1 : NotLegal
[09/21 19:09:37    140s] (I)      Default ignore net properties:
[09/21 19:09:37    140s] (I)      1 : Special
[09/21 19:09:37    140s] (I)      2 : Analog
[09/21 19:09:37    140s] (I)      3 : Fixed
[09/21 19:09:37    140s] (I)      4 : Skipped
[09/21 19:09:37    140s] (I)      5 : MixedSignal
[09/21 19:09:37    140s] (I)      Prerouted net properties:
[09/21 19:09:37    140s] (I)      1 : NotLegal
[09/21 19:09:37    140s] (I)      2 : Special
[09/21 19:09:37    140s] (I)      3 : Analog
[09/21 19:09:37    140s] (I)      4 : Fixed
[09/21 19:09:37    140s] (I)      5 : Skipped
[09/21 19:09:37    140s] (I)      6 : MixedSignal
[09/21 19:09:37    140s] (I)      Early global route reroute all routable nets
[09/21 19:09:37    140s] (I)      Use row-based GCell size
[09/21 19:09:37    140s] (I)      Use row-based GCell align
[09/21 19:09:37    140s] (I)      layer 0 area = 80000
[09/21 19:09:37    140s] (I)      layer 1 area = 80000
[09/21 19:09:37    140s] (I)      layer 2 area = 80000
[09/21 19:09:37    140s] (I)      layer 3 area = 80000
[09/21 19:09:37    140s] (I)      layer 4 area = 80000
[09/21 19:09:37    140s] (I)      layer 5 area = 80000
[09/21 19:09:37    140s] (I)      layer 6 area = 80000
[09/21 19:09:37    140s] (I)      layer 7 area = 80000
[09/21 19:09:37    140s] (I)      layer 8 area = 80000
[09/21 19:09:37    140s] (I)      layer 9 area = 400000
[09/21 19:09:37    140s] (I)      layer 10 area = 400000
[09/21 19:09:37    140s] (I)      GCell unit size   : 3420
[09/21 19:09:37    140s] (I)      GCell multiplier  : 5
[09/21 19:09:37    140s] (I)      GCell row height  : 3420
[09/21 19:09:37    140s] (I)      Actual row height : 3420
[09/21 19:09:37    140s] (I)      GCell align ref   : 6000 6080
[09/21 19:09:37    140s] (I)      Track table information for default rule: 
[09/21 19:09:37    140s] (I)      Metal1 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal2 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal3 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal4 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal5 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal6 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal7 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal8 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal9 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal10 has single uniform track structure
[09/21 19:09:37    140s] (I)      Metal11 has single uniform track structure
[09/21 19:09:37    140s] (I)      ================== Default via ===================
[09/21 19:09:37    140s] (I)      +----+------------------+------------------------+
[09/21 19:09:37    140s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:09:37    140s] (I)      +----+------------------+------------------------+
[09/21 19:09:37    140s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:09:37    140s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:09:37    140s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:09:37    140s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:09:37    140s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:09:37    140s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:09:37    140s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:09:37    140s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:09:37    140s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:09:37    140s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:09:37    140s] (I)      +----+------------------+------------------------+
[09/21 19:09:37    140s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:09:37    140s] (I)      Read 5566 PG shapes from cache
[09/21 19:09:37    140s] (I)      Read 0 clock shapes
[09/21 19:09:37    140s] (I)      Read 0 other shapes
[09/21 19:09:37    140s] (I)      #Routing Blockages  : 0
[09/21 19:09:37    140s] (I)      #Bump Blockages     : 0
[09/21 19:09:37    140s] (I)      #Instance Blockages : 0
[09/21 19:09:37    140s] (I)      #PG Blockages       : 5566
[09/21 19:09:37    140s] (I)      #Halo Blockages     : 0
[09/21 19:09:37    140s] (I)      #Boundary Blockages : 0
[09/21 19:09:37    140s] (I)      #Clock Blockages    : 0
[09/21 19:09:37    140s] (I)      #Other Blockages    : 0
[09/21 19:09:37    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:09:37    140s] (I)      #prerouted nets         : 0
[09/21 19:09:37    140s] (I)      #prerouted special nets : 0
[09/21 19:09:37    140s] (I)      #prerouted wires        : 0
[09/21 19:09:37    140s] (I)      Read 18983 nets ( ignored 0 )
[09/21 19:09:37    140s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:09:37    140s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:09:37    140s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:09:37    140s] (I)      handle routing halo
[09/21 19:09:37    140s] (I)      Reading macro buffers
[09/21 19:09:37    140s] (I)      Number of macro buffers: 0
[09/21 19:09:37    140s] (I)      early_global_route_priority property id does not exist.
[09/21 19:09:37    140s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:09:37    140s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:09:37    140s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:09:37    140s] (I)      Number of ignored nets                =      0
[09/21 19:09:37    140s] (I)      Number of connected nets              =      0
[09/21 19:09:37    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:09:37    140s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:09:37    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:09:37    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:09:37    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:09:37    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:09:37    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:09:37    140s] (I)      There are 1 clock nets ( 0 with NDR ).
[09/21 19:09:37    140s] (I)      Ndr track 0 does not exist
[09/21 19:09:37    140s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:09:37    140s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:09:37    140s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:09:37    140s] (I)      Site width          :   400  (dbu)
[09/21 19:09:37    140s] (I)      Row height          :  3420  (dbu)
[09/21 19:09:37    140s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:09:37    140s] (I)      GCell width         : 17100  (dbu)
[09/21 19:09:37    140s] (I)      GCell height        : 17100  (dbu)
[09/21 19:09:37    140s] (I)      Grid                :    31    30    11
[09/21 19:09:37    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:09:37    140s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:09:37    140s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[09/21 19:09:37    140s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[09/21 19:09:37    140s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:09:37    140s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:09:37    140s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:09:37    140s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:09:37    140s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:09:37    140s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[09/21 19:09:37    140s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:09:37    140s] (I)      --------------------------------------------------------
[09/21 19:09:37    140s] 
[09/21 19:09:37    140s] (I)      ============ Routing rule table ============
[09/21 19:09:37    140s] (I)      Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:09:37    140s] (I)      ========================================
[09/21 19:09:37    140s] (I)      
[09/21 19:09:37    140s] (I)      ==== NDR : (Default) ====
[09/21 19:09:37    140s] (I)      +--------------+--------+
[09/21 19:09:37    140s] (I)      |           ID |      0 |
[09/21 19:09:37    140s] (I)      |      Default |    yes |
[09/21 19:09:37    140s] (I)      |  Clk Special |     no |
[09/21 19:09:37    140s] (I)      | Hard spacing |     no |
[09/21 19:09:37    140s] (I)      |    NDR track | (none) |
[09/21 19:09:37    140s] (I)      |      NDR via | (none) |
[09/21 19:09:37    140s] (I)      |  Extra space |      0 |
[09/21 19:09:37    140s] (I)      |      Shields |      0 |
[09/21 19:09:37    140s] (I)      |   Demand (H) |      1 |
[09/21 19:09:37    140s] (I)      |   Demand (V) |      1 |
[09/21 19:09:37    140s] (I)      |        #Nets |  18983 |
[09/21 19:09:37    140s] (I)      +--------------+--------+
[09/21 19:09:37    140s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:37    140s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:09:37    140s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:37    140s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:09:37    140s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:37    140s] (I)      =============== Blocked Tracks ===============
[09/21 19:09:37    140s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:37    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:09:37    140s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:37    140s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:09:37    140s] (I)      |     2 |   38910 |      360 |         0.93% |
[09/21 19:09:37    140s] (I)      |     3 |   42005 |      592 |         1.41% |
[09/21 19:09:37    140s] (I)      |     4 |   38910 |      360 |         0.93% |
[09/21 19:09:37    140s] (I)      |     5 |   42005 |      592 |         1.41% |
[09/21 19:09:37    140s] (I)      |     6 |   38910 |      360 |         0.93% |
[09/21 19:09:37    140s] (I)      |     7 |   42005 |      592 |         1.41% |
[09/21 19:09:37    140s] (I)      |     8 |   38910 |      360 |         0.93% |
[09/21 19:09:37    140s] (I)      |     9 |   42005 |     1184 |         2.82% |
[09/21 19:09:37    140s] (I)      |    10 |   15540 |     3300 |        21.24% |
[09/21 19:09:37    140s] (I)      |    11 |   16802 |      248 |         1.48% |
[09/21 19:09:37    140s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:37    140s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.71 MB )
[09/21 19:09:37    140s] (I)      Reset routing kernel
[09/21 19:09:37    140s] (I)      numLocalWires=25062  numGlobalNetBranches=4991  numLocalNetBranches=7573
[09/21 19:09:37    140s] (I)      totalPins=51330  totalGlobalPin=32018 (62.38%)
[09/21 19:09:37    140s] (I)      total 2D Cap : 351863 = (184222 H, 167641 V)
[09/21 19:09:37    140s] (I)      total 2D Demand : 3129 = (0 H, 3129 V)
[09/21 19:09:37    140s] (I)      init route region map
[09/21 19:09:37    140s] (I)      #blocked GCells = 0
[09/21 19:09:37    140s] (I)      #regions = 1
[09/21 19:09:37    140s] (I)      init safety region map
[09/21 19:09:37    140s] (I)      #blocked GCells = 0
[09/21 19:09:37    140s] (I)      #regions = 1
[09/21 19:09:37    140s] (I)      
[09/21 19:09:37    140s] (I)      ============  Phase 1a Route ============
[09/21 19:09:37    140s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/21 19:09:37    140s] (I)      Usage: 47696 = (20817 H, 26879 V) = (11.30% H, 16.03% V) = (1.780e+05um H, 2.298e+05um V)
[09/21 19:09:37    140s] (I)      
[09/21 19:09:37    140s] (I)      ============  Phase 1b Route ============
[09/21 19:09:37    140s] (I)      Usage: 47696 = (20817 H, 26879 V) = (11.30% H, 16.03% V) = (1.780e+05um H, 2.298e+05um V)
[09/21 19:09:37    140s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/21 19:09:37    140s] 
[09/21 19:09:37    140s] (I)      Updating congestion map
[09/21 19:09:37    140s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:09:37    140s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.71 MB )
[09/21 19:09:37    140s] Finished Early Global Route rough congestion estimation: mem = 3861.3M
[09/21 19:09:37    140s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.087, REAL:0.088, MEM:3861.3M, EPOCH TIME: 1758496177.122949
[09/21 19:09:37    140s] earlyGlobalRoute rough estimation gcell size 5 row height
[09/21 19:09:37    140s] Unignore, current top cell is mytop.
[09/21 19:09:37    140s] OPERPROF:   Starting CDPad at level 2, MEM:3861.3M, EPOCH TIME: 1758496177.123220
[09/21 19:09:37    140s] CDPadU 0.836 -> 0.837. R=0.721, N=12036, GS=8.550
[09/21 19:09:37    140s] OPERPROF:   Finished CDPad at level 2, CPU:0.026, REAL:0.026, MEM:3861.3M, EPOCH TIME: 1758496177.149112
[09/21 19:09:37    140s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3861.3M, EPOCH TIME: 1758496177.149850
[09/21 19:09:37    140s] OPERPROF:     Starting NP-Place at level 3, MEM:3861.3M, EPOCH TIME: 1758496177.181497
[09/21 19:09:37    140s] OPERPROF:     Finished NP-Place at level 3, CPU:0.015, REAL:0.015, MEM:3861.3M, EPOCH TIME: 1758496177.196532
[09/21 19:09:37    140s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.062, REAL:0.062, MEM:3861.3M, EPOCH TIME: 1758496177.212242
[09/21 19:09:37    140s] Global placement CDP skipped at cutLevel 9.
[09/21 19:09:37    140s] Iteration  9: Total net bbox = 3.625e+05 (1.54e+05 2.08e+05)
[09/21 19:09:37    140s]               Est.  stn bbox = 4.208e+05 (1.80e+05 2.41e+05)
[09/21 19:09:37    140s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 3861.3M
[09/21 19:09:37    140s] Ignore, current top cell is mytop.
[09/21 19:09:38    141s] nrCritNet: 5.00% ( 949 / 18983 ) cutoffSlk: 1752.3ps stdDelay: 36.8ps
[09/21 19:09:39    143s] nrCritNet: 1.99% ( 377 / 18983 ) cutoffSlk: 922.3ps stdDelay: 36.8ps
[09/21 19:09:39    143s] Unignore, current top cell is mytop.
[09/21 19:09:40    143s] Iteration 10: Total net bbox = 3.631e+05 (1.55e+05 2.08e+05)
[09/21 19:09:40    143s]               Est.  stn bbox = 4.215e+05 (1.80e+05 2.41e+05)
[09/21 19:09:40    143s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 3861.3M
[09/21 19:09:40    143s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3861.3M, EPOCH TIME: 1758496180.013536
[09/21 19:09:40    143s] Ignore, current top cell is mytop.
[09/21 19:09:40    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:09:40    143s] Unignore, current top cell is mytop.
[09/21 19:09:40    143s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3861.3M, EPOCH TIME: 1758496180.014236
[09/21 19:09:40    143s] Legalizing MH Cells... 0 / 0 (level 8) on mytop
[09/21 19:09:40    143s] MH legal: No MH instances from GP
[09/21 19:09:40    143s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:09:40    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3861.3M, DRC: 0)
[09/21 19:09:40    143s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3861.3M, EPOCH TIME: 1758496180.014856
[09/21 19:09:40    143s] OPERPROF:     Starting NP-Place at level 3, MEM:3861.3M, EPOCH TIME: 1758496180.054230
[09/21 19:09:40    143s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:43    146s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:46    150s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:09:46    150s] GP RA stats: MHOnly 0 nrInst 12036 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/21 19:09:47    150s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3877.3M, EPOCH TIME: 1758496187.676478
[09/21 19:09:47    150s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:3877.3M, EPOCH TIME: 1758496187.676590
[09/21 19:09:47    150s] OPERPROF:     Finished NP-Place at level 3, CPU:7.586, REAL:7.623, MEM:3877.3M, EPOCH TIME: 1758496187.677323
[09/21 19:09:47    150s] OPERPROF:   Finished NP-MAIN at level 2, CPU:7.638, REAL:7.675, MEM:3861.3M, EPOCH TIME: 1758496187.690170
[09/21 19:09:47    150s] Iteration 11: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:09:47    150s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:09:47    150s]               cpu = 0:00:07.7 real = 0:00:07.0 mem = 3861.3M
[09/21 19:09:47    150s] Iteration 12: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:09:47    150s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:09:47    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3861.3M
[09/21 19:09:47    150s] [adp] clock
[09/21 19:09:47    150s] [adp] weight, nr nets, wire length
[09/21 19:09:47    150s] [adp]      0        1  503.242000
[09/21 19:09:47    150s] [adp] data
[09/21 19:09:47    150s] [adp] weight, nr nets, wire length
[09/21 19:09:47    150s] [adp]      0    18982  370791.698000
[09/21 19:09:47    150s] [adp] 0.000000|0.000000|0.000000
[09/21 19:09:47    150s] Iteration 13: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
[09/21 19:09:47    150s]               Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
[09/21 19:09:47    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3861.3M
[09/21 19:09:47    150s] *** cost = 3.713e+05 (1.60e+05 2.11e+05) (cpu for global=0:00:25.5) real=0:00:25.0***
[09/21 19:09:47    150s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[09/21 19:09:47    150s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:27.106, REAL:27.225, MEM:3861.3M, EPOCH TIME: 1758496187.755044
[09/21 19:09:47    150s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3861.3M, EPOCH TIME: 1758496187.755111
[09/21 19:09:47    150s] Deleting eGR PG blockage cache
[09/21 19:09:47    150s] Disable eGR PG blockage caching
[09/21 19:09:47    150s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3861.3M, EPOCH TIME: 1758496187.755155
[09/21 19:09:47    150s] Ignore, current top cell is mytop.
[09/21 19:09:47    150s] Saved padding area to DB
[09/21 19:09:47    150s] Cell mytop LLGs are deleted
[09/21 19:09:47    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] # Resetting pin-track-align track data.
[09/21 19:09:47    150s] Solver runtime cpu: 0:00:19.2 real: 0:00:19.2
[09/21 19:09:47    150s] Core Placement runtime cpu: 0:00:19.7 real: 0:00:19.0
[09/21 19:09:47    150s] Begin: Reorder Scan Chains
[09/21 19:09:47    150s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/21 19:09:47    150s] Type 'man IMPSP-9025' for more detail.
[09/21 19:09:47    150s] End: Reorder Scan Chains
[09/21 19:09:47    150s] No floating exclusive groups are found. CDER will not be conducted
[09/21 19:09:47    150s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3861.3M, EPOCH TIME: 1758496187.761824
[09/21 19:09:47    150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3861.3M, EPOCH TIME: 1758496187.761886
[09/21 19:09:47    150s] Processing tracks to init pin-track alignment.
[09/21 19:09:47    150s] z: 2, totalTracks: 1
[09/21 19:09:47    150s] z: 4, totalTracks: 1
[09/21 19:09:47    150s] z: 6, totalTracks: 1
[09/21 19:09:47    150s] z: 8, totalTracks: 1
[09/21 19:09:47    150s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:09:47    150s] Cell mytop LLGs are deleted
[09/21 19:09:47    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] # Building mytop llgBox search-tree.
[09/21 19:09:47    150s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3861.3M, EPOCH TIME: 1758496187.766713
[09/21 19:09:47    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:47    150s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3861.3M, EPOCH TIME: 1758496187.767602
[09/21 19:09:47    150s] Max number of tech site patterns supported in site array is 256.
[09/21 19:09:47    150s] Core basic site is CoreSite
[09/21 19:09:47    151s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:09:47    151s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:09:47    151s] Fast DP-INIT is on for default
[09/21 19:09:47    151s] Keep-away cache is enable on metals: 1-11
[09/21 19:09:47    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:09:47    151s] Atter site array init, number of instance map data is 0.
[09/21 19:09:47    151s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.013, REAL:0.014, MEM:3861.3M, EPOCH TIME: 1758496187.781127
[09/21 19:09:47    151s] 
[09/21 19:09:47    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:09:47    151s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:09:47    151s] OPERPROF:       Starting CMU at level 4, MEM:3861.3M, EPOCH TIME: 1758496187.781968
[09/21 19:09:47    151s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3861.3M, EPOCH TIME: 1758496187.782510
[09/21 19:09:47    151s] 
[09/21 19:09:47    151s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:09:47    151s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.017, MEM:3861.3M, EPOCH TIME: 1758496187.783241
[09/21 19:09:47    151s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3861.3M, EPOCH TIME: 1758496187.783277
[09/21 19:09:47    151s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3861.3M, EPOCH TIME: 1758496187.783350
[09/21 19:09:47    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3861.3MB).
[09/21 19:09:47    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:3861.3M, EPOCH TIME: 1758496187.786017
[09/21 19:09:47    151s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.024, REAL:0.024, MEM:3861.3M, EPOCH TIME: 1758496187.786044
[09/21 19:09:47    151s] TDRefine: refinePlace mode is spiral
[09/21 19:09:47    151s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/21 19:09:47    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.2
[09/21 19:09:47    151s] OPERPROF: Starting Refine-Place at level 1, MEM:3861.3M, EPOCH TIME: 1758496187.786608
[09/21 19:09:47    151s] *** Starting refinePlace (0:02:31 mem=3861.3M) ***
[09/21 19:09:47    151s] Total net bbox length = 3.713e+05 (1.599e+05 2.114e+05) (ext = 1.135e+04)
[09/21 19:09:47    151s] 
[09/21 19:09:47    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:09:47    151s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:09:47    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:09:47    151s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3861.3M, EPOCH TIME: 1758496187.796208
[09/21 19:09:47    151s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3861.3M, EPOCH TIME: 1758496187.796504
[09/21 19:09:47    151s] Set min layer with default ( 2 )
[09/21 19:09:47    151s] Set max layer with default ( 127 )
[09/21 19:09:47    151s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:47    151s] Min route layer (adjusted) = 2
[09/21 19:09:47    151s] Max route layer (adjusted) = 11
[09/21 19:09:47    151s] Set min layer with default ( 2 )
[09/21 19:09:47    151s] Set max layer with default ( 127 )
[09/21 19:09:47    151s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:47    151s] Min route layer (adjusted) = 2
[09/21 19:09:47    151s] Max route layer (adjusted) = 11
[09/21 19:09:47    151s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3861.3M, EPOCH TIME: 1758496187.799504
[09/21 19:09:47    151s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3861.3M, EPOCH TIME: 1758496187.799803
[09/21 19:09:47    151s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3861.3M, EPOCH TIME: 1758496187.799837
[09/21 19:09:47    151s] Starting refinePlace ...
[09/21 19:09:47    151s] Set min layer with default ( 2 )
[09/21 19:09:47    151s] Set max layer with default ( 127 )
[09/21 19:09:47    151s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:47    151s] Min route layer (adjusted) = 2
[09/21 19:09:47    151s] Max route layer (adjusted) = 11
[09/21 19:09:47    151s] Set min layer with default ( 2 )
[09/21 19:09:47    151s] Set max layer with default ( 127 )
[09/21 19:09:47    151s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:47    151s] Min route layer (adjusted) = 2
[09/21 19:09:47    151s] Max route layer (adjusted) = 11
[09/21 19:09:47    151s] DDP initSite1 nrRow 147 nrJob 147
[09/21 19:09:47    151s] DDP markSite nrRow 147 nrJob 147
[09/21 19:09:47    151s] ** Cut row section cpu time 0:00:00.0.
[09/21 19:09:47    151s]  ** Cut row section real time 0:00:00.0.
[09/21 19:09:47    151s]    Spread Effort: high, standalone mode, useDDP on.
[09/21 19:09:47    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3861.3MB) @(0:02:31 - 0:02:31).
[09/21 19:09:47    151s] Move report: preRPlace moves 12036 insts, mean move: 0.17 um, max move: 1.65 um 
[09/21 19:09:47    151s] 	Max move on inst (g7495): (19.18, 236.68) --> (20.20, 237.31)
[09/21 19:09:47    151s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X1
[09/21 19:09:47    151s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3861.3M, EPOCH TIME: 1758496187.901705
[09/21 19:09:47    151s] Tweakage: fix icg 1, fix clk 0.
[09/21 19:09:47    151s] Tweakage: density cost 0, scale 0.4.
[09/21 19:09:47    151s] Tweakage: activity cost 0, scale 1.0.
[09/21 19:09:47    151s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3861.3M, EPOCH TIME: 1758496187.911257
[09/21 19:09:47    151s] Cut to 1 partitions.
[09/21 19:09:47    151s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3861.3M, EPOCH TIME: 1758496187.915290
[09/21 19:09:48    151s] Tweakage swap 1462 pairs.
[09/21 19:09:48    151s] Tweakage perm 486 insts, flip 0 insts.
[09/21 19:09:48    151s] Tweakage perm 35 insts, flip 0 insts.
[09/21 19:09:48    151s] Tweakage swap 430 pairs.
[09/21 19:09:48    151s] Tweakage perm 120 insts, flip 0 insts.
[09/21 19:09:48    151s] Tweakage perm 18 insts, flip 0 insts.
[09/21 19:09:48    151s] Tweakage swap 677 pairs.
[09/21 19:09:48    151s] Tweakage swap 228 pairs.
[09/21 19:09:48    152s] Tweakage perm 279 insts, flip 0 insts.
[09/21 19:09:49    152s] Tweakage perm 18 insts, flip 0 insts.
[09/21 19:09:49    152s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.153, REAL:1.160, MEM:3861.3M, EPOCH TIME: 1758496189.074859
[09/21 19:09:49    152s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.159, REAL:1.165, MEM:3861.3M, EPOCH TIME: 1758496189.076303
[09/21 19:09:49    152s] Cleanup congestion map
[09/21 19:09:49    152s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.173, REAL:1.180, MEM:3861.3M, EPOCH TIME: 1758496189.081550
[09/21 19:09:49    152s] Move report: Congestion aware Tweak moves 3628 insts, mean move: 3.84 um, max move: 32.16 um 
[09/21 19:09:49    152s] 	Max move on inst (instanceL1/g16309): (221.80, 15.01) --> (217.00, 42.37)
[09/21 19:09:49    152s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:02.0, mem=3861.3mb) @(0:02:31 - 0:02:32).
[09/21 19:09:49    152s] Cleanup congestion map
[09/21 19:09:49    152s] 
[09/21 19:09:49    152s]  === Spiral for Logical I: (movable: 12036) ===
[09/21 19:09:49    152s] 
[09/21 19:09:49    152s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/21 19:09:49    152s] 
[09/21 19:09:49    152s]  Info: 0 filler has been deleted!
[09/21 19:09:49    152s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/21 19:09:49    152s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/21 19:09:49    152s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/21 19:09:49    152s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3829.3MB) @(0:02:32 - 0:02:33).
[09/21 19:09:49    152s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:09:49    152s] Move report: Detail placement moves 12036 insts, mean move: 1.28 um, max move: 32.10 um 
[09/21 19:09:49    152s] 	Max move on inst (instanceL1/g22221): (217.02, 42.33) --> (221.80, 15.01)
[09/21 19:09:49    152s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3829.3MB
[09/21 19:09:49    152s] Statistics of distance of Instance movement in refine placement:
[09/21 19:09:49    152s]   maximum (X+Y) =        32.10 um
[09/21 19:09:49    152s]   inst (instanceL1/g22221) with max move: (217.024, 42.33) -> (221.8, 15.01)
[09/21 19:09:49    152s]   mean    (X+Y) =         1.28 um
[09/21 19:09:49    152s] Summary Report:
[09/21 19:09:49    152s] Instances move: 12036 (out of 12036 movable)
[09/21 19:09:49    152s] Instances flipped: 0
[09/21 19:09:49    152s] Mean displacement: 1.28 um
[09/21 19:09:49    152s] Max displacement: 32.10 um (Instance: instanceL1/g22221) (217.024, 42.33) -> (221.8, 15.01)
[09/21 19:09:49    152s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[09/21 19:09:49    152s] 	Violation at original loc: Overlapping with other instance
[09/21 19:09:49    152s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/21 19:09:49    152s] Total instances moved : 12036
[09/21 19:09:49    152s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.476, REAL:1.482, MEM:3829.3M, EPOCH TIME: 1758496189.281990
[09/21 19:09:49    152s] Total net bbox length = 3.699e+05 (1.583e+05 2.116e+05) (ext = 1.138e+04)
[09/21 19:09:49    152s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3829.3MB
[09/21 19:09:49    152s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=3829.3MB) @(0:02:31 - 0:02:33).
[09/21 19:09:49    152s] *** Finished refinePlace (0:02:33 mem=3829.3M) ***
[09/21 19:09:49    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.2
[09/21 19:09:49    152s] OPERPROF: Finished Refine-Place at level 1, CPU:1.494, REAL:1.500, MEM:3829.3M, EPOCH TIME: 1758496189.286946
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 32.10 um
RPlace-Summary:     Max move: inst instanceL1/g22221 cell INVX1 loc (217.02, 42.33) -> (221.80, 15.01)
RPlace-Summary:     Average move dist: 1.28
RPlace-Summary:     Number of inst moved: 12036
RPlace-Summary:     Number of movable inst: 12036
[09/21 19:09:49    152s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/21 19:09:49    152s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3829.3M, EPOCH TIME: 1758496189.287528
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12036).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] Cell mytop LLGs are deleted
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] # Resetting pin-track-align track data.
[09/21 19:09:49    152s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.009, REAL:0.009, MEM:3829.3M, EPOCH TIME: 1758496189.296724
[09/21 19:09:49    152s] *** End of Placement (cpu=0:00:29.3, real=0:00:30.0, mem=3829.3M) ***
[09/21 19:09:49    152s] Processing tracks to init pin-track alignment.
[09/21 19:09:49    152s] z: 2, totalTracks: 1
[09/21 19:09:49    152s] z: 4, totalTracks: 1
[09/21 19:09:49    152s] z: 6, totalTracks: 1
[09/21 19:09:49    152s] z: 8, totalTracks: 1
[09/21 19:09:49    152s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:09:49    152s] Cell mytop LLGs are deleted
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] # Building mytop llgBox search-tree.
[09/21 19:09:49    152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3829.3M, EPOCH TIME: 1758496189.301073
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3829.3M, EPOCH TIME: 1758496189.301825
[09/21 19:09:49    152s] Max number of tech site patterns supported in site array is 256.
[09/21 19:09:49    152s] Core basic site is CoreSite
[09/21 19:09:49    152s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:09:49    152s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:09:49    152s] Fast DP-INIT is on for default
[09/21 19:09:49    152s] Keep-away cache is enable on metals: 1-11
[09/21 19:09:49    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:09:49    152s] Atter site array init, number of instance map data is 0.
[09/21 19:09:49    152s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3829.3M, EPOCH TIME: 1758496189.315521
[09/21 19:09:49    152s] 
[09/21 19:09:49    152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:09:49    152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:09:49    152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:3829.3M, EPOCH TIME: 1758496189.316786
[09/21 19:09:49    152s] default core: bins with density > 0.750 = 37.78 % ( 85 / 225 )
[09/21 19:09:49    152s] Density distribution unevenness ratio = 6.021%
[09/21 19:09:49    152s] Density distribution unevenness ratio (U70) = 5.952%
[09/21 19:09:49    152s] Density distribution unevenness ratio (U80) = 0.557%
[09/21 19:09:49    152s] Density distribution unevenness ratio (U90) = 0.000%
[09/21 19:09:49    152s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3829.3M, EPOCH TIME: 1758496189.321635
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] Cell mytop LLGs are deleted
[09/21 19:09:49    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:09:49    152s] # Resetting pin-track-align track data.
[09/21 19:09:49    152s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:3829.3M, EPOCH TIME: 1758496189.328358
[09/21 19:09:49    152s] *** Free Virtual Timing Model ...(mem=3829.3M)
[09/21 19:09:49    152s] **INFO: Enable pre-place timing setting for timing analysis
[09/21 19:09:49    152s] Set Using Default Delay Limit as 101.
[09/21 19:09:49    152s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/21 19:09:49    152s] Set Default Net Delay as 0 ps.
[09/21 19:09:49    152s] Set Default Net Load as 0 pF. 
[09/21 19:09:49    152s] **INFO: Analyzing IO path groups for slack adjustment
[09/21 19:09:49    152s] Effort level <high> specified for reg2reg_tmp.801907 path_group
[09/21 19:09:49    152s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:09:49    152s] #################################################################################
[09/21 19:09:49    152s] # Design Stage: PreRoute
[09/21 19:09:49    152s] # Design Name: mytop
[09/21 19:09:49    152s] # Design Mode: 90nm
[09/21 19:09:49    152s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:09:49    152s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:09:49    152s] # Signoff Settings: SI Off 
[09/21 19:09:49    152s] #################################################################################
[09/21 19:09:49    153s] Calculate delays in BcWc mode...
[09/21 19:09:49    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 3829.3M, InitMEM = 3829.3M)
[09/21 19:09:49    153s] Start delay calculation (fullDC) (1 T). (MEM=2951.79)
[09/21 19:09:49    153s] End AAE Lib Interpolated Model. (MEM=2951.785156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:09:51    154s] Total number of fetched objects 18985
[09/21 19:09:51    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:09:51    154s] End delay calculation. (MEM=2959.37 CPU=0:00:01.3 REAL=0:00:02.0)
[09/21 19:09:51    154s] End delay calculation (fullDC). (MEM=2959.37 CPU=0:00:01.4 REAL=0:00:02.0)
[09/21 19:09:51    154s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 3867.4M) ***
[09/21 19:09:51    154s] **INFO: Disable pre-place timing setting for timing analysis
[09/21 19:09:51    154s] Set Using Default Delay Limit as 1000.
[09/21 19:09:51    154s] Set Default Net Delay as 1000 ps.
[09/21 19:09:51    154s] Set Default Net Load as 0.5 pF. 
[09/21 19:09:51    154s] Info: Disable timing driven in postCTS congRepair.
[09/21 19:09:51    154s] 
[09/21 19:09:51    154s] Starting congRepair ...
[09/21 19:09:51    154s] User Input Parameters:
[09/21 19:09:51    154s] - Congestion Driven    : On
[09/21 19:09:51    154s] - Timing Driven        : Off
[09/21 19:09:51    154s] - Area-Violation Based : On
[09/21 19:09:51    154s] - Start Rollback Level : -5
[09/21 19:09:51    154s] - Legalized            : On
[09/21 19:09:51    154s] - Window Based         : Off
[09/21 19:09:51    154s] - eDen incr mode       : Off
[09/21 19:09:51    154s] - Small incr mode      : Off
[09/21 19:09:51    154s] 
[09/21 19:09:51    154s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3857.9M, EPOCH TIME: 1758496191.507787
[09/21 19:09:51    154s] Enable eGR PG blockage caching
[09/21 19:09:51    154s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3857.9M, EPOCH TIME: 1758496191.507853
[09/21 19:09:51    154s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3857.9M, EPOCH TIME: 1758496191.508711
[09/21 19:09:51    154s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:3857.9M, EPOCH TIME: 1758496191.510372
[09/21 19:09:51    154s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3857.9M, EPOCH TIME: 1758496191.510427
[09/21 19:09:51    154s] Starting Early Global Route congestion estimation: mem = 3857.9M
[09/21 19:09:51    154s] (I)      Initializing eGR engine (regular)
[09/21 19:09:51    154s] Set min layer with default ( 2 )
[09/21 19:09:51    154s] Set max layer with default ( 127 )
[09/21 19:09:51    154s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:51    154s] Min route layer (adjusted) = 2
[09/21 19:09:51    154s] Max route layer (adjusted) = 11
[09/21 19:09:51    154s] (I)      clean place blk overflow:
[09/21 19:09:51    154s] (I)      H : enabled 1.00 0
[09/21 19:09:51    154s] (I)      V : enabled 1.00 0
[09/21 19:09:51    154s] (I)      Initializing eGR engine (regular)
[09/21 19:09:51    154s] Set min layer with default ( 2 )
[09/21 19:09:51    154s] Set max layer with default ( 127 )
[09/21 19:09:51    154s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:51    154s] Min route layer (adjusted) = 2
[09/21 19:09:51    154s] Max route layer (adjusted) = 11
[09/21 19:09:51    154s] (I)      clean place blk overflow:
[09/21 19:09:51    154s] (I)      H : enabled 1.00 0
[09/21 19:09:51    154s] (I)      V : enabled 1.00 0
[09/21 19:09:51    154s] (I)      Started Early Global Route kernel ( Curr Mem: 3.65 MB )
[09/21 19:09:51    154s] (I)      Running eGR Regular flow
[09/21 19:09:51    154s] (I)      # wire layers (front) : 12
[09/21 19:09:51    154s] (I)      # wire layers (back)  : 0
[09/21 19:09:51    154s] (I)      min wire layer : 1
[09/21 19:09:51    154s] (I)      max wire layer : 11
[09/21 19:09:51    154s] (I)      # cut layers (front) : 11
[09/21 19:09:51    154s] (I)      # cut layers (back)  : 0
[09/21 19:09:51    154s] (I)      min cut layer : 1
[09/21 19:09:51    154s] (I)      max cut layer : 10
[09/21 19:09:51    154s] (I)      ================================ Layers ================================
[09/21 19:09:51    154s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:51    154s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:09:51    154s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:51    154s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:09:51    154s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:51    154s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:51    154s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:51    154s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:51    154s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:51    154s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:51    154s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:09:51    154s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:09:51    154s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:09:51    154s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:09:51    154s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:09:51    154s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:51    154s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:09:51    154s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:09:51    154s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:09:51    154s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:09:51    154s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:09:51    154s] (I)      Started Import and model ( Curr Mem: 3.65 MB )
[09/21 19:09:51    154s] (I)      == Non-default Options ==
[09/21 19:09:51    154s] (I)      Maximum routing layer                              : 11
[09/21 19:09:51    154s] (I)      Top routing layer                                  : 11
[09/21 19:09:51    154s] (I)      Number of threads                                  : 1
[09/21 19:09:51    154s] (I)      Route tie net to shape                             : auto
[09/21 19:09:51    154s] (I)      Use non-blocking free Dbs wires                    : false
[09/21 19:09:51    154s] (I)      Method to set GCell size                           : row
[09/21 19:09:51    154s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:09:51    154s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:09:51    154s] (I)      ============== Pin Summary ==============
[09/21 19:09:51    154s] (I)      +-------+--------+---------+------------+
[09/21 19:09:51    154s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:09:51    154s] (I)      +-------+--------+---------+------------+
[09/21 19:09:51    154s] (I)      |     1 |  51190 |  100.00 |        Pin |
[09/21 19:09:51    154s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:09:51    154s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:09:51    154s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:09:51    154s] (I)      +-------+--------+---------+------------+
[09/21 19:09:51    154s] (I)      Custom ignore net properties:
[09/21 19:09:51    154s] (I)      1 : NotLegal
[09/21 19:09:51    154s] (I)      Default ignore net properties:
[09/21 19:09:51    154s] (I)      1 : Special
[09/21 19:09:51    154s] (I)      2 : Analog
[09/21 19:09:51    154s] (I)      3 : Fixed
[09/21 19:09:51    154s] (I)      4 : Skipped
[09/21 19:09:51    154s] (I)      5 : MixedSignal
[09/21 19:09:51    154s] (I)      Prerouted net properties:
[09/21 19:09:51    154s] (I)      1 : NotLegal
[09/21 19:09:51    154s] (I)      2 : Special
[09/21 19:09:51    154s] (I)      3 : Analog
[09/21 19:09:51    154s] (I)      4 : Fixed
[09/21 19:09:51    154s] (I)      5 : Skipped
[09/21 19:09:51    154s] (I)      6 : MixedSignal
[09/21 19:09:51    154s] [NR-eGR] Early global route reroute all routable nets
[09/21 19:09:51    154s] (I)      Use row-based GCell size
[09/21 19:09:51    154s] (I)      Use row-based GCell align
[09/21 19:09:51    154s] (I)      layer 0 area = 80000
[09/21 19:09:51    154s] (I)      layer 1 area = 80000
[09/21 19:09:51    154s] (I)      layer 2 area = 80000
[09/21 19:09:51    154s] (I)      layer 3 area = 80000
[09/21 19:09:51    154s] (I)      layer 4 area = 80000
[09/21 19:09:51    154s] (I)      layer 5 area = 80000
[09/21 19:09:51    154s] (I)      layer 6 area = 80000
[09/21 19:09:51    154s] (I)      layer 7 area = 80000
[09/21 19:09:51    154s] (I)      layer 8 area = 80000
[09/21 19:09:51    154s] (I)      layer 9 area = 400000
[09/21 19:09:51    154s] (I)      layer 10 area = 400000
[09/21 19:09:51    154s] (I)      GCell unit size   : 3420
[09/21 19:09:51    154s] (I)      GCell multiplier  : 1
[09/21 19:09:51    154s] (I)      GCell row height  : 3420
[09/21 19:09:51    154s] (I)      Actual row height : 3420
[09/21 19:09:51    154s] (I)      GCell align ref   : 6000 6080
[09/21 19:09:51    154s] [NR-eGR] Track table information for default rule: 
[09/21 19:09:51    154s] [NR-eGR] Metal1 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal2 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal3 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal4 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal5 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal6 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal7 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal8 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal9 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal10 has single uniform track structure
[09/21 19:09:51    154s] [NR-eGR] Metal11 has single uniform track structure
[09/21 19:09:51    154s] (I)      ================== Default via ===================
[09/21 19:09:51    154s] (I)      +----+------------------+------------------------+
[09/21 19:09:51    154s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:09:51    154s] (I)      +----+------------------+------------------------+
[09/21 19:09:51    154s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:09:51    154s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:09:51    154s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:09:51    154s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:09:51    154s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:09:51    154s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:09:51    154s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:09:51    154s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:09:51    154s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:09:51    154s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:09:51    154s] (I)      +----+------------------+------------------------+
[09/21 19:09:51    154s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:09:51    154s] [NR-eGR] Read 5566 PG shapes
[09/21 19:09:51    154s] [NR-eGR] Read 0 clock shapes
[09/21 19:09:51    154s] [NR-eGR] Read 0 other shapes
[09/21 19:09:51    154s] [NR-eGR] #Routing Blockages  : 0
[09/21 19:09:51    154s] [NR-eGR] #Bump Blockages     : 0
[09/21 19:09:51    154s] [NR-eGR] #Instance Blockages : 0
[09/21 19:09:51    154s] [NR-eGR] #PG Blockages       : 5566
[09/21 19:09:51    154s] [NR-eGR] #Halo Blockages     : 0
[09/21 19:09:51    154s] [NR-eGR] #Boundary Blockages : 0
[09/21 19:09:51    154s] [NR-eGR] #Clock Blockages    : 0
[09/21 19:09:51    154s] [NR-eGR] #Other Blockages    : 0
[09/21 19:09:51    154s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:09:51    154s] [NR-eGR] #prerouted nets         : 0
[09/21 19:09:51    154s] [NR-eGR] #prerouted special nets : 0
[09/21 19:09:51    154s] [NR-eGR] #prerouted wires        : 0
[09/21 19:09:51    154s] [NR-eGR] Read 18983 nets ( ignored 0 )
[09/21 19:09:51    154s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:09:51    154s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:09:51    154s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:09:51    154s] (I)      handle routing halo
[09/21 19:09:51    154s] (I)      Reading macro buffers
[09/21 19:09:51    154s] (I)      Number of macro buffers: 0
[09/21 19:09:51    154s] (I)      early_global_route_priority property id does not exist.
[09/21 19:09:51    154s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:09:51    154s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:09:51    154s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:09:51    154s] (I)      Number of ignored nets                =      0
[09/21 19:09:51    154s] (I)      Number of connected nets              =      0
[09/21 19:09:51    154s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:09:51    154s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:09:51    154s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:09:51    154s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:09:51    154s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:09:51    154s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:09:51    154s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:09:51    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/21 19:09:51    154s] (I)      Ndr track 0 does not exist
[09/21 19:09:51    154s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:09:51    154s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:09:51    154s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:09:51    154s] (I)      Site width          :   400  (dbu)
[09/21 19:09:51    154s] (I)      Row height          :  3420  (dbu)
[09/21 19:09:51    154s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:09:51    154s] (I)      GCell width         :  3420  (dbu)
[09/21 19:09:51    154s] (I)      GCell height        :  3420  (dbu)
[09/21 19:09:51    154s] (I)      Grid                :   151   150    11
[09/21 19:09:51    154s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:09:51    154s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:09:51    154s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/21 19:09:51    154s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/21 19:09:51    154s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:09:51    154s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:09:51    154s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:09:51    154s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:09:51    154s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:09:51    154s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/21 19:09:51    154s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:09:51    154s] (I)      --------------------------------------------------------
[09/21 19:09:51    154s] 
[09/21 19:09:51    154s] [NR-eGR] ============ Routing rule table ============
[09/21 19:09:51    154s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:09:51    154s] [NR-eGR] ========================================
[09/21 19:09:51    154s] [NR-eGR] 
[09/21 19:09:51    154s] (I)      ==== NDR : (Default) ====
[09/21 19:09:51    154s] (I)      +--------------+--------+
[09/21 19:09:51    154s] (I)      |           ID |      0 |
[09/21 19:09:51    154s] (I)      |      Default |    yes |
[09/21 19:09:51    154s] (I)      |  Clk Special |     no |
[09/21 19:09:51    154s] (I)      | Hard spacing |     no |
[09/21 19:09:51    154s] (I)      |    NDR track | (none) |
[09/21 19:09:51    154s] (I)      |      NDR via | (none) |
[09/21 19:09:51    154s] (I)      |  Extra space |      0 |
[09/21 19:09:51    154s] (I)      |      Shields |      0 |
[09/21 19:09:51    154s] (I)      |   Demand (H) |      1 |
[09/21 19:09:51    154s] (I)      |   Demand (V) |      1 |
[09/21 19:09:51    154s] (I)      |        #Nets |  18983 |
[09/21 19:09:51    154s] (I)      +--------------+--------+
[09/21 19:09:51    154s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:51    154s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:09:51    154s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:51    154s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:09:51    154s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:09:51    154s] (I)      =============== Blocked Tracks ===============
[09/21 19:09:51    154s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:51    154s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:09:51    154s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:51    154s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:09:51    154s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/21 19:09:51    154s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/21 19:09:51    154s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/21 19:09:51    154s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/21 19:09:51    154s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/21 19:09:51    154s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/21 19:09:51    154s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/21 19:09:51    154s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/21 19:09:51    154s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/21 19:09:51    154s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/21 19:09:51    154s] (I)      +-------+---------+----------+---------------+
[09/21 19:09:51    154s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.66 MB )
[09/21 19:09:51    154s] (I)      Reset routing kernel
[09/21 19:09:51    154s] (I)      Started Global Routing ( Curr Mem: 3.66 MB )
[09/21 19:09:51    154s] (I)      totalPins=51330  totalGlobalPin=50549 (98.48%)
[09/21 19:09:51    154s] (I)      ================== Net Group Info ==================
[09/21 19:09:51    154s] (I)      +----+----------------+--------------+-------------+
[09/21 19:09:51    154s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/21 19:09:51    154s] (I)      +----+----------------+--------------+-------------+
[09/21 19:09:51    154s] (I)      |  1 |          18983 |    Metal2(2) | Metal11(11) |
[09/21 19:09:51    154s] (I)      +----+----------------+--------------+-------------+
[09/21 19:09:51    154s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/21 19:09:51    154s] (I)      total 2D Demand : 781 = (0 H, 781 V)
[09/21 19:09:51    154s] (I)      init route region map
[09/21 19:09:51    154s] (I)      #blocked GCells = 0
[09/21 19:09:51    154s] (I)      #regions = 1
[09/21 19:09:51    154s] (I)      init safety region map
[09/21 19:09:51    154s] (I)      #blocked GCells = 0
[09/21 19:09:51    154s] (I)      #regions = 1
[09/21 19:09:51    154s] [NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1a Route ============
[09/21 19:09:51    154s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1b Route ============
[09/21 19:09:51    154s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:09:51    154s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[09/21 19:09:51    154s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/21 19:09:51    154s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1c Route ============
[09/21 19:09:51    154s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1d Route ============
[09/21 19:09:51    154s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1e Route ============
[09/21 19:09:51    154s] (I)      Usage: 241845 = (106251 H, 135594 V) = (11.84% H, 16.20% V) = (1.817e+05um H, 2.319e+05um V)
[09/21 19:09:51    154s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] (I)      ============  Phase 1l Route ============
[09/21 19:09:51    154s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/21 19:09:51    154s] (I)      Layer  2:     192773     78765         7           0      192366    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  3:     202966     76582         0           0      202500    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  4:     192773     55383         0           0      192366    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  5:     202966     32242         0           0      202500    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  6:     192773     22306         0           0      192366    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  7:     202966      1541         0           0      202500    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  8:     192773       645         0           0      192366    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/21 19:09:51    154s] (I)      Total:       1723706    267464         7           0     1737410    ( 0.00%) 
[09/21 19:09:51    154s] (I)      
[09/21 19:09:51    154s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/21 19:09:51    154s] [NR-eGR]                        OverCon            
[09/21 19:09:51    154s] [NR-eGR]                         #Gcell     %Gcell
[09/21 19:09:51    154s] [NR-eGR]        Layer             (1-2)    OverCon
[09/21 19:09:51    154s] [NR-eGR] ----------------------------------------------
[09/21 19:09:51    154s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR] ----------------------------------------------
[09/21 19:09:51    154s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[09/21 19:09:51    154s] [NR-eGR] 
[09/21 19:09:51    154s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.66 MB )
[09/21 19:09:51    154s] (I)      Updating congestion map
[09/21 19:09:51    154s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/21 19:09:51    154s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:09:51    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3.66 MB )
[09/21 19:09:51    154s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 3857.9M
[09/21 19:09:51    154s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.243, REAL:0.244, MEM:3857.9M, EPOCH TIME: 1758496191.754672
[09/21 19:09:51    154s] OPERPROF: Starting HotSpotCal at level 1, MEM:3857.9M, EPOCH TIME: 1758496191.754708
[09/21 19:09:51    154s] [hotspot] +------------+---------------+---------------+
[09/21 19:09:51    154s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:09:51    154s] [hotspot] +------------+---------------+---------------+
[09/21 19:09:51    154s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:09:51    154s] [hotspot] +------------+---------------+---------------+
[09/21 19:09:51    154s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:09:51    154s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:09:51    154s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:3873.9M, EPOCH TIME: 1758496191.756370
[09/21 19:09:51    154s] Skipped repairing congestion.
[09/21 19:09:51    154s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3873.9M, EPOCH TIME: 1758496191.756445
[09/21 19:09:51    154s] Starting Early Global Route wiring: mem = 3873.9M
[09/21 19:09:51    154s] (I)      Running track assignment and export wires
[09/21 19:09:51    154s] (I)      Delete wires for 18983 nets 
[09/21 19:09:51    154s] (I)      ============= Track Assignment ============
[09/21 19:09:51    154s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.68 MB )
[09/21 19:09:51    154s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/21 19:09:51    154s] (I)      Run Multi-thread track assignment
[09/21 19:09:51    155s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.67 MB )
[09/21 19:09:51    155s] (I)      Started Export ( Curr Mem: 3.67 MB )
[09/21 19:09:51    155s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/21 19:09:51    155s] [NR-eGR] Total eGR-routed clock nets wire length: 2743um, number of vias: 1754
[09/21 19:09:51    155s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:09:51    155s] [NR-eGR]                  Length (um)    Vias 
[09/21 19:09:51    155s] [NR-eGR] -------------------------------------
[09/21 19:09:51    155s] [NR-eGR]  Metal1   (1H)             0   51230 
[09/21 19:09:51    155s] [NR-eGR]  Metal2   (2V)        109023   71486 
[09/21 19:09:51    155s] [NR-eGR]  Metal3   (3H)        127647   10111 
[09/21 19:09:51    155s] [NR-eGR]  Metal4   (4V)         92543    4205 
[09/21 19:09:51    155s] [NR-eGR]  Metal5   (5H)         54578    1429 
[09/21 19:09:51    155s] [NR-eGR]  Metal6   (6V)         38096     111 
[09/21 19:09:51    155s] [NR-eGR]  Metal7   (7H)          2618      29 
[09/21 19:09:51    155s] [NR-eGR]  Metal8   (8V)          1103       0 
[09/21 19:09:51    155s] [NR-eGR]  Metal9   (9H)             0       0 
[09/21 19:09:51    155s] [NR-eGR]  Metal10  (10V)            0       0 
[09/21 19:09:51    155s] [NR-eGR]  Metal11  (11H)            0       0 
[09/21 19:09:51    155s] [NR-eGR] -------------------------------------
[09/21 19:09:51    155s] [NR-eGR]           Total       425608  138601 
[09/21 19:09:51    155s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:09:51    155s] [NR-eGR] Total half perimeter of net bounding box: 369869um
[09/21 19:09:51    155s] [NR-eGR] Total length: 425608um, number of vias: 138601
[09/21 19:09:51    155s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:09:51    155s] (I)      == Layer wire length by net rule ==
[09/21 19:09:51    155s] (I)                        Default 
[09/21 19:09:51    155s] (I)      --------------------------
[09/21 19:09:51    155s] (I)       Metal1   (1H)        0um 
[09/21 19:09:51    155s] (I)       Metal2   (2V)   109023um 
[09/21 19:09:51    155s] (I)       Metal3   (3H)   127647um 
[09/21 19:09:51    155s] (I)       Metal4   (4V)    92543um 
[09/21 19:09:51    155s] (I)       Metal5   (5H)    54578um 
[09/21 19:09:51    155s] (I)       Metal6   (6V)    38096um 
[09/21 19:09:51    155s] (I)       Metal7   (7H)     2618um 
[09/21 19:09:51    155s] (I)       Metal8   (8V)     1103um 
[09/21 19:09:51    155s] (I)       Metal9   (9H)        0um 
[09/21 19:09:51    155s] (I)       Metal10  (10V)       0um 
[09/21 19:09:51    155s] (I)       Metal11  (11H)       0um 
[09/21 19:09:51    155s] (I)      --------------------------
[09/21 19:09:51    155s] (I)                Total  425608um 
[09/21 19:09:51    155s] (I)      == Layer via count by net rule ==
[09/21 19:09:51    155s] (I)                       Default 
[09/21 19:09:51    155s] (I)      -------------------------
[09/21 19:09:51    155s] (I)       Metal1   (1H)     51230 
[09/21 19:09:51    155s] (I)       Metal2   (2V)     71486 
[09/21 19:09:51    155s] (I)       Metal3   (3H)     10111 
[09/21 19:09:51    155s] (I)       Metal4   (4V)      4205 
[09/21 19:09:51    155s] (I)       Metal5   (5H)      1429 
[09/21 19:09:51    155s] (I)       Metal6   (6V)       111 
[09/21 19:09:51    155s] (I)       Metal7   (7H)        29 
[09/21 19:09:51    155s] (I)       Metal8   (8V)         0 
[09/21 19:09:51    155s] (I)       Metal9   (9H)         0 
[09/21 19:09:51    155s] (I)       Metal10  (10V)        0 
[09/21 19:09:51    155s] (I)       Metal11  (11H)        0 
[09/21 19:09:51    155s] (I)      -------------------------
[09/21 19:09:51    155s] (I)                Total   138601 
[09/21 19:09:51    155s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.67 MB )
[09/21 19:09:51    155s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/21 19:09:51    155s] (I)      Global routing data unavailable, rerun eGR
[09/21 19:09:51    155s] (I)      Initializing eGR engine (regular)
[09/21 19:09:51    155s] Set min layer with default ( 2 )
[09/21 19:09:51    155s] Set max layer with default ( 127 )
[09/21 19:09:51    155s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:09:51    155s] Min route layer (adjusted) = 2
[09/21 19:09:51    155s] Max route layer (adjusted) = 11
[09/21 19:09:51    155s] (I)      clean place blk overflow:
[09/21 19:09:51    155s] (I)      H : enabled 1.00 0
[09/21 19:09:51    155s] (I)      V : enabled 1.00 0
[09/21 19:09:51    155s] Early Global Route wiring runtime: 0.19 seconds, mem = 3873.9M
[09/21 19:09:51    155s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.192, REAL:0.193, MEM:3873.9M, EPOCH TIME: 1758496191.949746
[09/21 19:09:51    155s] Tdgp not enabled or already been cleared! skip clearing
[09/21 19:09:51    155s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[09/21 19:09:51    155s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3873.9M, EPOCH TIME: 1758496191.950530
[09/21 19:09:51    155s] Deleting eGR PG blockage cache
[09/21 19:09:51    155s] Disable eGR PG blockage caching
[09/21 19:09:51    155s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3873.9M, EPOCH TIME: 1758496191.950583
[09/21 19:09:51    155s] *** Finishing placeDesign default flow ***
[09/21 19:09:51    155s] **placeDesign ... cpu = 0: 0:35, real = 0: 0:34, mem = 3873.9M **
[09/21 19:09:51    155s] Tdgp not enabled or already been cleared! skip clearing
[09/21 19:09:51    155s] 
[09/21 19:09:51    155s] *** Summary of all messages that are not suppressed in this session:
[09/21 19:09:51    155s] Severity  ID               Count  Summary                                  
[09/21 19:09:51    155s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/21 19:09:51    155s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/21 19:09:51    155s] *** Message Summary: 3 warning(s), 0 error(s)
[09/21 19:09:51    155s] 
[09/21 19:09:51    155s] *** placeDesign #2 [finish] () : cpu/real = 0:00:34.8/0:00:35.0 (1.0), totSession cpu/real = 0:02:35.2/0:56:28.5 (0.0), mem = 3873.9M
[09/21 19:09:51    155s] 
[09/21 19:09:51    155s] =============================================================================================
[09/21 19:09:51    155s]  Final TAT Report : placeDesign #2                                              23.34-s088_1
[09/21 19:09:51    155s] =============================================================================================
[09/21 19:09:51    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:09:51    155s] ---------------------------------------------------------------------------------------------
[09/21 19:09:51    155s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:09:51    155s] [ RefinePlace            ]      1   0:00:01.5  (   4.3 % )     0:00:01.5 /  0:00:01.5    1.0
[09/21 19:09:51    155s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/21 19:09:51    155s] [ FullDelayCalc          ]      7   0:00:07.3  (  20.9 % )     0:00:07.3 /  0:00:07.3    1.0
[09/21 19:09:51    155s] [ TimingUpdate           ]     10   0:00:01.4  (   4.0 % )     0:00:01.4 /  0:00:01.4    1.0
[09/21 19:09:51    155s] [ MISC                   ]          0:00:24.8  (  70.8 % )     0:00:24.8 /  0:00:24.6    1.0
[09/21 19:09:51    155s] ---------------------------------------------------------------------------------------------
[09/21 19:09:51    155s]  placeDesign #2 TOTAL               0:00:35.0  ( 100.0 % )     0:00:35.0 /  0:00:34.8    1.0
[09/21 19:09:51    155s] ---------------------------------------------------------------------------------------------
[09/21 19:12:30    157s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/21 19:12:30    157s] <CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
[09/21 19:12:30    157s] AAE DB initialization (MEM=2887.570312 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/21 19:12:30    157s] #optDebug: fT-S <1 1 0 0 0>
[09/21 19:12:30    157s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:37.9/0:59:06.7 (0.0), mem = 3570.9M
[09/21 19:12:30    157s] Info: 1 threads available for lower-level modules during optimization.
[09/21 19:12:30    157s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[09/21 19:12:30    157s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3570.9M, EPOCH TIME: 1758496350.264480
[09/21 19:12:30    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    157s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3570.9M, EPOCH TIME: 1758496350.264557
[09/21 19:12:30    157s] Start to check current routing status for nets...
[09/21 19:12:30    158s] All nets are already routed correctly.
[09/21 19:12:30    158s] End to check current routing status for nets (mem=3570.9M)
[09/21 19:12:30    158s] Extraction called for design 'mytop' of instances=12036 and nets=19941 using extraction engine 'preRoute' .
[09/21 19:12:30    158s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/21 19:12:30    158s] Type 'man IMPEXT-3530' for more detail.
[09/21 19:12:30    158s] PreRoute RC Extraction called for design mytop.
[09/21 19:12:30    158s] RC Extraction called in multi-corner(1) mode.
[09/21 19:12:30    158s] RCMode: PreRoute
[09/21 19:12:30    158s]       RC Corner Indexes            0   
[09/21 19:12:30    158s] Capacitance Scaling Factor   : 1.00000 
[09/21 19:12:30    158s] Resistance Scaling Factor    : 1.00000 
[09/21 19:12:30    158s] Clock Cap. Scaling Factor    : 1.00000 
[09/21 19:12:30    158s] Clock Res. Scaling Factor    : 1.00000 
[09/21 19:12:30    158s] Shrink Factor                : 0.90000
[09/21 19:12:30    158s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/21 19:12:30    158s] Using capacitance table file ...
[09/21 19:12:30    158s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/21 19:12:30    158s] Updating RC Grid density data for preRoute extraction ...
[09/21 19:12:30    158s] eee: pegSigSF=1.070000
[09/21 19:12:30    158s] Initializing multi-corner capacitance tables ... 
[09/21 19:12:30    158s] Initializing multi-corner resistance tables ...
[09/21 19:12:30    158s] Creating RPSQ from WeeR and WRes ...
[09/21 19:12:30    158s] eee: Grid unit RC data computation started
[09/21 19:12:30    158s] eee: Grid unit RC data computation completed
[09/21 19:12:30    158s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:12:30    158s] eee: l=2 avDens=0.309889 usedTrk=6491.392312 availTrk=20947.500000 sigTrk=6491.392312
[09/21 19:12:30    158s] eee: l=3 avDens=0.349633 usedTrk=7709.412373 availTrk=22050.000000 sigTrk=7709.412373
[09/21 19:12:30    158s] eee: l=4 avDens=0.273978 usedTrk=5434.625052 availTrk=19836.000000 sigTrk=5434.625052
[09/21 19:12:30    158s] eee: l=5 avDens=0.155449 usedTrk=3245.768590 availTrk=20880.000000 sigTrk=3245.768590
[09/21 19:12:30    158s] eee: l=6 avDens=0.119994 usedTrk=2236.570785 availTrk=18639.000000 sigTrk=2236.570785
[09/21 19:12:30    158s] eee: l=7 avDens=0.022384 usedTrk=153.107017 availTrk=6840.000000 sigTrk=153.107017
[09/21 19:12:30    158s] eee: l=8 avDens=0.013970 usedTrk=64.500585 availTrk=4617.000000 sigTrk=64.500585
[09/21 19:12:30    158s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:12:30    158s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:12:30    158s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:12:30    158s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:12:30    158s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:12:30    158s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.309662 uaWl=1.000000 uaWlH=0.443900 aWlH=0.000000 lMod=0 pMax=0.857200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:12:30    158s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:12:30    158s] eee: NetCapCache creation started. (Current Mem: 3570.934M) 
[09/21 19:12:30    158s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3570.934M) 
[09/21 19:12:30    158s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:12:30    158s] eee: Metal Layers Info:
[09/21 19:12:30    158s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:12:30    158s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:12:30    158s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:12:30    158s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:12:30    158s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:12:30    158s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:12:30    158s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:12:30    158s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:12:30    158s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:12:30    158s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:12:30    158s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:12:30    158s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:12:30    158s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:12:30    158s] eee: +----------------------------------------------------+
[09/21 19:12:30    158s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:12:30    158s] eee: +----------------------------------------------------+
[09/21 19:12:30    158s] eee: +----------------------------------------------------+
[09/21 19:12:30    158s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:12:30    158s] eee: +----------------------------------------------------+
[09/21 19:12:30    158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3570.934M)
[09/21 19:12:30    158s] Effort level <high> specified for reg2reg path_group
[09/21 19:12:30    158s] Cell mytop LLGs are deleted
[09/21 19:12:30    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3570.9M, EPOCH TIME: 1758496350.595284
[09/21 19:12:30    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3570.9M, EPOCH TIME: 1758496350.596072
[09/21 19:12:30    158s] Max number of tech site patterns supported in site array is 256.
[09/21 19:12:30    158s] Core basic site is CoreSite
[09/21 19:12:30    158s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:12:30    158s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:12:30    158s] Fast DP-INIT is on for default
[09/21 19:12:30    158s] Atter site array init, number of instance map data is 0.
[09/21 19:12:30    158s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.013, MEM:3570.9M, EPOCH TIME: 1758496350.609555
[09/21 19:12:30    158s] 
[09/21 19:12:30    158s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:12:30    158s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:12:30    158s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3570.9M, EPOCH TIME: 1758496350.610772
[09/21 19:12:30    158s] Cell mytop LLGs are deleted
[09/21 19:12:30    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:12:30    158s] Starting delay calculation for Setup views
[09/21 19:12:30    158s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:12:30    158s] #################################################################################
[09/21 19:12:30    158s] # Design Stage: PreRoute
[09/21 19:12:30    158s] # Design Name: mytop
[09/21 19:12:30    158s] # Design Mode: 90nm
[09/21 19:12:30    158s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:12:30    158s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:12:30    158s] # Signoff Settings: SI Off 
[09/21 19:12:30    158s] #################################################################################
[09/21 19:12:30    158s] Calculate delays in BcWc mode...
[09/21 19:12:30    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 3580.4M, InitMEM = 3580.4M)
[09/21 19:12:30    158s] Start delay calculation (fullDC) (1 T). (MEM=2918.67)
[09/21 19:12:30    158s] Start AAE Lib Loading. (MEM=2918.671875)
[09/21 19:12:30    158s] End AAE Lib Loading. (MEM=2927.238281 CPU=0:00:00.0 Real=0:00:00.0)
[09/21 19:12:30    158s] End AAE Lib Interpolated Model. (MEM=2927.238281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:12:32    160s] Total number of fetched objects 18985
[09/21 19:12:32    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:12:32    160s] End delay calculation. (MEM=2950.08 CPU=0:00:01.6 REAL=0:00:01.0)
[09/21 19:12:32    160s] End delay calculation (fullDC). (MEM=2928.64 CPU=0:00:02.0 REAL=0:00:02.0)
[09/21 19:12:32    160s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 3875.4M) ***
[09/21 19:12:33    160s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:41 mem=3867.4M)
[09/21 19:12:33    160s] Generating machine readable timing report  timingReports/mytop_preCTS.btarpt.gz
[09/21 19:12:33    161s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.498 | -15.498 |  5.425  |
|           TNS (ns):|-219.638 |-219.638 |  0.000  |
|    Violating Paths:|   172   |   172   |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2070 (14253)   |   -4.493   |   2070 (14253)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.922%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/21 19:12:33    161s] Reported timing to dir timingReports
[09/21 19:12:33    161s] Total CPU time: 3.39 sec
[09/21 19:12:33    161s] Total Real time: 3.0 sec
[09/21 19:12:33    161s] Total Memory Usage: 3891.449219 Mbytes
[09/21 19:12:33    161s] Info: pop threads available for lower-level modules during optimization.
[09/21 19:12:33    161s] *** timeDesign #1 [finish] () : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:02:41.3/0:59:10.4 (0.0), mem = 3891.4M
[09/21 19:12:33    161s] 
[09/21 19:12:33    161s] =============================================================================================
[09/21 19:12:33    161s]  Final TAT Report : timeDesign #1                                               23.34-s088_1
[09/21 19:12:33    161s] =============================================================================================
[09/21 19:12:33    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:12:33    161s] ---------------------------------------------------------------------------------------------
[09/21 19:12:33    161s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:12:33    161s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:03.3 /  0:00:03.0    0.9
[09/21 19:12:33    161s] [ DrvReport              ]      1   0:00:00.7  (  17.6 % )     0:00:00.7 /  0:00:00.3    0.5
[09/21 19:12:33    161s] [ ExtractRC              ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:12:33    161s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.8 % )     0:00:02.5 /  0:00:02.5    1.0
[09/21 19:12:33    161s] [ FullDelayCalc          ]      1   0:00:02.2  (  59.7 % )     0:00:02.2 /  0:00:02.2    1.0
[09/21 19:12:33    161s] [ TimingUpdate           ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:12:33    161s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[09/21 19:12:33    161s] [ GenerateReports        ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:12:33    161s] [ MISC                   ]          0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:12:33    161s] ---------------------------------------------------------------------------------------------
[09/21 19:12:33    161s]  timeDesign #1 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.4    0.9
[09/21 19:12:33    161s] ---------------------------------------------------------------------------------------------
[09/21 19:13:54    162s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/21 19:13:54    162s] <CMD> optDesign -preCTS
[09/21 19:13:54    162s] Executing: place_opt_design -opt
[09/21 19:13:54    162s] **INFO: User settings:
[09/21 19:13:54    162s] setExtractRCMode -engine                      preRoute
[09/21 19:13:54    162s] setDelayCalMode -enable_high_fanout           true
[09/21 19:13:54    162s] setDelayCalMode -enable_ideal_seq_async_pins  false
[09/21 19:13:54    162s] setDelayCalMode -eng_enablePrePlacedFlow      false
[09/21 19:13:54    162s] setDelayCalMode -engine                       aae
[09/21 19:13:54    162s] setDelayCalMode -ignoreNetLoad                false
[09/21 19:13:54    162s] setDelayCalMode -socv_accuracy_mode           low
[09/21 19:13:54    162s] setOptMode -opt_drv_fix_max_cap               true
[09/21 19:13:54    162s] setOptMode -opt_fix_fanout_load               false
[09/21 19:13:54    162s] setOptMode -opt_drv_fix_max_tran              true
[09/21 19:13:54    162s] setPlaceMode -place_design_floorplan_mode     false
[09/21 19:13:54    162s] setAnalysisMode -checkType                    setup
[09/21 19:13:54    162s] setAnalysisMode -clkSrcPath                   true
[09/21 19:13:54    162s] setAnalysisMode -clockPropagation             forcedIdeal
[09/21 19:13:54    162s] setAnalysisMode -virtualIPO                   false
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:42.6/1:00:30.5 (0.0), mem = 3891.4M
[09/21 19:13:54    162s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/21 19:13:54    162s] *** Starting GigaPlace ***
[09/21 19:13:54    162s] -earlyGlobalBlockTracks {}                # string, default="", private
[09/21 19:13:54    162s] -earlyGlobalCapacityScreen {}             # string, default="", private
[09/21 19:13:54    162s] There is no track adjustment
[09/21 19:13:54    162s] Starting place_opt_design V2 flow
[09/21 19:13:54    162s] #optDebug: fT-E <X 2 3 1 0>
[09/21 19:13:54    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3891.4M, EPOCH TIME: 1758496434.050743
[09/21 19:13:54    162s] Processing tracks to init pin-track alignment.
[09/21 19:13:54    162s] z: 2, totalTracks: 1
[09/21 19:13:54    162s] z: 4, totalTracks: 1
[09/21 19:13:54    162s] z: 6, totalTracks: 1
[09/21 19:13:54    162s] z: 8, totalTracks: 1
[09/21 19:13:54    162s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:13:54    162s] Cell mytop LLGs are deleted
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] # Building mytop llgBox search-tree.
[09/21 19:13:54    162s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3890.6M, EPOCH TIME: 1758496434.056033
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3890.6M, EPOCH TIME: 1758496434.056986
[09/21 19:13:54    162s] Max number of tech site patterns supported in site array is 256.
[09/21 19:13:54    162s] Core basic site is CoreSite
[09/21 19:13:54    162s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:13:54    162s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/21 19:13:54    162s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/21 19:13:54    162s] SiteArray: use 942,080 bytes
[09/21 19:13:54    162s] SiteArray: current memory after site array memory allocation 3891.4M
[09/21 19:13:54    162s] SiteArray: FP blocked sites are writable
[09/21 19:13:54    162s] Keep-away cache is enable on metals: 1-11
[09/21 19:13:54    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:13:54    162s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3891.4M, EPOCH TIME: 1758496434.071737
[09/21 19:13:54    162s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/21 19:13:54    162s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3891.4M, EPOCH TIME: 1758496434.071879
[09/21 19:13:54    162s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/21 19:13:54    162s] Atter site array init, number of instance map data is 0.
[09/21 19:13:54    162s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3891.4M, EPOCH TIME: 1758496434.072278
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:13:54    162s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:13:54    162s] OPERPROF:     Starting CMU at level 3, MEM:3891.4M, EPOCH TIME: 1758496434.073111
[09/21 19:13:54    162s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3891.4M, EPOCH TIME: 1758496434.073658
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:13:54    162s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:3891.4M, EPOCH TIME: 1758496434.074388
[09/21 19:13:54    162s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3891.4M, EPOCH TIME: 1758496434.074426
[09/21 19:13:54    162s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3891.4M, EPOCH TIME: 1758496434.074504
[09/21 19:13:54    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3891.4MB).
[09/21 19:13:54    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3891.4M, EPOCH TIME: 1758496434.077209
[09/21 19:13:54    162s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3891.4M, EPOCH TIME: 1758496434.077237
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] Cell mytop LLGs are deleted
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] # Resetting pin-track-align track data.
[09/21 19:13:54    162s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.023, REAL:0.023, MEM:3891.4M, EPOCH TIME: 1758496434.100435
[09/21 19:13:54    162s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
[09/21 19:13:54    162s] VSMManager cleared!
[09/21 19:13:54    162s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] =============================================================================================
[09/21 19:13:54    162s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.34-s088_1
[09/21 19:13:54    162s] =============================================================================================
[09/21 19:13:54    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:13:54    162s] ---------------------------------------------------------------------------------------------
[09/21 19:13:54    162s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:13:54    162s] ---------------------------------------------------------------------------------------------
[09/21 19:13:54    162s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:13:54    162s] ---------------------------------------------------------------------------------------------
[09/21 19:13:54    162s] Enable CTE adjustment.
[09/21 19:13:54    162s] Enable Layer aware incrSKP.
[09/21 19:13:54    162s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2931.0M, totSessionCpu=0:02:43 **
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Active Setup views: worst_case 
[09/21 19:13:54    162s] Info: 1 threads available for lower-level modules during optimization.
[09/21 19:13:54    162s] GigaOpt running with 1 threads.
[09/21 19:13:54    162s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
[09/21 19:13:54    162s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/21 19:13:54    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/21 19:13:54    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3891.4M, EPOCH TIME: 1758496434.133207
[09/21 19:13:54    162s] Processing tracks to init pin-track alignment.
[09/21 19:13:54    162s] z: 2, totalTracks: 1
[09/21 19:13:54    162s] z: 4, totalTracks: 1
[09/21 19:13:54    162s] z: 6, totalTracks: 1
[09/21 19:13:54    162s] z: 8, totalTracks: 1
[09/21 19:13:54    162s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:13:54    162s] Cell mytop LLGs are deleted
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] # Building mytop llgBox search-tree.
[09/21 19:13:54    162s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3891.4M, EPOCH TIME: 1758496434.138093
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3891.4M, EPOCH TIME: 1758496434.138999
[09/21 19:13:54    162s] Max number of tech site patterns supported in site array is 256.
[09/21 19:13:54    162s] Core basic site is CoreSite
[09/21 19:13:54    162s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:13:54    162s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:13:54    162s] Fast DP-INIT is on for default
[09/21 19:13:54    162s] Keep-away cache is enable on metals: 1-11
[09/21 19:13:54    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:13:54    162s] Atter site array init, number of instance map data is 0.
[09/21 19:13:54    162s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3891.4M, EPOCH TIME: 1758496434.152867
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:13:54    162s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:13:54    162s] OPERPROF:     Starting CMU at level 3, MEM:3891.4M, EPOCH TIME: 1758496434.153708
[09/21 19:13:54    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3891.4M, EPOCH TIME: 1758496434.154131
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:13:54    162s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:3891.4M, EPOCH TIME: 1758496434.154853
[09/21 19:13:54    162s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3891.4M, EPOCH TIME: 1758496434.154886
[09/21 19:13:54    162s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3891.4M, EPOCH TIME: 1758496434.154965
[09/21 19:13:54    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3891.4MB).
[09/21 19:13:54    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:3891.4M, EPOCH TIME: 1758496434.157641
[09/21 19:13:54    162s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3891.4M, EPOCH TIME: 1758496434.157720
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:13:54    162s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.023, MEM:3891.4M, EPOCH TIME: 1758496434.180255
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] Creating Lib Analyzer ...
[09/21 19:13:54    162s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/21 19:13:54    162s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/21 19:13:54    162s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:13:54    162s] 
[09/21 19:13:54    162s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:13:54    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:43 mem=3891.4M
[09/21 19:13:54    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:43 mem=3891.4M
[09/21 19:13:54    163s] Creating Lib Analyzer, finished. 
[09/21 19:13:54    163s] #optDebug: fT-S <1 2 3 1 0>
[09/21 19:13:54    163s] Info: IPO magic value 0x80A3BEEF.
[09/21 19:13:54    163s] Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
[09/21 19:13:54    163s]       SynthesisEngine workers will not check out additional licenses.
[09/21 19:13:54    163s] Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
[09/21 19:14:03    163s] **INFO: Using Advanced Metric Collection system.
[09/21 19:14:04    163s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 2940.8M, totSessionCpu=0:02:44 **
[09/21 19:14:04    163s] #optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
[09/21 19:14:04    163s] *** optDesign -preCTS ***
[09/21 19:14:04    163s] DRC Margin: user margin 0.0; extra margin 0.2
[09/21 19:14:04    163s] Setup Target Slack: user slack 0; extra slack 0.0
[09/21 19:14:04    163s] Hold Target Slack: user slack 0
[09/21 19:14:04    163s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3891.4M, EPOCH TIME: 1758496444.363697
[09/21 19:14:04    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:04    164s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:04    164s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3891.4M, EPOCH TIME: 1758496444.378723
[09/21 19:14:04    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] Multi-VT timing optimization disabled based on library information.
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Deleting Cell Server Begin ...
[09/21 19:14:04    164s] Deleting Lib Analyzer.
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Deleting Cell Server End ...
[09/21 19:14:04    164s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/21 19:14:04    164s] Summary for sequential cells identification: 
[09/21 19:14:04    164s]   Identified SBFF number: 104
[09/21 19:14:04    164s]   Identified MBFF number: 0
[09/21 19:14:04    164s]   Identified SB Latch number: 8
[09/21 19:14:04    164s]   Identified MB Latch number: 0
[09/21 19:14:04    164s]   Not identified SBFF number: 16
[09/21 19:14:04    164s]   Not identified MBFF number: 0
[09/21 19:14:04    164s]   Not identified SB Latch number: 8
[09/21 19:14:04    164s]   Not identified MB Latch number: 0
[09/21 19:14:04    164s]   Number of sequential cells which are not FFs: 16
[09/21 19:14:04    164s]  Visiting view : worst_case
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/21 19:14:04    164s]  Visiting view : best_case
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/21 19:14:04    164s] TLC MultiMap info (StdDelay):
[09/21 19:14:04    164s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/21 19:14:04    164s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/21 19:14:04    164s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/21 19:14:04    164s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/21 19:14:04    164s]  Setting StdDelay to: 36.8ps
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Deleting Cell Server Begin ...
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Deleting Cell Server End ...
[09/21 19:14:04    164s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3891.4M, EPOCH TIME: 1758496444.422673
[09/21 19:14:04    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] Cell mytop LLGs are deleted
[09/21 19:14:04    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:04    164s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3891.4M, EPOCH TIME: 1758496444.422805
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] Creating Lib Analyzer ...
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/21 19:14:04    164s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/21 19:14:04    164s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/21 19:14:04    164s] Summary for sequential cells identification: 
[09/21 19:14:04    164s]   Identified SBFF number: 104
[09/21 19:14:04    164s]   Identified MBFF number: 0
[09/21 19:14:04    164s]   Identified SB Latch number: 8
[09/21 19:14:04    164s]   Identified MB Latch number: 0
[09/21 19:14:04    164s]   Not identified SBFF number: 16
[09/21 19:14:04    164s]   Not identified MBFF number: 0
[09/21 19:14:04    164s]   Not identified SB Latch number: 8
[09/21 19:14:04    164s]   Not identified MB Latch number: 0
[09/21 19:14:04    164s]   Number of sequential cells which are not FFs: 16
[09/21 19:14:04    164s]  Visiting view : worst_case
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/21 19:14:04    164s]  Visiting view : best_case
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[09/21 19:14:04    164s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/21 19:14:04    164s] TLC MultiMap info (StdDelay):
[09/21 19:14:04    164s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/21 19:14:04    164s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 13ps
[09/21 19:14:04    164s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/21 19:14:04    164s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 38.8ps
[09/21 19:14:04    164s]  Setting StdDelay to: 38.8ps
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/21 19:14:04    164s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:04    164s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:04    164s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:04    164s] 
[09/21 19:14:04    164s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:04    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=3891.4M
[09/21 19:14:04    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=3891.4M
[09/21 19:14:04    164s] Creating Lib Analyzer, finished. 
[09/21 19:14:04    164s] ### Creating TopoMgr, started
[09/21 19:14:04    164s] ### Creating TopoMgr, finished
[09/21 19:14:04    164s] #optDebug: Start CG creation (mem=3891.4M)
[09/21 19:14:04    164s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] ToF 411.5895um
[09/21 19:14:04    164s] (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgPrt (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgEgp (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgPbk (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgNrb(cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgObs (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgCon (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s]  ...processing cgPdm (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4016.4M)
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:04    164s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:05    164s] {MMLU 0 0 18985}
[09/21 19:14:05    164s] [oiLAM] Zs 11, 12
[09/21 19:14:05    164s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=4016.4M
[09/21 19:14:05    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=4016.4M
[09/21 19:14:05    164s] Running pre-eGR process
[09/21 19:14:05    164s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.81 MB )
[09/21 19:14:05    164s] (I)      Initializing eGR engine (regular)
[09/21 19:14:05    164s] Set min layer with default ( 2 )
[09/21 19:14:05    164s] Set max layer with default ( 127 )
[09/21 19:14:05    164s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:05    164s] Min route layer (adjusted) = 2
[09/21 19:14:05    164s] Max route layer (adjusted) = 11
[09/21 19:14:05    164s] (I)      clean place blk overflow:
[09/21 19:14:05    164s] (I)      H : enabled 1.00 0
[09/21 19:14:05    164s] (I)      V : enabled 1.00 0
[09/21 19:14:05    164s] (I)      Initializing eGR engine (regular)
[09/21 19:14:05    164s] Set min layer with default ( 2 )
[09/21 19:14:05    164s] Set max layer with default ( 127 )
[09/21 19:14:05    164s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:05    164s] Min route layer (adjusted) = 2
[09/21 19:14:05    164s] Max route layer (adjusted) = 11
[09/21 19:14:05    164s] (I)      clean place blk overflow:
[09/21 19:14:05    164s] (I)      H : enabled 1.00 0
[09/21 19:14:05    164s] (I)      V : enabled 1.00 0
[09/21 19:14:05    164s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.81 MB )
[09/21 19:14:05    164s] (I)      Running eGR Regular flow
[09/21 19:14:05    164s] (I)      # wire layers (front) : 12
[09/21 19:14:05    164s] (I)      # wire layers (back)  : 0
[09/21 19:14:05    164s] (I)      min wire layer : 1
[09/21 19:14:05    164s] (I)      max wire layer : 11
[09/21 19:14:05    164s] (I)      # cut layers (front) : 11
[09/21 19:14:05    164s] (I)      # cut layers (back)  : 0
[09/21 19:14:05    164s] (I)      min cut layer : 1
[09/21 19:14:05    164s] (I)      max cut layer : 10
[09/21 19:14:05    164s] (I)      ================================ Layers ================================
[09/21 19:14:05    164s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:05    164s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:14:05    164s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:05    164s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:14:05    164s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:05    164s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:05    164s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:05    164s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:05    164s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:05    164s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:05    164s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:05    164s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:05    164s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:14:05    164s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:14:05    164s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:14:05    164s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:05    164s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:14:05    164s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:14:05    164s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:14:05    164s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:14:05    164s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:05    164s] (I)      Started Import and model ( Curr Mem: 3.81 MB )
[09/21 19:14:05    164s] (I)      Number of ignored instance 0
[09/21 19:14:05    164s] (I)      Number of inbound cells 0
[09/21 19:14:05    164s] (I)      Number of opened ILM blockages 0
[09/21 19:14:05    164s] (I)      Number of instances temporarily fixed by detailed placement 0
[09/21 19:14:05    164s] (I)      numMoveCells=12036, numMacros=0  numNoFlopBlockages=0  numPads=142  numMultiRowHeightInsts=0
[09/21 19:14:05    164s] (I)      cell height: 3420, count: 12036
[09/21 19:14:05    164s] (I)      Number of nets = 18983 ( 2 ignored )
[09/21 19:14:05    164s] (I)      Identified Clock instances: Flop 581, Clock buffer/inverter 0, Gate 0, Logic 0
[09/21 19:14:05    164s] (I)      == Non-default Options ==
[09/21 19:14:05    164s] (I)      Maximum routing layer                              : 11
[09/21 19:14:05    164s] (I)      Top routing layer                                  : 11
[09/21 19:14:05    164s] (I)      Buffering-aware routing                            : true
[09/21 19:14:05    164s] (I)      Spread congestion away from blockages              : true
[09/21 19:14:05    164s] (I)      Number of threads                                  : 1
[09/21 19:14:05    164s] (I)      Overflow penalty cost                              : 10
[09/21 19:14:05    164s] (I)      Punch through distance                             : 416.347000
[09/21 19:14:05    164s] (I)      Source-to-sink ratio                               : 0.300000
[09/21 19:14:05    164s] (I)      Route tie net to shape                             : auto
[09/21 19:14:05    164s] (I)      Method to set GCell size                           : row
[09/21 19:14:05    164s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:14:05    164s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:14:05    164s] (I)      ============== Pin Summary ==============
[09/21 19:14:05    164s] (I)      +-------+--------+---------+------------+
[09/21 19:14:05    164s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:14:05    164s] (I)      +-------+--------+---------+------------+
[09/21 19:14:05    164s] (I)      |     1 |  51190 |  100.00 |        Pin |
[09/21 19:14:05    164s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:14:05    164s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:14:05    164s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:14:05    164s] (I)      +-------+--------+---------+------------+
[09/21 19:14:05    164s] (I)      Custom ignore net properties:
[09/21 19:14:05    164s] (I)      1 : NotLegal
[09/21 19:14:05    164s] (I)      Default ignore net properties:
[09/21 19:14:05    164s] (I)      1 : Special
[09/21 19:14:05    164s] (I)      2 : Analog
[09/21 19:14:05    164s] (I)      3 : Fixed
[09/21 19:14:05    164s] (I)      4 : Skipped
[09/21 19:14:05    164s] (I)      5 : MixedSignal
[09/21 19:14:05    164s] (I)      Prerouted net properties:
[09/21 19:14:05    164s] (I)      1 : NotLegal
[09/21 19:14:05    164s] (I)      2 : Special
[09/21 19:14:05    164s] (I)      3 : Analog
[09/21 19:14:05    164s] (I)      4 : Fixed
[09/21 19:14:05    164s] (I)      5 : Skipped
[09/21 19:14:05    164s] (I)      6 : MixedSignal
[09/21 19:14:05    164s] [NR-eGR] Early global route reroute all routable nets
[09/21 19:14:05    164s] (I)      Use row-based GCell size
[09/21 19:14:05    164s] (I)      Use row-based GCell align
[09/21 19:14:05    164s] (I)      layer 0 area = 80000
[09/21 19:14:05    164s] (I)      layer 1 area = 80000
[09/21 19:14:05    164s] (I)      layer 2 area = 80000
[09/21 19:14:05    164s] (I)      layer 3 area = 80000
[09/21 19:14:05    164s] (I)      layer 4 area = 80000
[09/21 19:14:05    164s] (I)      layer 5 area = 80000
[09/21 19:14:05    164s] (I)      layer 6 area = 80000
[09/21 19:14:05    164s] (I)      layer 7 area = 80000
[09/21 19:14:05    164s] (I)      layer 8 area = 80000
[09/21 19:14:05    164s] (I)      layer 9 area = 400000
[09/21 19:14:05    164s] (I)      layer 10 area = 400000
[09/21 19:14:05    164s] (I)      GCell unit size   : 3420
[09/21 19:14:05    164s] (I)      GCell multiplier  : 1
[09/21 19:14:05    164s] (I)      GCell row height  : 3420
[09/21 19:14:05    164s] (I)      Actual row height : 3420
[09/21 19:14:05    164s] (I)      GCell align ref   : 6000 6080
[09/21 19:14:05    164s] [NR-eGR] Track table information for default rule: 
[09/21 19:14:05    164s] [NR-eGR] Metal1 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal2 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal3 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal4 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal5 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal6 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal7 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal8 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal9 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal10 has single uniform track structure
[09/21 19:14:05    164s] [NR-eGR] Metal11 has single uniform track structure
[09/21 19:14:05    164s] (I)      ================== Default via ===================
[09/21 19:14:05    164s] (I)      +----+------------------+------------------------+
[09/21 19:14:05    164s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:14:05    164s] (I)      +----+------------------+------------------------+
[09/21 19:14:05    164s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:14:05    164s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:14:05    164s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:14:05    164s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:14:05    164s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:14:05    164s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:14:05    164s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:14:05    164s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:14:05    164s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:14:05    164s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:14:05    164s] (I)      +----+------------------+------------------------+
[09/21 19:14:05    164s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:14:05    164s] [NR-eGR] Read 5566 PG shapes
[09/21 19:14:05    164s] [NR-eGR] Read 0 clock shapes
[09/21 19:14:05    164s] [NR-eGR] Read 0 other shapes
[09/21 19:14:05    164s] [NR-eGR] #Routing Blockages  : 0
[09/21 19:14:05    164s] [NR-eGR] #Bump Blockages     : 0
[09/21 19:14:05    164s] [NR-eGR] #Instance Blockages : 0
[09/21 19:14:05    164s] [NR-eGR] #PG Blockages       : 5566
[09/21 19:14:05    164s] [NR-eGR] #Halo Blockages     : 0
[09/21 19:14:05    164s] [NR-eGR] #Boundary Blockages : 0
[09/21 19:14:05    164s] [NR-eGR] #Clock Blockages    : 0
[09/21 19:14:05    164s] [NR-eGR] #Other Blockages    : 0
[09/21 19:14:05    164s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:14:05    164s] [NR-eGR] #prerouted nets         : 0
[09/21 19:14:05    164s] [NR-eGR] #prerouted special nets : 0
[09/21 19:14:05    164s] [NR-eGR] #prerouted wires        : 0
[09/21 19:14:05    164s] [NR-eGR] Read 18983 nets ( ignored 0 )
[09/21 19:14:05    164s] (I)        Front-side 18983 ( ignored 0 )
[09/21 19:14:05    164s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:14:05    164s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:14:05    164s] (I)      handle routing halo
[09/21 19:14:05    164s] (I)      Reading macro buffers
[09/21 19:14:05    164s] (I)      Number of macro buffers: 0
[09/21 19:14:05    164s] (I)      early_global_route_priority property id does not exist.
[09/21 19:14:05    164s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:14:05    164s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:14:05    164s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:14:05    164s] (I)      Number of ignored nets                =      0
[09/21 19:14:05    164s] (I)      Number of connected nets              =      0
[09/21 19:14:05    164s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:14:05    164s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:14:05    164s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:14:05    164s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:14:05    164s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:14:05    164s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:14:05    164s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:14:05    164s] (I)      Constructing bin map
[09/21 19:14:05    164s] (I)      Initialize bin information with width=6840 height=6840
[09/21 19:14:05    164s] (I)      Done constructing bin map
[09/21 19:14:05    164s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/21 19:14:05    164s] (I)      Ndr track 0 does not exist
[09/21 19:14:05    164s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:14:05    164s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:14:05    164s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:14:05    164s] (I)      Site width          :   400  (dbu)
[09/21 19:14:05    164s] (I)      Row height          :  3420  (dbu)
[09/21 19:14:05    164s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:14:05    164s] (I)      GCell width         :  3420  (dbu)
[09/21 19:14:05    164s] (I)      GCell height        :  3420  (dbu)
[09/21 19:14:05    164s] (I)      Grid                :   151   150    11
[09/21 19:14:05    164s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:14:05    164s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:14:05    164s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/21 19:14:05    164s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/21 19:14:05    164s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:14:05    164s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:14:05    164s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:14:05    164s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:14:05    164s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:14:05    164s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/21 19:14:05    164s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:14:05    164s] (I)      --------------------------------------------------------
[09/21 19:14:05    164s] 
[09/21 19:14:05    164s] [NR-eGR] ============ Routing rule table ============
[09/21 19:14:05    164s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[09/21 19:14:05    164s] [NR-eGR] ========================================
[09/21 19:14:05    164s] [NR-eGR] 
[09/21 19:14:05    164s] (I)      ==== NDR : (Default) ====
[09/21 19:14:05    164s] (I)      +--------------+--------+
[09/21 19:14:05    164s] (I)      |           ID |      0 |
[09/21 19:14:05    164s] (I)      |      Default |    yes |
[09/21 19:14:05    164s] (I)      |  Clk Special |     no |
[09/21 19:14:05    164s] (I)      | Hard spacing |     no |
[09/21 19:14:05    164s] (I)      |    NDR track | (none) |
[09/21 19:14:05    164s] (I)      |      NDR via | (none) |
[09/21 19:14:05    164s] (I)      |  Extra space |      0 |
[09/21 19:14:05    164s] (I)      |      Shields |      0 |
[09/21 19:14:05    164s] (I)      |   Demand (H) |      1 |
[09/21 19:14:05    164s] (I)      |   Demand (V) |      1 |
[09/21 19:14:05    164s] (I)      |        #Nets |  18983 |
[09/21 19:14:05    164s] (I)      +--------------+--------+
[09/21 19:14:05    164s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:05    164s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:14:05    164s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:05    164s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:14:05    164s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:05    164s] (I)      =============== Blocked Tracks ===============
[09/21 19:14:05    164s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:05    164s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:14:05    164s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:05    164s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:14:05    164s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/21 19:14:05    164s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/21 19:14:05    164s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/21 19:14:05    164s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/21 19:14:05    164s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/21 19:14:05    164s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/21 19:14:05    164s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/21 19:14:05    164s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/21 19:14:05    164s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/21 19:14:05    164s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/21 19:14:05    164s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:05    164s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.83 MB )
[09/21 19:14:05    164s] (I)      Reset routing kernel
[09/21 19:14:05    164s] (I)      Started Global Routing ( Curr Mem: 3.83 MB )
[09/21 19:14:05    164s] (I)      totalPins=51330  totalGlobalPin=50549 (98.48%)
[09/21 19:14:05    164s] (I)      ================== Net Group Info ==================
[09/21 19:14:05    164s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:05    164s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/21 19:14:05    164s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:05    164s] (I)      |  1 |          18983 |    Metal2(2) | Metal11(11) |
[09/21 19:14:05    164s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:05    164s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/21 19:14:05    164s] (I)      total 2D Demand : 781 = (0 H, 781 V)
[09/21 19:14:05    164s] (I)      init route region map
[09/21 19:14:05    164s] (I)      #blocked GCells = 0
[09/21 19:14:05    164s] (I)      #regions = 1
[09/21 19:14:05    164s] (I)      init safety region map
[09/21 19:14:05    164s] (I)      #blocked GCells = 0
[09/21 19:14:05    164s] (I)      #regions = 1
[09/21 19:14:05    164s] (I)      #blocked areas for congestion spreading : 0
[09/21 19:14:05    164s] [NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1a Route ============
[09/21 19:14:05    164s] (I)      Usage: 243773 = (107252 H, 136521 V) = (11.95% H, 16.31% V) = (1.834e+05um H, 2.335e+05um V)
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1b Route ============
[09/21 19:14:05    164s] (I)      Usage: 243773 = (107252 H, 136521 V) = (11.95% H, 16.31% V) = (1.834e+05um H, 2.335e+05um V)
[09/21 19:14:05    164s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.168518e+05um
[09/21 19:14:05    164s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/21 19:14:05    164s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1c Route ============
[09/21 19:14:05    164s] (I)      Usage: 243773 = (107252 H, 136521 V) = (11.95% H, 16.31% V) = (1.834e+05um H, 2.335e+05um V)
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1d Route ============
[09/21 19:14:05    164s] (I)      Usage: 243773 = (107252 H, 136521 V) = (11.95% H, 16.31% V) = (1.834e+05um H, 2.335e+05um V)
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1e Route ============
[09/21 19:14:05    164s] (I)      Usage: 243773 = (107252 H, 136521 V) = (11.95% H, 16.31% V) = (1.834e+05um H, 2.335e+05um V)
[09/21 19:14:05    164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.168518e+05um
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] (I)      ============  Phase 1l Route ============
[09/21 19:14:05    164s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/21 19:14:05    164s] (I)      Layer  2:     192773     79181         9           0      192366    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  3:     202966     77371         0           0      202500    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  4:     192773     56120         0           0      192366    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  5:     202966     32566         0           0      202500    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  6:     192773     22172         0           0      192366    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  7:     202966      1465         0           0      202500    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  8:     192773       567         0           0      192366    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/21 19:14:05    164s] (I)      Total:       1723706    269442         9           0     1737410    ( 0.00%) 
[09/21 19:14:05    164s] (I)      
[09/21 19:14:05    164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/21 19:14:05    164s] [NR-eGR]                        OverCon            
[09/21 19:14:05    164s] [NR-eGR]                         #Gcell     %Gcell
[09/21 19:14:05    164s] [NR-eGR]        Layer             (1-2)    OverCon
[09/21 19:14:05    164s] [NR-eGR] ----------------------------------------------
[09/21 19:14:05    164s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal2 ( 2)         8( 0.04%)   ( 0.04%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR] ----------------------------------------------
[09/21 19:14:05    164s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[09/21 19:14:05    164s] [NR-eGR] 
[09/21 19:14:05    164s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.83 MB )
[09/21 19:14:05    164s] (I)      Updating congestion map
[09/21 19:14:05    164s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/21 19:14:05    164s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:14:05    164s] (I)      Running track assignment and export wires
[09/21 19:14:05    164s] (I)      Delete wires for 18983 nets 
[09/21 19:14:05    164s] (I)      ============= Track Assignment ============
[09/21 19:14:05    164s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.83 MB )
[09/21 19:14:05    164s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/21 19:14:05    164s] (I)      Run Multi-thread track assignment
[09/21 19:14:05    165s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.83 MB )
[09/21 19:14:05    165s] (I)      Started Export ( Curr Mem: 3.83 MB )
[09/21 19:14:05    165s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/21 19:14:05    165s] [NR-eGR] Total eGR-routed clock nets wire length: 3035um, number of vias: 1734
[09/21 19:14:05    165s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:05    165s] [NR-eGR]                  Length (um)    Vias 
[09/21 19:14:05    165s] [NR-eGR] -------------------------------------
[09/21 19:14:05    165s] [NR-eGR]  Metal1   (1H)             0   51230 
[09/21 19:14:05    165s] [NR-eGR]  Metal2   (2V)        109753   71737 
[09/21 19:14:05    165s] [NR-eGR]  Metal3   (3H)        128903   10181 
[09/21 19:14:05    165s] [NR-eGR]  Metal4   (4V)         93863    4310 
[09/21 19:14:05    165s] [NR-eGR]  Metal5   (5H)         55171    1442 
[09/21 19:14:05    165s] [NR-eGR]  Metal6   (6V)         37878      96 
[09/21 19:14:05    165s] [NR-eGR]  Metal7   (7H)          2496      23 
[09/21 19:14:05    165s] [NR-eGR]  Metal8   (8V)           968       0 
[09/21 19:14:05    165s] [NR-eGR]  Metal9   (9H)             0       0 
[09/21 19:14:05    165s] [NR-eGR]  Metal10  (10V)            0       0 
[09/21 19:14:05    165s] [NR-eGR]  Metal11  (11H)            0       0 
[09/21 19:14:05    165s] [NR-eGR] -------------------------------------
[09/21 19:14:05    165s] [NR-eGR]           Total       429034  139019 
[09/21 19:14:05    165s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:05    165s] [NR-eGR] Total half perimeter of net bounding box: 369869um
[09/21 19:14:05    165s] [NR-eGR] Total length: 429034um, number of vias: 139019
[09/21 19:14:05    165s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:05    165s] (I)      == Layer wire length by net rule ==
[09/21 19:14:05    165s] (I)                        Default 
[09/21 19:14:05    165s] (I)      --------------------------
[09/21 19:14:05    165s] (I)       Metal1   (1H)        0um 
[09/21 19:14:05    165s] (I)       Metal2   (2V)   109753um 
[09/21 19:14:05    165s] (I)       Metal3   (3H)   128903um 
[09/21 19:14:05    165s] (I)       Metal4   (4V)    93863um 
[09/21 19:14:05    165s] (I)       Metal5   (5H)    55171um 
[09/21 19:14:05    165s] (I)       Metal6   (6V)    37878um 
[09/21 19:14:05    165s] (I)       Metal7   (7H)     2496um 
[09/21 19:14:05    165s] (I)       Metal8   (8V)      968um 
[09/21 19:14:05    165s] (I)       Metal9   (9H)        0um 
[09/21 19:14:05    165s] (I)       Metal10  (10V)       0um 
[09/21 19:14:05    165s] (I)       Metal11  (11H)       0um 
[09/21 19:14:05    165s] (I)      --------------------------
[09/21 19:14:05    165s] (I)                Total  429034um 
[09/21 19:14:05    165s] (I)      == Layer via count by net rule ==
[09/21 19:14:05    165s] (I)                       Default 
[09/21 19:14:05    165s] (I)      -------------------------
[09/21 19:14:05    165s] (I)       Metal1   (1H)     51230 
[09/21 19:14:05    165s] (I)       Metal2   (2V)     71737 
[09/21 19:14:05    165s] (I)       Metal3   (3H)     10181 
[09/21 19:14:05    165s] (I)       Metal4   (4V)      4310 
[09/21 19:14:05    165s] (I)       Metal5   (5H)      1442 
[09/21 19:14:05    165s] (I)       Metal6   (6V)        96 
[09/21 19:14:05    165s] (I)       Metal7   (7H)        23 
[09/21 19:14:05    165s] (I)       Metal8   (8V)         0 
[09/21 19:14:05    165s] (I)       Metal9   (9H)         0 
[09/21 19:14:05    165s] (I)       Metal10  (10V)        0 
[09/21 19:14:05    165s] (I)       Metal11  (11H)        0 
[09/21 19:14:05    165s] (I)      -------------------------
[09/21 19:14:05    165s] (I)                Total   139019 
[09/21 19:14:05    165s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.80 MB )
[09/21 19:14:05    165s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/21 19:14:05    165s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3.80 MB )
[09/21 19:14:05    165s] [NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3.78 MB )
[09/21 19:14:05    165s] (I)      ========================================= Runtime Summary ==========================================
[09/21 19:14:05    165s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[09/21 19:14:05    165s] (I)      ----------------------------------------------------------------------------------------------------
[09/21 19:14:05    165s] (I)       Early Global Route                             100.00%  328.39 sec  328.92 sec  0.53 sec  0.53 sec 
[09/21 19:14:05    165s] (I)       +-Early Global Route kernel                     99.20%  328.39 sec  328.92 sec  0.53 sec  0.53 sec 
[09/21 19:14:05    165s] (I)       | +-Import and model                            13.77%  328.40 sec  328.47 sec  0.07 sec  0.07 sec 
[09/21 19:14:05    165s] (I)       | | +-Create place DB                            5.43%  328.40 sec  328.42 sec  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)       | | | +-Import place data                        5.42%  328.40 sec  328.42 sec  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read instances and placement           1.03%  328.40 sec  328.40 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read nets                              3.95%  328.40 sec  328.42 sec  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read rows                              0.00%  328.42 sec  328.42 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read module constraints                0.00%  328.42 sec  328.42 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | +-Create route DB                            7.18%  328.42 sec  328.46 sec  0.04 sec  0.04 sec 
[09/21 19:14:05    165s] (I)       | | | +-Import route data (1T)                   7.13%  328.43 sec  328.46 sec  0.04 sec  0.04 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.64%  328.43 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read routing blockages               0.00%  328.43 sec  328.43 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read bump blockages                  0.00%  328.43 sec  328.43 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read instance blockages              0.37%  328.43 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read PG blockages                    0.15%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read clock blockages                 0.00%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read other blockages                 0.00%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read halo blockages                  0.01%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Read boundary cut boxes              0.00%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read blackboxes                        0.00%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read prerouted                         0.01%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Read nets                              0.63%  328.44 sec  328.44 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Set up via pillars                     0.48%  328.44 sec  328.45 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Initialize 3D grid graph               0.09%  328.45 sec  328.45 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Model blockage capacity                2.52%  328.45 sec  328.46 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Initialize 3D capacity               2.40%  328.45 sec  328.46 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | +-Read aux data                              0.23%  328.46 sec  328.46 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | +-Others data preparation                    0.01%  328.46 sec  328.46 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | +-Create route kernel                        0.68%  328.46 sec  328.47 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | +-Global Routing                              30.70%  328.47 sec  328.63 sec  0.16 sec  0.16 sec 
[09/21 19:14:05    165s] (I)       | | +-Initialization                             0.84%  328.47 sec  328.47 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | +-Net group 1                               28.77%  328.47 sec  328.63 sec  0.15 sec  0.15 sec 
[09/21 19:14:05    165s] (I)       | | | +-Generate topology                        2.46%  328.47 sec  328.49 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1a                                 5.02%  328.49 sec  328.52 sec  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Pattern routing (1T)                   4.36%  328.49 sec  328.52 sec  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Add via demand to 2D                   0.60%  328.52 sec  328.52 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1b                                 1.47%  328.52 sec  328.53 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1c                                 0.00%  328.53 sec  328.53 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1d                                 0.00%  328.53 sec  328.53 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1e                                 0.07%  328.53 sec  328.53 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Route legalization                     0.04%  328.53 sec  328.53 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | | | +-Legalize Reach Aware Violations      0.03%  328.53 sec  328.53 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | | +-Phase 1l                                18.46%  328.53 sec  328.63 sec  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)       | | | | +-Layer assignment (1T)                 18.23%  328.53 sec  328.63 sec  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)       | +-Export cong map                              1.04%  328.63 sec  328.64 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | +-Export 2D cong map                         0.30%  328.64 sec  328.64 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | +-Extract Global 3D Wires                      0.76%  328.64 sec  328.64 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | +-Track Assignment (1T)                       19.48%  328.64 sec  328.75 sec  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)       | | +-Initialization                             0.31%  328.64 sec  328.65 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | | +-Track Assignment Kernel                   18.69%  328.65 sec  328.75 sec  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)       | | +-Free Memory                                0.00%  328.75 sec  328.75 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)       | +-Export                                      32.11%  328.75 sec  328.92 sec  0.17 sec  0.17 sec 
[09/21 19:14:05    165s] (I)       | | +-Export DB wires                            8.53%  328.75 sec  328.79 sec  0.05 sec  0.05 sec 
[09/21 19:14:05    165s] (I)       | | | +-Export all nets                          6.41%  328.75 sec  328.78 sec  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)       | | | +-Set wire vias                            1.72%  328.78 sec  328.79 sec  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)       | | +-Report wirelength                          5.01%  328.79 sec  328.82 sec  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)       | | +-Update net boxes                           3.19%  328.82 sec  328.84 sec  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)       | | +-Update timing                             15.06%  328.84 sec  328.92 sec  0.08 sec  0.08 sec 
[09/21 19:14:05    165s] (I)       | +-Postprocess design                           0.18%  328.92 sec  328.92 sec  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)      ====================== Summary by functions ======================
[09/21 19:14:05    165s] (I)       Lv  Step                                   %      Real       CPU 
[09/21 19:14:05    165s] (I)      ------------------------------------------------------------------
[09/21 19:14:05    165s] (I)        0  Early Global Route               100.00%  0.53 sec  0.53 sec 
[09/21 19:14:05    165s] (I)        1  Early Global Route kernel         99.20%  0.53 sec  0.53 sec 
[09/21 19:14:05    165s] (I)        2  Export                            32.11%  0.17 sec  0.17 sec 
[09/21 19:14:05    165s] (I)        2  Global Routing                    30.70%  0.16 sec  0.16 sec 
[09/21 19:14:05    165s] (I)        2  Track Assignment (1T)             19.48%  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)        2  Import and model                  13.77%  0.07 sec  0.07 sec 
[09/21 19:14:05    165s] (I)        2  Export cong map                    1.04%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        2  Extract Global 3D Wires            0.76%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        2  Postprocess design                 0.18%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        3  Net group 1                       28.77%  0.15 sec  0.15 sec 
[09/21 19:14:05    165s] (I)        3  Track Assignment Kernel           18.69%  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)        3  Update timing                     15.06%  0.08 sec  0.08 sec 
[09/21 19:14:05    165s] (I)        3  Export DB wires                    8.53%  0.05 sec  0.05 sec 
[09/21 19:14:05    165s] (I)        3  Create route DB                    7.18%  0.04 sec  0.04 sec 
[09/21 19:14:05    165s] (I)        3  Create place DB                    5.43%  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)        3  Report wirelength                  5.01%  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)        3  Update net boxes                   3.19%  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)        3  Initialization                     1.16%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        3  Create route kernel                0.68%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        3  Export 2D cong map                 0.30%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        3  Read aux data                      0.23%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1l                          18.46%  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)        4  Import route data (1T)             7.13%  0.04 sec  0.04 sec 
[09/21 19:14:05    165s] (I)        4  Export all nets                    6.41%  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)        4  Import place data                  5.42%  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1a                           5.02%  0.03 sec  0.03 sec 
[09/21 19:14:05    165s] (I)        4  Generate topology                  2.46%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        4  Set wire vias                      1.72%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1b                           1.47%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1e                           0.07%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Layer assignment (1T)             18.23%  0.10 sec  0.10 sec 
[09/21 19:14:05    165s] (I)        5  Read nets                          4.58%  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)        5  Pattern routing (1T)               4.36%  0.02 sec  0.02 sec 
[09/21 19:14:05    165s] (I)        5  Model blockage capacity            2.52%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        5  Read instances and placement       1.03%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        5  Read blockages ( Layer 2-11 )      0.64%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Add via demand to 2D               0.60%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Set up via pillars                 0.48%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Route legalization                 0.04%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Read prerouted                     0.01%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Read rows                          0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        5  Read module constraints            0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Initialize 3D capacity             2.40%  0.01 sec  0.01 sec 
[09/21 19:14:05    165s] (I)        6  Read instance blockages            0.37%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read PG blockages                  0.15%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[09/21 19:14:05    165s] Running post-eGR process
[09/21 19:14:05    165s] Extraction called for design 'mytop' of instances=12036 and nets=19941 using extraction engine 'preRoute' .
[09/21 19:14:05    165s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/21 19:14:05    165s] Type 'man IMPEXT-3530' for more detail.
[09/21 19:14:05    165s] PreRoute RC Extraction called for design mytop.
[09/21 19:14:05    165s] RC Extraction called in multi-corner(1) mode.
[09/21 19:14:05    165s] RCMode: PreRoute
[09/21 19:14:05    165s]       RC Corner Indexes            0   
[09/21 19:14:05    165s] Capacitance Scaling Factor   : 1.00000 
[09/21 19:14:05    165s] Resistance Scaling Factor    : 1.00000 
[09/21 19:14:05    165s] Clock Cap. Scaling Factor    : 1.00000 
[09/21 19:14:05    165s] Clock Res. Scaling Factor    : 1.00000 
[09/21 19:14:05    165s] Shrink Factor                : 0.90000
[09/21 19:14:05    165s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/21 19:14:05    165s] Using capacitance table file ...
[09/21 19:14:05    165s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/21 19:14:05    165s] Updating RC Grid density data for preRoute extraction ...
[09/21 19:14:05    165s] eee: pegSigSF=1.070000
[09/21 19:14:05    165s] Initializing multi-corner capacitance tables ... 
[09/21 19:14:05    165s] Initializing multi-corner resistance tables ...
[09/21 19:14:05    165s] Creating RPSQ from WeeR and WRes ...
[09/21 19:14:05    165s] eee: Grid unit RC data computation started
[09/21 19:14:05    165s] eee: Grid unit RC data computation completed
[09/21 19:14:05    165s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:14:05    165s] eee: l=2 avDens=0.311895 usedTrk=6533.427165 availTrk=20947.500000 sigTrk=6533.427165
[09/21 19:14:05    165s] eee: l=3 avDens=0.349404 usedTrk=7704.362044 availTrk=22050.000000 sigTrk=7704.362044
[09/21 19:14:05    165s] eee: l=4 avDens=0.274890 usedTrk=5523.219278 availTrk=20092.500000 sigTrk=5523.219278
[09/21 19:14:05    165s] eee: l=5 avDens=0.157787 usedTrk=3280.399616 availTrk=20790.000000 sigTrk=3280.399616
[09/21 19:14:05    165s] eee: l=6 avDens=0.121633 usedTrk=2215.111112 availTrk=18211.500000 sigTrk=2215.111112
[09/21 19:14:05    165s] eee: l=7 avDens=0.020527 usedTrk=145.950291 availTrk=7110.000000 sigTrk=145.950291
[09/21 19:14:05    165s] eee: l=8 avDens=0.012267 usedTrk=56.634503 availTrk=4617.000000 sigTrk=56.634503
[09/21 19:14:05    165s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:14:05    165s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:14:05    165s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:14:05    165s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:05    165s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:14:05    165s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311726 uaWl=1.000000 uaWlH=0.443700 aWlH=0.000000 lMod=0 pMax=0.857200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:14:05    165s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:14:05    165s] eee: NetCapCache creation started. (Current Mem: 4006.934M) 
[09/21 19:14:05    165s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4006.934M) 
[09/21 19:14:05    165s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:14:05    165s] eee: Metal Layers Info:
[09/21 19:14:05    165s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:05    165s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:14:05    165s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:05    165s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:14:05    165s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:14:05    165s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:14:05    165s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:14:05    165s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:14:05    165s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:14:05    165s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:05    165s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:14:05    165s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:14:05    165s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:14:05    165s] eee: +----------------------------------------------------+
[09/21 19:14:05    165s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:14:05    165s] eee: +----------------------------------------------------+
[09/21 19:14:05    165s] eee: +----------------------------------------------------+
[09/21 19:14:05    165s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:14:05    165s] eee: +----------------------------------------------------+
[09/21 19:14:05    165s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4006.934M)
[09/21 19:14:05    165s] Cell mytop LLGs are deleted
[09/21 19:14:05    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4006.9M, EPOCH TIME: 1758496445.702512
[09/21 19:14:05    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4006.9M, EPOCH TIME: 1758496445.703423
[09/21 19:14:05    165s] Max number of tech site patterns supported in site array is 256.
[09/21 19:14:05    165s] Core basic site is CoreSite
[09/21 19:14:05    165s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:14:05    165s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:14:05    165s] Fast DP-INIT is on for default
[09/21 19:14:05    165s] Atter site array init, number of instance map data is 0.
[09/21 19:14:05    165s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4006.9M, EPOCH TIME: 1758496445.717169
[09/21 19:14:05    165s] 
[09/21 19:14:05    165s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:05    165s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:05    165s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4006.9M, EPOCH TIME: 1758496445.718710
[09/21 19:14:05    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:05    165s] Starting delay calculation for Setup views
[09/21 19:14:05    165s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:14:05    165s] #################################################################################
[09/21 19:14:05    165s] # Design Stage: PreRoute
[09/21 19:14:05    165s] # Design Name: mytop
[09/21 19:14:05    165s] # Design Mode: 90nm
[09/21 19:14:05    165s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:14:05    165s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:14:05    165s] # Signoff Settings: SI Off 
[09/21 19:14:05    165s] #################################################################################
[09/21 19:14:06    165s] Calculate delays in BcWc mode...
[09/21 19:14:06    165s] Topological Sorting (REAL = 0:00:00.0, MEM = 4016.4M, InitMEM = 4016.4M)
[09/21 19:14:06    165s] Start delay calculation (fullDC) (1 T). (MEM=3052.05)
[09/21 19:14:06    165s] End AAE Lib Interpolated Model. (MEM=3056.554688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:14:08    167s] Total number of fetched objects 18985
[09/21 19:14:08    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:14:08    167s] End delay calculation. (MEM=3075.09 CPU=0:00:01.6 REAL=0:00:02.0)
[09/21 19:14:08    167s] End delay calculation (fullDC). (MEM=3075.09 CPU=0:00:01.9 REAL=0:00:02.0)
[09/21 19:14:08    167s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 3992.4M) ***
[09/21 19:14:08    168s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:48 mem=3992.4M)
[09/21 19:14:08    168s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.689 |
|           TNS (ns):|-238.748 |
|    Violating Paths:|   183   |
|          All Paths:|   633   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2092 (14192)   |   -4.554   |   2092 (14192)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.922%
------------------------------------------------------------------

[09/21 19:14:08    168s] **optDesign ... cpu = 0:00:06, real = 0:00:14, mem = 3054.1M, totSessionCpu=0:02:48 **
[09/21 19:14:08    168s] Begin: Collecting metrics
[09/21 19:14:08    168s] 
 -------------------------------------------------------------------------------------- 
| Snapshot        | WNS     | TNS  | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+---------+------+-------------+----------+-------------+------+-----|
| initial_summary | -15.689 | -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
 -------------------------------------------------------------------------------------- 
[09/21 19:14:08    168s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3084.1M, current mem=3054.1M)

[09/21 19:14:08    168s] End: Collecting metrics
[09/21 19:14:08    168s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.8/0:00:14.8 (0.4), totSession cpu/real = 0:02:48.5/1:00:45.4 (0.0), mem = 4008.4M
[09/21 19:14:08    168s] 
[09/21 19:14:08    168s] =============================================================================================
[09/21 19:14:08    168s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.34-s088_1
[09/21 19:14:08    168s] =============================================================================================
[09/21 19:14:08    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:08    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:08    168s] [ ViewPruning            ]      2   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:00.4    1.0
[09/21 19:14:08    168s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:03.1 /  0:00:03.1    1.0
[09/21 19:14:08    168s] [ MetricReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:08    168s] [ DrvReport              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:08    168s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[09/21 19:14:08    168s] [ LibAnalyzerInit        ]      2   0:00:00.8  (   5.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/21 19:14:08    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:08    168s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:14:08    168s] [ MetricInit             ]      1   0:00:00.7  (   4.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/21 19:14:08    168s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:14:08    168s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[09/21 19:14:08    168s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:08    168s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.8 % )     0:00:02.9 /  0:00:02.9    1.0
[09/21 19:14:08    168s] [ FullDelayCalc          ]      1   0:00:02.2  (  15.0 % )     0:00:02.2 /  0:00:02.2    1.0
[09/21 19:14:08    168s] [ TimingUpdate           ]      2   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.4    1.0
[09/21 19:14:08    168s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:08    168s] [ MISC                   ]          0:00:09.2  (  62.4 % )     0:00:09.2 /  0:00:00.2    0.0
[09/21 19:14:08    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:08    168s]  InitOpt #1 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:05.8    0.4
[09/21 19:14:08    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:08    168s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/21 19:14:08    168s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:14:08    168s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:08    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:4008.4M, EPOCH TIME: 1758496448.947014
[09/21 19:14:08    168s] Processing tracks to init pin-track alignment.
[09/21 19:14:08    168s] z: 2, totalTracks: 1
[09/21 19:14:08    168s] z: 4, totalTracks: 1
[09/21 19:14:08    168s] z: 6, totalTracks: 1
[09/21 19:14:08    168s] z: 8, totalTracks: 1
[09/21 19:14:08    168s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:08    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4008.4M, EPOCH TIME: 1758496448.952147
[09/21 19:14:08    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:08    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:08    168s] 
[09/21 19:14:08    168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:08    168s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:08    168s] OPERPROF:     Starting CMU at level 3, MEM:4008.4M, EPOCH TIME: 1758496448.966373
[09/21 19:14:08    168s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496448.966814
[09/21 19:14:08    168s] 
[09/21 19:14:08    168s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:08    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4008.4M, EPOCH TIME: 1758496448.967542
[09/21 19:14:08    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4008.4M, EPOCH TIME: 1758496448.967578
[09/21 19:14:08    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496448.967642
[09/21 19:14:08    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4008.4MB).
[09/21 19:14:08    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.022, MEM:4008.4M, EPOCH TIME: 1758496448.968567
[09/21 19:14:08    168s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:08    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4008.4M, EPOCH TIME: 1758496448.977081
[09/21 19:14:08    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:08    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.025, MEM:4008.4M, EPOCH TIME: 1758496449.001668
[09/21 19:14:09    168s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:14:09    168s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:09    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:4008.4M, EPOCH TIME: 1758496449.001996
[09/21 19:14:09    168s] Processing tracks to init pin-track alignment.
[09/21 19:14:09    168s] z: 2, totalTracks: 1
[09/21 19:14:09    168s] z: 4, totalTracks: 1
[09/21 19:14:09    168s] z: 6, totalTracks: 1
[09/21 19:14:09    168s] z: 8, totalTracks: 1
[09/21 19:14:09    168s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:09    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4008.4M, EPOCH TIME: 1758496449.006326
[09/21 19:14:09    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] 
[09/21 19:14:09    168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:09    168s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:09    168s] OPERPROF:     Starting CMU at level 3, MEM:4008.4M, EPOCH TIME: 1758496449.020153
[09/21 19:14:09    168s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496449.020593
[09/21 19:14:09    168s] 
[09/21 19:14:09    168s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:09    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4008.4M, EPOCH TIME: 1758496449.021334
[09/21 19:14:09    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4008.4M, EPOCH TIME: 1758496449.021372
[09/21 19:14:09    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496449.021432
[09/21 19:14:09    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4008.4MB).
[09/21 19:14:09    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4008.4M, EPOCH TIME: 1758496449.022360
[09/21 19:14:09    168s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:09    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4008.4M, EPOCH TIME: 1758496449.030659
[09/21 19:14:09    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:09    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:4008.4M, EPOCH TIME: 1758496449.053805
[09/21 19:14:09    168s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.7/1:00:45.5 (0.0), mem = 4008.4M
[09/21 19:14:09    168s] *** Starting optimizing excluded clock nets MEM= 4008.4M) ***
[09/21 19:14:09    168s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4008.4M) ***
[09/21 19:14:09    168s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:48.7/1:00:45.5 (0.0), mem = 4008.4M
[09/21 19:14:09    168s] 
[09/21 19:14:09    168s] =============================================================================================
[09/21 19:14:09    168s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.34-s088_1
[09/21 19:14:09    168s] =============================================================================================
[09/21 19:14:09    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:09    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:09    168s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:09    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:09    168s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:09    168s] ---------------------------------------------------------------------------------------------
[09/21 19:14:09    168s] The useful skew maximum allowed delay is: 0.3
[09/21 19:14:09    169s] Deleting Lib Analyzer.
[09/21 19:14:09    169s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.2/1:00:46.1 (0.0), mem = 4008.4M
[09/21 19:14:09    169s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:09    169s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:09    169s] ### Creating LA Mngr. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:09    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:49 mem=4008.4M
[09/21 19:14:09    169s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/21 19:14:09    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.1
[09/21 19:14:09    169s] 
[09/21 19:14:09    169s] Creating Lib Analyzer ...
[09/21 19:14:09    169s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:09    169s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:09    169s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:09    169s] 
[09/21 19:14:09    169s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:10    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=4008.4M
[09/21 19:14:10    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=4008.4M
[09/21 19:14:10    169s] Creating Lib Analyzer, finished. 
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] Active Setup views: worst_case 
[09/21 19:14:10    169s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4008.4M, EPOCH TIME: 1758496450.069092
[09/21 19:14:10    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:10    169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:10    169s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4008.4M, EPOCH TIME: 1758496450.083713
[09/21 19:14:10    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] [oiPhyDebug] optDemand 178153272000.00, spDemand 178153272000.00.
[09/21 19:14:10    169s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12036
[09/21 19:14:10    169s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:14:10    169s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:50 mem=4008.4M
[09/21 19:14:10    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:4008.4M, EPOCH TIME: 1758496450.086821
[09/21 19:14:10    169s] Processing tracks to init pin-track alignment.
[09/21 19:14:10    169s] z: 2, totalTracks: 1
[09/21 19:14:10    169s] z: 4, totalTracks: 1
[09/21 19:14:10    169s] z: 6, totalTracks: 1
[09/21 19:14:10    169s] z: 8, totalTracks: 1
[09/21 19:14:10    169s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:10    169s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4008.4M, EPOCH TIME: 1758496450.090748
[09/21 19:14:10    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:10    169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:10    169s] OPERPROF:     Starting CMU at level 3, MEM:4008.4M, EPOCH TIME: 1758496450.104279
[09/21 19:14:10    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496450.104712
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:10    169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4008.4M, EPOCH TIME: 1758496450.105429
[09/21 19:14:10    169s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4008.4M, EPOCH TIME: 1758496450.105465
[09/21 19:14:10    169s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4008.4M, EPOCH TIME: 1758496450.105521
[09/21 19:14:10    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4008.4MB).
[09/21 19:14:10    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4008.4M, EPOCH TIME: 1758496450.106473
[09/21 19:14:10    169s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:10    169s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12036
[09/21 19:14:10    169s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=4008.4M
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] Footprint cell information for calculating maxBufDist
[09/21 19:14:10    169s] *info: There are 10 candidate Buffer cells
[09/21 19:14:10    169s] *info: There are 12 candidate Inverter cells
[09/21 19:14:10    169s] 
[09/21 19:14:10    169s] #optDebug: Start CG creation (mem=4008.4M)
[09/21 19:14:10    169s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:10    169s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:10    169s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:10    169s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:10    169s] ToF 411.5895um
[09/21 19:14:10    170s] (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgPrt (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgEgp (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgPbk (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgNrb(cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgObs (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgCon (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s]  ...processing cgPdm (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4013.1M)
[09/21 19:14:10    170s] ### Creating RouteCongInterface, started
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] #optDebug: {0, 1.000}
[09/21 19:14:10    170s] ### Creating RouteCongInterface, finished
[09/21 19:14:10    170s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:10    170s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4013.1M, EPOCH TIME: 1758496450.492575
[09/21 19:14:10    170s] Found 0 hard placement blockage before merging.
[09/21 19:14:10    170s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4013.1M, EPOCH TIME: 1758496450.492704
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] Netlist preparation processing... 
[09/21 19:14:10    170s] Removed 0 instance
[09/21 19:14:10    170s] *info: Marking 0 isolation instances dont touch
[09/21 19:14:10    170s] *info: Marking 0 level shifter instances dont touch
[09/21 19:14:10    170s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:10    170s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12036
[09/21 19:14:10    170s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4067.3M, EPOCH TIME: 1758496450.524259
[09/21 19:14:10    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12036).
[09/21 19:14:10    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:4067.3M, EPOCH TIME: 1758496450.549274
[09/21 19:14:10    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.1
[09/21 19:14:10    170s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:50.1/1:00:47.0 (0.0), mem = 4067.3M
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] =============================================================================================
[09/21 19:14:10    170s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.34-s088_1
[09/21 19:14:10    170s] =============================================================================================
[09/21 19:14:10    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:10    170s] ---------------------------------------------------------------------------------------------
[09/21 19:14:10    170s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  37.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:10    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:10    170s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:10    170s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:14:10    170s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:10    170s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  15.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:10    170s] [ ChannelGraphInit       ]      1   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.1
[09/21 19:14:10    170s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:10    170s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:10    170s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:10    170s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:10    170s] [ MISC                   ]          0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.1    0.9
[09/21 19:14:10    170s] ---------------------------------------------------------------------------------------------
[09/21 19:14:10    170s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/21 19:14:10    170s] ---------------------------------------------------------------------------------------------
[09/21 19:14:10    170s] Begin: Collecting metrics
[09/21 19:14:10    170s] 
 --------------------------------------------------------------------------------------- 
| Snapshot         | WNS     | TNS  | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+---------+------+-------------+----------+-------------+------+-----|
| initial_summary  | -15.689 | -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist |         |      |             | 0:00:01  |        4067 |      |     |
 --------------------------------------------------------------------------------------- 
[09/21 19:14:10    170s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3086.8M, current mem=3060.3M)

[09/21 19:14:10    170s] End: Collecting metrics
[09/21 19:14:10    170s] Running new flow changes for HFN
[09/21 19:14:10    170s] Begin: GigaOpt high fanout net optimization
[09/21 19:14:10    170s] GigaOpt HFN: use maxLocalDensity 1.2
[09/21 19:14:10    170s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/21 19:14:10    170s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.3/1:00:47.1 (0.0), mem = 4067.3M
[09/21 19:14:10    170s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:10    170s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:10    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.2
[09/21 19:14:10    170s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] Active Setup views: worst_case 
[09/21 19:14:10    170s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4067.3M, EPOCH TIME: 1758496450.753851
[09/21 19:14:10    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:10    170s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:10    170s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4067.3M, EPOCH TIME: 1758496450.768575
[09/21 19:14:10    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] [oiPhyDebug] optDemand 178153272000.00, spDemand 178153272000.00.
[09/21 19:14:10    170s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12036
[09/21 19:14:10    170s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/21 19:14:10    170s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:50 mem=4067.3M
[09/21 19:14:10    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:4067.3M, EPOCH TIME: 1758496450.771715
[09/21 19:14:10    170s] Processing tracks to init pin-track alignment.
[09/21 19:14:10    170s] z: 2, totalTracks: 1
[09/21 19:14:10    170s] z: 4, totalTracks: 1
[09/21 19:14:10    170s] z: 6, totalTracks: 1
[09/21 19:14:10    170s] z: 8, totalTracks: 1
[09/21 19:14:10    170s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:10    170s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4067.3M, EPOCH TIME: 1758496450.775731
[09/21 19:14:10    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:10    170s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:10    170s] OPERPROF:     Starting CMU at level 3, MEM:4067.3M, EPOCH TIME: 1758496450.789881
[09/21 19:14:10    170s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4067.3M, EPOCH TIME: 1758496450.790334
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:10    170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4067.3M, EPOCH TIME: 1758496450.791071
[09/21 19:14:10    170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4067.3M, EPOCH TIME: 1758496450.791107
[09/21 19:14:10    170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4067.3M, EPOCH TIME: 1758496450.791171
[09/21 19:14:10    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4067.3MB).
[09/21 19:14:10    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4067.3M, EPOCH TIME: 1758496450.792157
[09/21 19:14:10    170s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:10    170s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12036
[09/21 19:14:10    170s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=4067.3M
[09/21 19:14:10    170s] ### Creating RouteCongInterface, started
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/21 19:14:10    170s] 
[09/21 19:14:10    170s] #optDebug: {0, 1.000}
[09/21 19:14:10    170s] ### Creating RouteCongInterface, finished
[09/21 19:14:10    170s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:10    170s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:10    170s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:11    170s] AoF 633.6545um
[09/21 19:14:11    170s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:11    170s] [GPS-DRV] Optimizer inputs ============================= 
[09/21 19:14:11    170s] [GPS-DRV] drvFixingStage: Large Scale
[09/21 19:14:11    170s] [GPS-DRV] costLowerBound: 0.1
[09/21 19:14:11    170s] [GPS-DRV] setupTNSCost  : 0
[09/21 19:14:11    170s] [GPS-DRV] maxIter       : 1
[09/21 19:14:11    170s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[09/21 19:14:11    170s] [GPS-DRV] Optimizer parameters ============================= 
[09/21 19:14:11    170s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/21 19:14:11    170s] [GPS-DRV] maxDensity (design): 0.95
[09/21 19:14:11    170s] [GPS-DRV] maxLocalDensity: 1.2
[09/21 19:14:11    170s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/21 19:14:11    170s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/21 19:14:11    170s] [GPS-DRV] isCPECostingOn: false
[09/21 19:14:11    170s] [GPS-DRV] All active and enabled setup views
[09/21 19:14:11    170s] [GPS-DRV]     worst_case
[09/21 19:14:11    170s] [GPS-DRV] maxTran off
[09/21 19:14:11    170s] [GPS-DRV] maxCap off
[09/21 19:14:11    170s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/21 19:14:11    170s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[09/21 19:14:11    170s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/21 19:14:11    170s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4067.3M, EPOCH TIME: 1758496451.124710
[09/21 19:14:11    170s] Found 0 hard placement blockage before merging.
[09/21 19:14:11    170s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4067.3M, EPOCH TIME: 1758496451.124820
[09/21 19:14:11    170s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[09/21 19:14:11    170s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/21 19:14:11    170s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:11    170s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/21 19:14:11    170s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:11    170s] |   69.92%|        -| -15.689|-238.747|   0:00:00.0| 4067.3M|
[09/21 19:14:11    170s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:11    171s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:11    171s] |   69.97%|       15| -15.689|-238.747|   0:00:00.0| 4085.3M|
[09/21 19:14:11    171s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:11    171s] 
[09/21 19:14:11    171s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4085.3M) ***
[09/21 19:14:11    171s] Bottom Preferred Layer:
[09/21 19:14:11    171s]     None
[09/21 19:14:11    171s] Via Pillar Rule:
[09/21 19:14:11    171s]     None
[09/21 19:14:11    171s] Finished writing unified metrics of routing constraints.
[09/21 19:14:11    171s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:11    171s] Total-nets :: 18998, Stn-nets :: 16, ratio :: 0.0842194 %, Total-len 429365, Stn-len 3278.03
[09/21 19:14:11    171s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12051
[09/21 19:14:11    171s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4085.3M, EPOCH TIME: 1758496451.508799
[09/21 19:14:11    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12051).
[09/21 19:14:11    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:11    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:11    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:11    171s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:4085.3M, EPOCH TIME: 1758496451.531291
[09/21 19:14:11    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.2
[09/21 19:14:11    171s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:02:51.1/1:00:48.0 (0.0), mem = 4085.3M
[09/21 19:14:11    171s] 
[09/21 19:14:11    171s] =============================================================================================
[09/21 19:14:11    171s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.34-s088_1
[09/21 19:14:11    171s] =============================================================================================
[09/21 19:14:11    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:11    171s] ---------------------------------------------------------------------------------------------
[09/21 19:14:11    171s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.5
[09/21 19:14:11    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:11    171s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/21 19:14:11    171s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:14:11    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:14:11    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:11    171s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:11    171s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:11    171s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:11    171s] [ OptEval                ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[09/21 19:14:11    171s] [ OptCommit              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[09/21 19:14:11    171s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:14:11    171s] [ IncrDelayCalc          ]      5   0:00:00.2  (  21.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:14:11    171s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:11    171s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:11    171s] [ IncrTimingUpdate       ]      2   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/21 19:14:11    171s] [ MISC                   ]          0:00:00.4  (  45.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:11    171s] ---------------------------------------------------------------------------------------------
[09/21 19:14:11    171s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    1.0
[09/21 19:14:11    171s] ---------------------------------------------------------------------------------------------
[09/21 19:14:11    171s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/21 19:14:11    171s] End: GigaOpt high fanout net optimization
[09/21 19:14:11    171s] Begin: Collecting metrics
[09/21 19:14:11    171s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |  -15.689 |           |     -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4067 |      |     |
| drv_fixing       |     0.000 |  -15.689 |         0 |     -239 |       69.97 | 0:00:01  |        4085 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:11    171s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3074.5M, current mem=3074.5M)

[09/21 19:14:11    171s] End: Collecting metrics
[09/21 19:14:11    171s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/21 19:14:11    171s] Deleting Lib Analyzer.
[09/21 19:14:11    171s] Begin: GigaOpt DRV Optimization
[09/21 19:14:11    171s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[09/21 19:14:11    171s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/21 19:14:11    171s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.5/1:00:48.3 (0.0), mem = 4085.3M
[09/21 19:14:11    171s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:11    171s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:11    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.3
[09/21 19:14:11    171s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 19:14:11    171s] 
[09/21 19:14:11    171s] Creating Lib Analyzer ...
[09/21 19:14:11    171s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:11    171s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:11    171s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:11    171s] 
[09/21 19:14:11    171s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:12    171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:52 mem=4085.3M
[09/21 19:14:12    171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:52 mem=4085.3M
[09/21 19:14:12    171s] Creating Lib Analyzer, finished. 
[09/21 19:14:12    171s] 
[09/21 19:14:12    171s] Active Setup views: worst_case 
[09/21 19:14:12    171s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4085.3M, EPOCH TIME: 1758496452.323148
[09/21 19:14:12    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] 
[09/21 19:14:12    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:12    171s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:12    171s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4085.3M, EPOCH TIME: 1758496452.337857
[09/21 19:14:12    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] [oiPhyDebug] optDemand 178264080000.00, spDemand 178264080000.00.
[09/21 19:14:12    171s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12051
[09/21 19:14:12    171s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/21 19:14:12    171s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:52 mem=4085.3M
[09/21 19:14:12    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:4085.3M, EPOCH TIME: 1758496452.341012
[09/21 19:14:12    171s] Processing tracks to init pin-track alignment.
[09/21 19:14:12    171s] z: 2, totalTracks: 1
[09/21 19:14:12    171s] z: 4, totalTracks: 1
[09/21 19:14:12    171s] z: 6, totalTracks: 1
[09/21 19:14:12    171s] z: 8, totalTracks: 1
[09/21 19:14:12    171s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:12    171s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4085.3M, EPOCH TIME: 1758496452.345057
[09/21 19:14:12    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:12    171s] 
[09/21 19:14:12    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:12    171s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:12    171s] OPERPROF:     Starting CMU at level 3, MEM:4085.3M, EPOCH TIME: 1758496452.358560
[09/21 19:14:12    171s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4085.3M, EPOCH TIME: 1758496452.359021
[09/21 19:14:12    171s] 
[09/21 19:14:12    171s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:12    171s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4085.3M, EPOCH TIME: 1758496452.359734
[09/21 19:14:12    171s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4085.3M, EPOCH TIME: 1758496452.359768
[09/21 19:14:12    171s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4085.3M, EPOCH TIME: 1758496452.359819
[09/21 19:14:12    171s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4085.3MB).
[09/21 19:14:12    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4085.3M, EPOCH TIME: 1758496452.360747
[09/21 19:14:12    171s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:12    171s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12051
[09/21 19:14:12    171s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=4085.3M
[09/21 19:14:12    171s] ### Creating RouteCongInterface, started
[09/21 19:14:12    172s] 
[09/21 19:14:12    172s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/21 19:14:12    172s] 
[09/21 19:14:12    172s] #optDebug: {0, 1.000}
[09/21 19:14:12    172s] ### Creating RouteCongInterface, finished
[09/21 19:14:12    172s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:12    172s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:12    172s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:12    172s] AoF 633.6545um
[09/21 19:14:12    172s] [GPS-DRV] Optimizer inputs ============================= 
[09/21 19:14:12    172s] [GPS-DRV] drvFixingStage: Large Scale
[09/21 19:14:12    172s] [GPS-DRV] costLowerBound: 0.1
[09/21 19:14:12    172s] [GPS-DRV] setupTNSCost  : 0
[09/21 19:14:12    172s] [GPS-DRV] maxIter       : 2
[09/21 19:14:12    172s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[09/21 19:14:12    172s] [GPS-DRV] Optimizer parameters ============================= 
[09/21 19:14:12    172s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/21 19:14:12    172s] [GPS-DRV] maxDensity (design): 0.95
[09/21 19:14:12    172s] [GPS-DRV] maxLocalDensity: 1.2
[09/21 19:14:12    172s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/21 19:14:12    172s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/21 19:14:12    172s] [GPS-DRV] isCPECostingOn: false
[09/21 19:14:12    172s] [GPS-DRV] All active and enabled setup views
[09/21 19:14:12    172s] [GPS-DRV]     worst_case
[09/21 19:14:12    172s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:14:12    172s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:14:12    172s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/21 19:14:12    172s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[09/21 19:14:12    172s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/21 19:14:12    172s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4085.3M, EPOCH TIME: 1758496452.689461
[09/21 19:14:12    172s] Found 0 hard placement blockage before merging.
[09/21 19:14:12    172s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4085.3M, EPOCH TIME: 1758496452.689584
[09/21 19:14:12    172s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[09/21 19:14:12    172s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/21 19:14:12    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:12    172s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/21 19:14:12    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:12    172s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/21 19:14:12    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:12    172s] Info: violation cost 65238.343750 (cap = 0.000000, tran = 65236.343750, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[09/21 19:14:12    172s] |  2806| 16308|    -4.61|     0|     0|     0.00|     0|     0|     0|     0|   -15.69|  -238.75|       0|       0|       0| 69.97%|          |         |
[09/21 19:14:19    179s] Info: violation cost 0.999107 (cap = 0.000000, tran = 0.999107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:19    179s] |     6|    25|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.90|     0.00|    1305|    1153|     537| 77.36%| 0:00:07.0|  4086.3M|
[09/21 19:14:19    179s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:19    179s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.90|     0.00|       2|       0|       4| 77.37%| 0:00:00.0|  4086.3M|
[09/21 19:14:19    179s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:19    179s] Bottom Preferred Layer:
[09/21 19:14:19    179s]     None
[09/21 19:14:19    179s] Via Pillar Rule:
[09/21 19:14:19    179s]     None
[09/21 19:14:19    179s] Finished writing unified metrics of routing constraints.
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] *** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=4086.3M) ***
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:19    179s] Total-nets :: 21458, Stn-nets :: 54, ratio :: 0.251654 %, Total-len 429583, Stn-len 3759.18
[09/21 19:14:19    179s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14511
[09/21 19:14:19    179s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4086.3M, EPOCH TIME: 1758496459.748995
[09/21 19:14:19    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14511).
[09/21 19:14:19    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:19    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:19    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:19    179s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:4086.3M, EPOCH TIME: 1758496459.775153
[09/21 19:14:19    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.3
[09/21 19:14:19    179s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.9 (1.0), totSession cpu/real = 0:02:59.3/1:00:56.2 (0.0), mem = 4086.3M
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] =============================================================================================
[09/21 19:14:19    179s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.34-s088_1
[09/21 19:14:19    179s] =============================================================================================
[09/21 19:14:19    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:19    179s] ---------------------------------------------------------------------------------------------
[09/21 19:14:19    179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:14:19    179s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:19    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:19    179s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:19    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:14:19    179s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[09/21 19:14:19    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:19    179s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:07.0 /  0:00:07.0    1.0
[09/21 19:14:19    179s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.1 % )     0:00:06.9 /  0:00:06.8    1.0
[09/21 19:14:19    179s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:19    179s] [ OptEval                ]     17   0:00:02.7  (  33.6 % )     0:00:02.7 /  0:00:02.6    1.0
[09/21 19:14:19    179s] [ OptCommit              ]     17   0:00:00.5  (   6.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/21 19:14:19    179s] [ PostCommitDelayUpdate  ]     16   0:00:00.1  (   1.9 % )     0:00:02.8 /  0:00:02.7    1.0
[09/21 19:14:19    179s] [ IncrDelayCalc          ]    172   0:00:02.6  (  33.0 % )     0:00:02.6 /  0:00:02.6    1.0
[09/21 19:14:19    179s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:19    179s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:19    179s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:19    179s] [ IncrTimingUpdate       ]     17   0:00:01.0  (  12.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/21 19:14:19    179s] [ MISC                   ]          0:00:00.4  (   5.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:19    179s] ---------------------------------------------------------------------------------------------
[09/21 19:14:19    179s]  DrvOpt #2 TOTAL                    0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.8    1.0
[09/21 19:14:19    179s] ---------------------------------------------------------------------------------------------
[09/21 19:14:19    179s] End: GigaOpt DRV Optimization
[09/21 19:14:19    179s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/21 19:14:19    179s] **optDesign ... cpu = 0:00:17, real = 0:00:25, mem = 3081.2M, totSessionCpu=0:02:59 **
[09/21 19:14:19    179s] Begin: Collecting metrics
[09/21 19:14:19    179s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |  -15.689 |           |     -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4067 |      |     |
| drv_fixing       |     0.000 |  -15.689 |         0 |     -239 |       69.97 | 0:00:01  |        4085 |      |     |
| drv_fixing_2     |     0.000 |    0.902 |         0 |        0 |       77.37 | 0:00:08  |        4086 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:19    179s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3121.3M, current mem=3081.2M)

[09/21 19:14:19    179s] End: Collecting metrics
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] Active setup views:
[09/21 19:14:19    179s]  worst_case
[09/21 19:14:19    179s]   Dominating endpoints: 0
[09/21 19:14:19    179s]   Dominating TNS: -0.000
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/21 19:14:19    179s] Deleting Lib Analyzer.
[09/21 19:14:19    179s] Begin: GigaOpt Global Optimization
[09/21 19:14:19    179s] *info: use new DP (enabled)
[09/21 19:14:19    179s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/21 19:14:19    179s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:19    179s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:19    179s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.5/1:00:56.4 (0.0), mem = 4086.3M
[09/21 19:14:19    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.4
[09/21 19:14:19    179s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 19:14:19    179s] 
[09/21 19:14:19    179s] Creating Lib Analyzer ...
[09/21 19:14:20    179s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:20    179s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:20    179s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:20    179s] 
[09/21 19:14:20    179s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:20    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    179s] Creating Lib Analyzer, finished. 
[09/21 19:14:20    179s] 
[09/21 19:14:20    179s] Active Setup views: worst_case 
[09/21 19:14:20    179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.387444
[09/21 19:14:20    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] 
[09/21 19:14:20    179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:20    179s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:20    179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4086.3M, EPOCH TIME: 1758496460.402643
[09/21 19:14:20    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] [oiPhyDebug] optDemand 197117856000.00, spDemand 197117856000.00.
[09/21 19:14:20    179s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14511
[09/21 19:14:20    179s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/21 19:14:20    179s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.406077
[09/21 19:14:20    179s] Processing tracks to init pin-track alignment.
[09/21 19:14:20    179s] z: 2, totalTracks: 1
[09/21 19:14:20    179s] z: 4, totalTracks: 1
[09/21 19:14:20    179s] z: 6, totalTracks: 1
[09/21 19:14:20    179s] z: 8, totalTracks: 1
[09/21 19:14:20    179s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:20    179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4086.3M, EPOCH TIME: 1758496460.410563
[09/21 19:14:20    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    179s] 
[09/21 19:14:20    179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:20    179s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:20    179s] OPERPROF:     Starting CMU at level 3, MEM:4086.3M, EPOCH TIME: 1758496460.424445
[09/21 19:14:20    179s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4086.3M, EPOCH TIME: 1758496460.425018
[09/21 19:14:20    179s] 
[09/21 19:14:20    179s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:20    179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4086.3M, EPOCH TIME: 1758496460.425888
[09/21 19:14:20    179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4086.3M, EPOCH TIME: 1758496460.425942
[09/21 19:14:20    179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496460.426003
[09/21 19:14:20    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4086.3MB).
[09/21 19:14:20    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4086.3M, EPOCH TIME: 1758496460.427111
[09/21 19:14:20    179s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:20    180s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14511
[09/21 19:14:20    180s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    180s] ### Creating RouteCongInterface, started
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] #optDebug: {0, 1.000}
[09/21 19:14:20    180s] ### Creating RouteCongInterface, finished
[09/21 19:14:20    180s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:20    180s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:20    180s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:20    180s] *info: 1 clock net excluded
[09/21 19:14:20    180s] *info: 1 ideal net excluded from IPO operation.
[09/21 19:14:20    180s] *info: 954 no-driver nets excluded.
[09/21 19:14:20    180s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.642726
[09/21 19:14:20    180s] Found 0 hard placement blockage before merging.
[09/21 19:14:20    180s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496460.642869
[09/21 19:14:20    180s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/21 19:14:20    180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/21 19:14:20    180s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
[09/21 19:14:20    180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/21 19:14:20    180s] |   0.000|   0.000|   77.37%|   0:00:00.0| 4086.3M|worst_case|       NA| NA                               |
[09/21 19:14:20    180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***
[09/21 19:14:20    180s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:20    180s] Bottom Preferred Layer:
[09/21 19:14:20    180s]     None
[09/21 19:14:20    180s] Via Pillar Rule:
[09/21 19:14:20    180s]     None
[09/21 19:14:20    180s] Finished writing unified metrics of routing constraints.
[09/21 19:14:20    180s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/21 19:14:20    180s] Total-nets :: 21458, Stn-nets :: 54, ratio :: 0.251654 %, Total-len 429583, Stn-len 3759.18
[09/21 19:14:20    180s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14511
[09/21 19:14:20    180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.761676
[09/21 19:14:20    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14511).
[09/21 19:14:20    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:4086.3M, EPOCH TIME: 1758496460.787861
[09/21 19:14:20    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.4
[09/21 19:14:20    180s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:00.3/1:00:57.2 (0.0), mem = 4086.3M
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] =============================================================================================
[09/21 19:14:20    180s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.34-s088_1
[09/21 19:14:20    180s] =============================================================================================
[09/21 19:14:20    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:20    180s] ---------------------------------------------------------------------------------------------
[09/21 19:14:20    180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[09/21 19:14:20    180s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  42.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:20    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:20    180s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:20    180s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:20    180s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:20    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:20    180s] [ TransformInit          ]      1   0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:20    180s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:20    180s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:20    180s] [ MISC                   ]          0:00:00.2  (  22.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:14:20    180s] ---------------------------------------------------------------------------------------------
[09/21 19:14:20    180s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/21 19:14:20    180s] ---------------------------------------------------------------------------------------------
[09/21 19:14:20    180s] End: GigaOpt Global Optimization
[09/21 19:14:20    180s] Begin: Collecting metrics
[09/21 19:14:20    180s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |  -15.689 |           |     -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4067 |      |     |
| drv_fixing       |     0.000 |  -15.689 |         0 |     -239 |       69.97 | 0:00:01  |        4085 |      |     |
| drv_fixing_2     |     0.000 |    0.902 |         0 |        0 |       77.37 | 0:00:08  |        4086 |    0 |   0 |
| global_opt       |           |    0.902 |           |        0 |       77.37 | 0:00:01  |        4086 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:20    180s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3087.7M, current mem=3087.7M)

[09/21 19:14:20    180s] End: Collecting metrics
[09/21 19:14:20    180s] *** Timing Is met
[09/21 19:14:20    180s] *** Check timing (0:00:00.0)
[09/21 19:14:20    180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/21 19:14:20    180s] Deleting Lib Analyzer.
[09/21 19:14:20    180s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[09/21 19:14:20    180s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:20    180s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:20    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=4086.3M
[09/21 19:14:20    180s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/21 19:14:20    180s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.963339
[09/21 19:14:20    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] 
[09/21 19:14:20    180s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:20    180s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:20    180s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4086.3M, EPOCH TIME: 1758496460.978641
[09/21 19:14:20    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] [oiPhyDebug] optDemand 197117856000.00, spDemand 197117856000.00.
[09/21 19:14:20    180s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14511
[09/21 19:14:20    180s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:14:20    180s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:01 mem=4086.3M
[09/21 19:14:20    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496460.982164
[09/21 19:14:20    180s] Processing tracks to init pin-track alignment.
[09/21 19:14:20    180s] z: 2, totalTracks: 1
[09/21 19:14:20    180s] z: 4, totalTracks: 1
[09/21 19:14:20    180s] z: 6, totalTracks: 1
[09/21 19:14:20    180s] z: 8, totalTracks: 1
[09/21 19:14:20    180s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:20    180s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4086.3M, EPOCH TIME: 1758496460.986713
[09/21 19:14:20    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:20    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:21    180s] 
[09/21 19:14:21    180s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:21    180s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:21    180s] OPERPROF:     Starting CMU at level 3, MEM:4086.3M, EPOCH TIME: 1758496461.000537
[09/21 19:14:21    180s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4086.3M, EPOCH TIME: 1758496461.001065
[09/21 19:14:21    180s] 
[09/21 19:14:21    180s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:21    180s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4086.3M, EPOCH TIME: 1758496461.001892
[09/21 19:14:21    180s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4086.3M, EPOCH TIME: 1758496461.001934
[09/21 19:14:21    180s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496461.001997
[09/21 19:14:21    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4086.3MB).
[09/21 19:14:21    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4086.3M, EPOCH TIME: 1758496461.003094
[09/21 19:14:21    180s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:21    180s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14511
[09/21 19:14:21    180s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=4086.3M
[09/21 19:14:21    180s] Begin: Area Reclaim Optimization
[09/21 19:14:21    180s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.6/1:00:57.5 (0.0), mem = 4086.3M
[09/21 19:14:21    180s] 
[09/21 19:14:21    180s] Creating Lib Analyzer ...
[09/21 19:14:21    180s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:21    180s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:21    180s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:21    180s] 
[09/21 19:14:21    180s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:21    180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:01 mem=4086.3M
[09/21 19:14:21    180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:01 mem=4086.3M
[09/21 19:14:21    180s] Creating Lib Analyzer, finished. 
[09/21 19:14:21    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.5
[09/21 19:14:21    180s] 
[09/21 19:14:21    180s] Active Setup views: worst_case 
[09/21 19:14:21    180s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14511
[09/21 19:14:21    180s] ### Creating RouteCongInterface, started
[09/21 19:14:21    181s] 
[09/21 19:14:21    181s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/21 19:14:21    181s] 
[09/21 19:14:21    181s] #optDebug: {0, 1.000}
[09/21 19:14:21    181s] ### Creating RouteCongInterface, finished
[09/21 19:14:21    181s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:21    181s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:21    181s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:21    181s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4086.3M, EPOCH TIME: 1758496461.476452
[09/21 19:14:21    181s] Found 0 hard placement blockage before merging.
[09/21 19:14:21    181s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496461.476586
[09/21 19:14:21    181s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.37
[09/21 19:14:21    181s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:21    181s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/21 19:14:21    181s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:21    181s] |   77.37%|        -|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:21    181s] |   77.37%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:21    181s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:14:21    181s] |   77.37%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:23    183s] |   77.31%|       26|   0.000|   0.000|   0:00:02.0| 4086.3M|
[09/21 19:14:25    184s] |   76.84%|      588|   0.000|   0.000|   0:00:02.0| 4086.3M|
[09/21 19:14:25    185s] |   76.83%|       13|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:25    185s] |   76.83%|        1|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:25    185s] |   76.83%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:25    185s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:14:25    185s] |   76.83%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
[09/21 19:14:25    185s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:25    185s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.83
[09/21 19:14:25    185s] 
[09/21 19:14:25    185s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 13 Resize = 595 **
[09/21 19:14:25    185s] --------------------------------------------------------------
[09/21 19:14:25    185s] |                                   | Total     | Sequential |
[09/21 19:14:25    185s] --------------------------------------------------------------
[09/21 19:14:25    185s] | Num insts resized                 |     595  |       4    |
[09/21 19:14:25    185s] | Num insts undone                  |       7  |       0    |
[09/21 19:14:25    185s] | Num insts Downsized               |     595  |       4    |
[09/21 19:14:25    185s] | Num insts Samesized               |       0  |       0    |
[09/21 19:14:25    185s] | Num insts Upsized                 |       0  |       0    |
[09/21 19:14:25    185s] | Num multiple commits+uncommits    |       0  |       -    |
[09/21 19:14:25    185s] --------------------------------------------------------------
[09/21 19:14:25    185s] Bottom Preferred Layer:
[09/21 19:14:25    185s]     None
[09/21 19:14:25    185s] Via Pillar Rule:
[09/21 19:14:25    185s]     None
[09/21 19:14:25    185s] Finished writing unified metrics of routing constraints.
[09/21 19:14:25    185s] 
[09/21 19:14:25    185s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/21 19:14:25    185s] End: Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:04.0) **
[09/21 19:14:25    185s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:25    185s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14485
[09/21 19:14:25    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.5
[09/21 19:14:25    185s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:03:05.4/1:01:02.3 (0.1), mem = 4086.3M
[09/21 19:14:25    185s] 
[09/21 19:14:25    185s] =============================================================================================
[09/21 19:14:25    185s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.34-s088_1
[09/21 19:14:25    185s] =============================================================================================
[09/21 19:14:25    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:25    185s] ---------------------------------------------------------------------------------------------
[09/21 19:14:25    185s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:14:25    185s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:25    185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:25    185s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:14:25    185s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:25    185s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:25    185s] [ OptimizationStep       ]      1   0:00:00.2  (   4.4 % )     0:00:04.3 /  0:00:04.3    1.0
[09/21 19:14:25    185s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.3 % )     0:00:04.1 /  0:00:04.1    1.0
[09/21 19:14:25    185s] [ OptGetWeight           ]    353   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:25    185s] [ OptEval                ]    353   0:00:02.3  (  47.4 % )     0:00:02.3 /  0:00:02.3    1.0
[09/21 19:14:25    185s] [ OptCommit              ]    353   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[09/21 19:14:25    185s] [ PostCommitDelayUpdate  ]    358   0:00:00.1  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[09/21 19:14:25    185s] [ IncrDelayCalc          ]    243   0:00:01.2  (  24.1 % )     0:00:01.2 /  0:00:01.1    1.0
[09/21 19:14:25    185s] [ IncrTimingUpdate       ]     58   0:00:00.5  (   9.7 % )     0:00:00.5 /  0:00:00.5    1.1
[09/21 19:14:25    185s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:25    185s] ---------------------------------------------------------------------------------------------
[09/21 19:14:25    185s]  AreaOpt #1 TOTAL                   0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[09/21 19:14:25    185s] ---------------------------------------------------------------------------------------------
[09/21 19:14:25    185s] Executing incremental physical updates
[09/21 19:14:25    185s] Executing incremental physical updates
[09/21 19:14:25    185s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14485
[09/21 19:14:25    185s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4086.3M, EPOCH TIME: 1758496465.848503
[09/21 19:14:25    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14485).
[09/21 19:14:25    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:25    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:25    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:25    185s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:4086.3M, EPOCH TIME: 1758496465.874280
[09/21 19:14:25    185s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=4086.30M, totSessionCpu=0:03:05).
[09/21 19:14:25    185s] Begin: Collecting metrics
[09/21 19:14:25    185s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |  -15.689 |           |     -239 |       69.92 | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4067 |      |     |
| drv_fixing       |     0.000 |  -15.689 |         0 |     -239 |       69.97 | 0:00:01  |        4085 |      |     |
| drv_fixing_2     |     0.000 |    0.902 |         0 |        0 |       77.37 | 0:00:08  |        4086 |    0 |   0 |
| global_opt       |           |    0.902 |           |        0 |       77.37 | 0:00:01  |        4086 |      |     |
| area_reclaiming  |     0.000 |    0.816 |         0 |        0 |       76.83 | 0:00:05  |        4086 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:26    185s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3090.8M, current mem=3090.8M)

[09/21 19:14:26    185s] End: Collecting metrics
[09/21 19:14:26    185s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.5/1:01:02.5 (0.1), mem = 4086.3M
[09/21 19:14:26    185s] 
[09/21 19:14:26    185s] *** Start incrementalPlace ***
[09/21 19:14:26    185s] User Input Parameters:
[09/21 19:14:26    185s] - Congestion Driven    : On
[09/21 19:14:26    185s] - Timing Driven        : On
[09/21 19:14:26    185s] - Area-Violation Based : On
[09/21 19:14:26    185s] - Start Rollback Level : -5
[09/21 19:14:26    185s] - Legalized            : On
[09/21 19:14:26    185s] - Window Based         : Off
[09/21 19:14:26    185s] - eDen incr mode       : Off
[09/21 19:14:26    185s] - Small incr mode      : Off
[09/21 19:14:26    185s] 
[09/21 19:14:26    185s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.021679
[09/21 19:14:26    185s] Enable eGR PG blockage caching
[09/21 19:14:26    185s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496466.021726
[09/21 19:14:26    185s] no activity file in design. spp won't run.
[09/21 19:14:26    185s] Effort level <high> specified for reg2reg path_group
[09/21 19:14:26    185s] No Views given, use default active views for adaptive view pruning
[09/21 19:14:26    185s] Active views:
[09/21 19:14:26    185s]   worst_case
[09/21 19:14:26    185s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.238590
[09/21 19:14:26    185s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:4086.3M, EPOCH TIME: 1758496466.240862
[09/21 19:14:26    185s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.240920
[09/21 19:14:26    185s] Starting Early Global Route congestion estimation: mem = 4086.3M
[09/21 19:14:26    185s] (I)      Initializing eGR engine (regular)
[09/21 19:14:26    185s] Set min layer with default ( 2 )
[09/21 19:14:26    185s] Set max layer with default ( 127 )
[09/21 19:14:26    185s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:26    185s] Min route layer (adjusted) = 2
[09/21 19:14:26    185s] Max route layer (adjusted) = 11
[09/21 19:14:26    185s] (I)      clean place blk overflow:
[09/21 19:14:26    185s] (I)      H : enabled 1.00 0
[09/21 19:14:26    185s] (I)      V : enabled 1.00 0
[09/21 19:14:26    185s] (I)      Initializing eGR engine (regular)
[09/21 19:14:26    185s] Set min layer with default ( 2 )
[09/21 19:14:26    185s] Set max layer with default ( 127 )
[09/21 19:14:26    185s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:26    185s] Min route layer (adjusted) = 2
[09/21 19:14:26    185s] Max route layer (adjusted) = 11
[09/21 19:14:26    185s] (I)      clean place blk overflow:
[09/21 19:14:26    185s] (I)      H : enabled 1.00 0
[09/21 19:14:26    185s] (I)      V : enabled 1.00 0
[09/21 19:14:26    185s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[09/21 19:14:26    185s] (I)      Running eGR Regular flow
[09/21 19:14:26    185s] (I)      # wire layers (front) : 12
[09/21 19:14:26    185s] (I)      # wire layers (back)  : 0
[09/21 19:14:26    185s] (I)      min wire layer : 1
[09/21 19:14:26    185s] (I)      max wire layer : 11
[09/21 19:14:26    185s] (I)      # cut layers (front) : 11
[09/21 19:14:26    185s] (I)      # cut layers (back)  : 0
[09/21 19:14:26    185s] (I)      min cut layer : 1
[09/21 19:14:26    185s] (I)      max cut layer : 10
[09/21 19:14:26    185s] (I)      ================================ Layers ================================
[09/21 19:14:26    185s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:26    185s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:14:26    185s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:26    185s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:14:26    185s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:26    185s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:26    185s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:26    185s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:26    185s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:26    185s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:26    185s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:26    185s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:26    185s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:14:26    185s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:14:26    185s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:14:26    185s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:26    185s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:14:26    185s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:14:26    185s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:14:26    185s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:14:26    185s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:26    185s] (I)      Started Import and model ( Curr Mem: 3.87 MB )
[09/21 19:14:26    185s] (I)      == Non-default Options ==
[09/21 19:14:26    185s] (I)      Maximum routing layer                              : 11
[09/21 19:14:26    185s] (I)      Top routing layer                                  : 11
[09/21 19:14:26    185s] (I)      Number of threads                                  : 1
[09/21 19:14:26    185s] (I)      Route tie net to shape                             : auto
[09/21 19:14:26    185s] (I)      Use non-blocking free Dbs wires                    : false
[09/21 19:14:26    185s] (I)      Method to set GCell size                           : row
[09/21 19:14:26    185s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:14:26    185s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:14:26    185s] (I)      ============== Pin Summary ==============
[09/21 19:14:26    185s] (I)      +-------+--------+---------+------------+
[09/21 19:14:26    185s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:14:26    185s] (I)      +-------+--------+---------+------------+
[09/21 19:14:26    185s] (I)      |     1 |  56088 |  100.00 |        Pin |
[09/21 19:14:26    185s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:14:26    185s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:14:26    185s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:14:26    185s] (I)      +-------+--------+---------+------------+
[09/21 19:14:26    185s] (I)      Custom ignore net properties:
[09/21 19:14:26    185s] (I)      1 : NotLegal
[09/21 19:14:26    185s] (I)      Default ignore net properties:
[09/21 19:14:26    185s] (I)      1 : Special
[09/21 19:14:26    185s] (I)      2 : Analog
[09/21 19:14:26    185s] (I)      3 : Fixed
[09/21 19:14:26    185s] (I)      4 : Skipped
[09/21 19:14:26    185s] (I)      5 : MixedSignal
[09/21 19:14:26    185s] (I)      Prerouted net properties:
[09/21 19:14:26    185s] (I)      1 : NotLegal
[09/21 19:14:26    185s] (I)      2 : Special
[09/21 19:14:26    185s] (I)      3 : Analog
[09/21 19:14:26    185s] (I)      4 : Fixed
[09/21 19:14:26    185s] (I)      5 : Skipped
[09/21 19:14:26    185s] (I)      6 : MixedSignal
[09/21 19:14:26    185s] [NR-eGR] Early global route reroute all routable nets
[09/21 19:14:26    185s] (I)      Use row-based GCell size
[09/21 19:14:26    185s] (I)      Use row-based GCell align
[09/21 19:14:26    185s] (I)      layer 0 area = 80000
[09/21 19:14:26    185s] (I)      layer 1 area = 80000
[09/21 19:14:26    185s] (I)      layer 2 area = 80000
[09/21 19:14:26    185s] (I)      layer 3 area = 80000
[09/21 19:14:26    185s] (I)      layer 4 area = 80000
[09/21 19:14:26    185s] (I)      layer 5 area = 80000
[09/21 19:14:26    185s] (I)      layer 6 area = 80000
[09/21 19:14:26    185s] (I)      layer 7 area = 80000
[09/21 19:14:26    185s] (I)      layer 8 area = 80000
[09/21 19:14:26    185s] (I)      layer 9 area = 400000
[09/21 19:14:26    185s] (I)      layer 10 area = 400000
[09/21 19:14:26    185s] (I)      GCell unit size   : 3420
[09/21 19:14:26    185s] (I)      GCell multiplier  : 1
[09/21 19:14:26    185s] (I)      GCell row height  : 3420
[09/21 19:14:26    185s] (I)      Actual row height : 3420
[09/21 19:14:26    185s] (I)      GCell align ref   : 6000 6080
[09/21 19:14:26    185s] [NR-eGR] Track table information for default rule: 
[09/21 19:14:26    185s] [NR-eGR] Metal1 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal2 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal3 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal4 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal5 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal6 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal7 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal8 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal9 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal10 has single uniform track structure
[09/21 19:14:26    185s] [NR-eGR] Metal11 has single uniform track structure
[09/21 19:14:26    185s] (I)      ================== Default via ===================
[09/21 19:14:26    185s] (I)      +----+------------------+------------------------+
[09/21 19:14:26    185s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:14:26    185s] (I)      +----+------------------+------------------------+
[09/21 19:14:26    185s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:14:26    185s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:14:26    185s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:14:26    185s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:14:26    185s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:14:26    185s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:14:26    185s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:14:26    185s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:14:26    185s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:14:26    185s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:14:26    185s] (I)      +----+------------------+------------------------+
[09/21 19:14:26    185s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:14:26    185s] [NR-eGR] Read 5566 PG shapes
[09/21 19:14:26    185s] [NR-eGR] Read 0 clock shapes
[09/21 19:14:26    185s] [NR-eGR] Read 0 other shapes
[09/21 19:14:26    185s] [NR-eGR] #Routing Blockages  : 0
[09/21 19:14:26    185s] [NR-eGR] #Bump Blockages     : 0
[09/21 19:14:26    185s] [NR-eGR] #Instance Blockages : 0
[09/21 19:14:26    185s] [NR-eGR] #PG Blockages       : 5566
[09/21 19:14:26    185s] [NR-eGR] #Halo Blockages     : 0
[09/21 19:14:26    185s] [NR-eGR] #Boundary Blockages : 0
[09/21 19:14:26    185s] [NR-eGR] #Clock Blockages    : 0
[09/21 19:14:26    185s] [NR-eGR] #Other Blockages    : 0
[09/21 19:14:26    185s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:14:26    185s] [NR-eGR] #prerouted nets         : 0
[09/21 19:14:26    185s] [NR-eGR] #prerouted special nets : 0
[09/21 19:14:26    185s] [NR-eGR] #prerouted wires        : 0
[09/21 19:14:26    185s] [NR-eGR] Read 21432 nets ( ignored 0 )
[09/21 19:14:26    185s] (I)        Front-side 21432 ( ignored 0 )
[09/21 19:14:26    185s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:14:26    185s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:14:26    185s] (I)      handle routing halo
[09/21 19:14:26    185s] (I)      Reading macro buffers
[09/21 19:14:26    185s] (I)      Number of macro buffers: 0
[09/21 19:14:26    185s] (I)      early_global_route_priority property id does not exist.
[09/21 19:14:26    185s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:14:26    185s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:14:26    185s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:14:26    185s] (I)      Number of ignored nets                =      0
[09/21 19:14:26    185s] (I)      Number of connected nets              =      0
[09/21 19:14:26    185s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:14:26    185s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:14:26    185s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:14:26    185s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:14:26    185s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:14:26    185s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:14:26    185s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:14:26    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/21 19:14:26    185s] (I)      Ndr track 0 does not exist
[09/21 19:14:26    185s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:14:26    185s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:14:26    185s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:14:26    185s] (I)      Site width          :   400  (dbu)
[09/21 19:14:26    185s] (I)      Row height          :  3420  (dbu)
[09/21 19:14:26    185s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:14:26    185s] (I)      GCell width         :  3420  (dbu)
[09/21 19:14:26    185s] (I)      GCell height        :  3420  (dbu)
[09/21 19:14:26    185s] (I)      Grid                :   151   150    11
[09/21 19:14:26    185s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:14:26    185s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:14:26    185s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/21 19:14:26    185s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/21 19:14:26    185s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:14:26    185s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:14:26    185s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:14:26    185s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:14:26    185s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:14:26    185s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/21 19:14:26    185s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:14:26    185s] (I)      --------------------------------------------------------
[09/21 19:14:26    185s] 
[09/21 19:14:26    185s] [NR-eGR] ============ Routing rule table ============
[09/21 19:14:26    185s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21432
[09/21 19:14:26    185s] [NR-eGR] ========================================
[09/21 19:14:26    185s] [NR-eGR] 
[09/21 19:14:26    185s] (I)      ==== NDR : (Default) ====
[09/21 19:14:26    185s] (I)      +--------------+--------+
[09/21 19:14:26    185s] (I)      |           ID |      0 |
[09/21 19:14:26    185s] (I)      |      Default |    yes |
[09/21 19:14:26    185s] (I)      |  Clk Special |     no |
[09/21 19:14:26    185s] (I)      | Hard spacing |     no |
[09/21 19:14:26    185s] (I)      |    NDR track | (none) |
[09/21 19:14:26    185s] (I)      |      NDR via | (none) |
[09/21 19:14:26    185s] (I)      |  Extra space |      0 |
[09/21 19:14:26    185s] (I)      |      Shields |      0 |
[09/21 19:14:26    185s] (I)      |   Demand (H) |      1 |
[09/21 19:14:26    185s] (I)      |   Demand (V) |      1 |
[09/21 19:14:26    185s] (I)      |        #Nets |  21432 |
[09/21 19:14:26    185s] (I)      +--------------+--------+
[09/21 19:14:26    185s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:26    185s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:14:26    185s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:26    185s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:14:26    185s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:26    185s] (I)      =============== Blocked Tracks ===============
[09/21 19:14:26    185s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:26    185s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:14:26    185s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:26    185s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:14:26    185s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/21 19:14:26    185s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/21 19:14:26    185s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/21 19:14:26    185s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/21 19:14:26    185s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/21 19:14:26    185s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/21 19:14:26    185s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/21 19:14:26    185s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/21 19:14:26    185s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/21 19:14:26    185s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/21 19:14:26    185s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:26    185s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.88 MB )
[09/21 19:14:26    185s] (I)      Reset routing kernel
[09/21 19:14:26    185s] (I)      Started Global Routing ( Curr Mem: 3.88 MB )
[09/21 19:14:26    185s] (I)      totalPins=56228  totalGlobalPin=53986 (96.01%)
[09/21 19:14:26    185s] (I)      ================== Net Group Info ==================
[09/21 19:14:26    185s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:26    185s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/21 19:14:26    185s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:26    185s] (I)      |  1 |          21432 |    Metal2(2) | Metal11(11) |
[09/21 19:14:26    185s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:26    185s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/21 19:14:26    185s] (I)      total 2D Demand : 2212 = (0 H, 2212 V)
[09/21 19:14:26    185s] (I)      init route region map
[09/21 19:14:26    185s] (I)      #blocked GCells = 0
[09/21 19:14:26    185s] (I)      #regions = 1
[09/21 19:14:26    185s] (I)      init safety region map
[09/21 19:14:26    185s] (I)      #blocked GCells = 0
[09/21 19:14:26    185s] (I)      #regions = 1
[09/21 19:14:26    185s] [NR-eGR] Layer group 1: route 21432 net(s) in layer range [2, 11]
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1a Route ============
[09/21 19:14:26    185s] (I)      Usage: 243624 = (107381 H, 136243 V) = (11.97% H, 16.27% V) = (1.836e+05um H, 2.330e+05um V)
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1b Route ============
[09/21 19:14:26    185s] (I)      Usage: 243624 = (107381 H, 136243 V) = (11.97% H, 16.27% V) = (1.836e+05um H, 2.330e+05um V)
[09/21 19:14:26    185s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.165970e+05um
[09/21 19:14:26    185s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/21 19:14:26    185s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1c Route ============
[09/21 19:14:26    185s] (I)      Usage: 243624 = (107381 H, 136243 V) = (11.97% H, 16.27% V) = (1.836e+05um H, 2.330e+05um V)
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1d Route ============
[09/21 19:14:26    185s] (I)      Usage: 243624 = (107381 H, 136243 V) = (11.97% H, 16.27% V) = (1.836e+05um H, 2.330e+05um V)
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1e Route ============
[09/21 19:14:26    185s] (I)      Usage: 243624 = (107381 H, 136243 V) = (11.97% H, 16.27% V) = (1.836e+05um H, 2.330e+05um V)
[09/21 19:14:26    185s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.165970e+05um
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] (I)      ============  Phase 1l Route ============
[09/21 19:14:26    185s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/21 19:14:26    185s] (I)      Layer  2:     192773     81311        18           0      192366    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  3:     202966     78413         0           0      202500    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  4:     192773     57279         0           0      192366    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  5:     202966     32628         0           0      202500    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  6:     192773     22190         0           0      192366    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  7:     202966      1214         0           0      202500    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  8:     192773       244         0           0      192366    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/21 19:14:26    185s] (I)      Total:       1723706    273279        18           0     1737410    ( 0.00%) 
[09/21 19:14:26    185s] (I)      
[09/21 19:14:26    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/21 19:14:26    185s] [NR-eGR]                        OverCon           OverCon            
[09/21 19:14:26    185s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[09/21 19:14:26    185s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[09/21 19:14:26    185s] [NR-eGR] ---------------------------------------------------------------
[09/21 19:14:26    185s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal2 ( 2)        15( 0.07%)         1( 0.00%)   ( 0.07%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:26    185s] [NR-eGR] ---------------------------------------------------------------
[09/21 19:14:26    185s] [NR-eGR]        Total        15( 0.01%)         1( 0.00%)   ( 0.01%) 
[09/21 19:14:26    185s] [NR-eGR] 
[09/21 19:14:26    185s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.89 MB )
[09/21 19:14:26    185s] (I)      Updating congestion map
[09/21 19:14:26    185s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/21 19:14:26    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:14:26    185s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.89 MB )
[09/21 19:14:26    185s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4086.3M
[09/21 19:14:26    185s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.257, REAL:0.258, MEM:4086.3M, EPOCH TIME: 1758496466.498818
[09/21 19:14:26    185s] OPERPROF: Starting HotSpotCal at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.498853
[09/21 19:14:26    185s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:26    185s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:14:26    185s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:26    186s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:14:26    186s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:26    186s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:14:26    186s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:14:26    186s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4086.3M, EPOCH TIME: 1758496466.500449
[09/21 19:14:26    186s] 
[09/21 19:14:26    186s] === incrementalPlace Internal Loop 1 ===
[09/21 19:14:26    186s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/21 19:14:26    186s] UM:*                                                                   incrNP_iter_start
[09/21 19:14:26    186s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[09/21 19:14:26    186s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.579834
[09/21 19:14:26    186s] Processing tracks to init pin-track alignment.
[09/21 19:14:26    186s] z: 2, totalTracks: 1
[09/21 19:14:26    186s] z: 4, totalTracks: 1
[09/21 19:14:26    186s] z: 6, totalTracks: 1
[09/21 19:14:26    186s] z: 8, totalTracks: 1
[09/21 19:14:26    186s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:26    186s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4086.3M, EPOCH TIME: 1758496466.585960
[09/21 19:14:26    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:26    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:26    186s] 
[09/21 19:14:26    186s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:26    186s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:26    186s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4086.3M, EPOCH TIME: 1758496466.600821
[09/21 19:14:26    186s] OPERPROF:   Starting post-place ADS at level 2, MEM:4086.3M, EPOCH TIME: 1758496466.600868
[09/21 19:14:26    186s] ADSU 0.768 -> 0.768. site 186249.000 -> 186249.000. GS 13.680
[09/21 19:14:26    186s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.024, REAL:0.024, MEM:4086.3M, EPOCH TIME: 1758496466.625303
[09/21 19:14:26    186s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4086.3M, EPOCH TIME: 1758496466.625354
[09/21 19:14:26    186s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4086.3M, EPOCH TIME: 1758496466.625713
[09/21 19:14:26    186s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496466.625745
[09/21 19:14:26    186s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.002, MEM:4086.3M, EPOCH TIME: 1758496466.627529
[09/21 19:14:26    186s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4086.3M, EPOCH TIME: 1758496466.629863
[09/21 19:14:26    186s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4086.3M, EPOCH TIME: 1758496466.630160
[09/21 19:14:26    186s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4086.3M, EPOCH TIME: 1758496466.630705
[09/21 19:14:26    186s] no activity file in design. spp won't run.
[09/21 19:14:26    186s] [spp] 0
[09/21 19:14:26    186s] [adp] 0:1:1:3
[09/21 19:14:26    186s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:4086.3M, EPOCH TIME: 1758496466.633018
[09/21 19:14:26    186s] SP #FI/SF FL/PI 0/0 14485/0
[09/21 19:14:26    186s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.054, REAL:0.054, MEM:4086.3M, EPOCH TIME: 1758496466.634138
[09/21 19:14:26    186s] PP off. flexM 0
[09/21 19:14:26    186s] OPERPROF: Starting CDPad at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.641909
[09/21 19:14:26    186s] 3DP is on.
[09/21 19:14:26    186s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[09/21 19:14:26    186s] design sh 0.132. rd 0.200
[09/21 19:14:26    186s] design sh 0.131. rd 0.200
[09/21 19:14:26    186s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[09/21 19:14:26    186s] design sh 0.131. rd 0.200
[09/21 19:14:26    186s] CDPadU 0.976 -> 0.855. R=0.768, N=14485, GS=1.710
[09/21 19:14:26    186s] OPERPROF: Finished CDPad at level 1, CPU:0.126, REAL:0.126, MEM:4086.3M, EPOCH TIME: 1758496466.768254
[09/21 19:14:26    186s] OPERPROF: Starting InitSKP at level 1, MEM:4086.3M, EPOCH TIME: 1758496466.768354
[09/21 19:14:26    186s] no activity file in design. spp won't run.
[09/21 19:14:27    186s] no activity file in design. spp won't run.
[09/21 19:14:27    187s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[09/21 19:14:27    187s] OPERPROF: Finished InitSKP at level 1, CPU:0.943, REAL:0.906, MEM:4086.3M, EPOCH TIME: 1758496467.674723
[09/21 19:14:27    187s] NP #FI/FS/SF FL/PI: 0/0/0 14485/0
[09/21 19:14:27    187s] no activity file in design. spp won't run.
[09/21 19:14:27    187s] 
[09/21 19:14:27    187s] AB Est...
[09/21 19:14:27    187s] OPERPROF: Starting NP-Place at level 1, MEM:4086.3M, EPOCH TIME: 1758496467.705489
[09/21 19:14:27    187s] OPERPROF: Finished NP-Place at level 1, CPU:0.016, REAL:0.016, MEM:4070.3M, EPOCH TIME: 1758496467.721168
[09/21 19:14:27    187s] Iteration  4: Skipped, with CDP Off
[09/21 19:14:27    187s] 
[09/21 19:14:27    187s] AB Est...
[09/21 19:14:27    187s] OPERPROF: Starting NP-Place at level 1, MEM:4070.3M, EPOCH TIME: 1758496467.751332
[09/21 19:14:27    187s] OPERPROF: Finished NP-Place at level 1, CPU:0.015, REAL:0.015, MEM:4070.3M, EPOCH TIME: 1758496467.765916
[09/21 19:14:27    187s] Iteration  5: Skipped, with CDP Off
[09/21 19:14:27    187s] OPERPROF: Starting NP-Place at level 1, MEM:4070.3M, EPOCH TIME: 1758496467.822527
[09/21 19:14:27    187s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:14:27    187s] SKP will use view:
[09/21 19:14:27    187s]   worst_case
[09/21 19:14:30    189s] Iteration  6: Total net bbox = 3.630e+05 (1.52e+05 2.11e+05)
[09/21 19:14:30    189s]               Est.  stn bbox = 4.149e+05 (1.75e+05 2.40e+05)
[09/21 19:14:30    189s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 4185.6M
[09/21 19:14:30    189s] OPERPROF: Finished NP-Place at level 1, CPU:2.194, REAL:2.205, MEM:4185.6M, EPOCH TIME: 1758496470.027784
[09/21 19:14:30    189s] no activity file in design. spp won't run.
[09/21 19:14:30    189s] NP #FI/FS/SF FL/PI: 0/0/0 14485/0
[09/21 19:14:30    189s] no activity file in design. spp won't run.
[09/21 19:14:30    189s] OPERPROF: Starting NP-Place at level 1, MEM:4169.6M, EPOCH TIME: 1758496470.120672
[09/21 19:14:30    189s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:14:33    193s] Iteration  7: Total net bbox = 3.669e+05 (1.55e+05 2.11e+05)
[09/21 19:14:33    193s]               Est.  stn bbox = 4.180e+05 (1.78e+05 2.40e+05)
[09/21 19:14:33    193s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 4169.6M
[09/21 19:14:33    193s] OPERPROF: Finished NP-Place at level 1, CPU:3.472, REAL:3.489, MEM:4169.6M, EPOCH TIME: 1758496473.609862
[09/21 19:14:33    193s] Legalizing MH Cells... 0 / 0 (level 5) on mytop
[09/21 19:14:33    193s] MH legal: No MH instances from GP
[09/21 19:14:33    193s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:14:33    193s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4169.6M, DRC: 0)
[09/21 19:14:33    193s] no activity file in design. spp won't run.
[09/21 19:14:33    193s] NP #FI/FS/SF FL/PI: 0/0/0 14485/0
[09/21 19:14:33    193s] no activity file in design. spp won't run.
[09/21 19:14:33    193s] OPERPROF: Starting NP-Place at level 1, MEM:4169.6M, EPOCH TIME: 1758496473.699865
[09/21 19:14:33    193s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:14:37    196s] Iteration  8: Total net bbox = 3.628e+05 (1.54e+05 2.09e+05)
[09/21 19:14:37    196s]               Est.  stn bbox = 4.137e+05 (1.76e+05 2.37e+05)
[09/21 19:14:37    196s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 4169.6M
[09/21 19:14:37    196s] OPERPROF: Finished NP-Place at level 1, CPU:3.563, REAL:3.580, MEM:4169.6M, EPOCH TIME: 1758496477.279913
[09/21 19:14:37    196s] Legalizing MH Cells... 0 / 0 (level 6) on mytop
[09/21 19:14:37    196s] MH legal: No MH instances from GP
[09/21 19:14:37    196s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:14:37    196s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4169.6M, DRC: 0)
[09/21 19:14:37    196s] no activity file in design. spp won't run.
[09/21 19:14:37    196s] NP #FI/FS/SF FL/PI: 0/0/0 14485/0
[09/21 19:14:37    196s] no activity file in design. spp won't run.
[09/21 19:14:37    196s] OPERPROF: Starting NP-Place at level 1, MEM:4169.6M, EPOCH TIME: 1758496477.371483
[09/21 19:14:37    196s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:14:46    206s] Iteration  9: Total net bbox = 3.701e+05 (1.58e+05 2.12e+05)
[09/21 19:14:46    206s]               Est.  stn bbox = 4.207e+05 (1.81e+05 2.40e+05)
[09/21 19:14:46    206s]               cpu = 0:00:09.5 real = 0:00:09.0 mem = 4169.6M
[09/21 19:14:46    206s] OPERPROF: Finished NP-Place at level 1, CPU:9.554, REAL:9.600, MEM:4169.6M, EPOCH TIME: 1758496486.971007
[09/21 19:14:46    206s] Legalizing MH Cells... 0 / 0 (level 7) on mytop
[09/21 19:14:46    206s] MH legal: No MH instances from GP
[09/21 19:14:46    206s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:14:46    206s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4169.6M, DRC: 0)
[09/21 19:14:47    206s] no activity file in design. spp won't run.
[09/21 19:14:47    206s] NP #FI/FS/SF FL/PI: 0/0/0 14485/0
[09/21 19:14:47    206s] no activity file in design. spp won't run.
[09/21 19:14:47    206s] OPERPROF: Starting NP-Place at level 1, MEM:4169.6M, EPOCH TIME: 1758496487.062206
[09/21 19:14:47    206s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/21 19:14:47    206s] GP RA stats: MHOnly 0 nrInst 14485 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/21 19:14:50    209s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4185.6M, EPOCH TIME: 1758496490.211314
[09/21 19:14:50    209s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4185.6M, EPOCH TIME: 1758496490.211432
[09/21 19:14:50    209s] Iteration 10: Total net bbox = 3.613e+05 (1.49e+05 2.13e+05)
[09/21 19:14:50    209s]               Est.  stn bbox = 4.096e+05 (1.69e+05 2.41e+05)
[09/21 19:14:50    209s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 4185.6M
[09/21 19:14:50    209s] OPERPROF: Finished NP-Place at level 1, CPU:3.132, REAL:3.152, MEM:4185.6M, EPOCH TIME: 1758496490.213719
[09/21 19:14:50    209s] Legalizing MH Cells... 0 / 0 (level 8) on mytop
[09/21 19:14:50    209s] MH legal: No MH instances from GP
[09/21 19:14:50    209s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/21 19:14:50    209s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4169.6M, DRC: 0)
[09/21 19:14:50    209s] Move report: Timing Driven Placement moves 14485 insts, mean move: 13.17 um, max move: 184.33 um 
[09/21 19:14:50    209s] 	Max move on inst (g7401): (44.80, 170.62) --> (68.22, 9.71)
[09/21 19:14:50    209s] no activity file in design. spp won't run.
[09/21 19:14:50    209s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4169.6M, EPOCH TIME: 1758496490.246671
[09/21 19:14:50    209s] Saved padding area to DB
[09/21 19:14:50    209s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4169.6M, EPOCH TIME: 1758496490.247329
[09/21 19:14:50    209s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:4169.6M, EPOCH TIME: 1758496490.248500
[09/21 19:14:50    209s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4169.6M, EPOCH TIME: 1758496490.249937
[09/21 19:14:50    209s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/21 19:14:50    209s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:4169.6M, EPOCH TIME: 1758496490.250948
[09/21 19:14:50    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.006, MEM:4169.6M, EPOCH TIME: 1758496490.252811
[09/21 19:14:50    209s] 
[09/21 19:14:50    209s] Finished Incremental Placement (cpu=0:00:23.7, real=0:00:24.0, mem=4169.6M)
[09/21 19:14:50    209s] Begin: Reorder Scan Chains
[09/21 19:14:50    209s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/21 19:14:50    209s] Type 'man IMPSP-9025' for more detail.
[09/21 19:14:50    209s] End: Reorder Scan Chains
[09/21 19:14:50    209s] CongRepair sets shifter mode to gplace
[09/21 19:14:50    209s] TDRefine: refinePlace mode is spiral
[09/21 19:14:50    209s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4169.6M, EPOCH TIME: 1758496490.254105
[09/21 19:14:50    209s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4169.6M, EPOCH TIME: 1758496490.254148
[09/21 19:14:50    209s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4169.6M, EPOCH TIME: 1758496490.254196
[09/21 19:14:50    209s] Processing tracks to init pin-track alignment.
[09/21 19:14:50    209s] z: 2, totalTracks: 1
[09/21 19:14:50    209s] z: 4, totalTracks: 1
[09/21 19:14:50    209s] z: 6, totalTracks: 1
[09/21 19:14:50    209s] z: 8, totalTracks: 1
[09/21 19:14:50    209s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:50    209s] Cell mytop LLGs are deleted
[09/21 19:14:50    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] # Building mytop llgBox search-tree.
[09/21 19:14:50    209s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4169.6M, EPOCH TIME: 1758496490.259180
[09/21 19:14:50    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:50    209s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4169.6M, EPOCH TIME: 1758496490.260111
[09/21 19:14:50    209s] Max number of tech site patterns supported in site array is 256.
[09/21 19:14:50    209s] Core basic site is CoreSite
[09/21 19:14:50    209s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:14:50    209s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:14:50    209s] Fast DP-INIT is on for default
[09/21 19:14:50    209s] Keep-away cache is enable on metals: 1-11
[09/21 19:14:50    209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/21 19:14:50    209s] Atter site array init, number of instance map data is 0.
[09/21 19:14:50    209s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.014, REAL:0.014, MEM:4169.6M, EPOCH TIME: 1758496490.273848
[09/21 19:14:50    209s] 
[09/21 19:14:50    209s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:50    209s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:50    209s] OPERPROF:         Starting CMU at level 5, MEM:4169.6M, EPOCH TIME: 1758496490.274798
[09/21 19:14:50    209s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4169.6M, EPOCH TIME: 1758496490.275324
[09/21 19:14:50    209s] 
[09/21 19:14:50    209s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:50    209s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.017, MEM:4169.6M, EPOCH TIME: 1758496490.276186
[09/21 19:14:50    209s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4169.6M, EPOCH TIME: 1758496490.276222
[09/21 19:14:50    209s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4169.6M, EPOCH TIME: 1758496490.276274
[09/21 19:14:50    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4169.6MB).
[09/21 19:14:50    209s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.023, REAL:0.023, MEM:4169.6M, EPOCH TIME: 1758496490.277479
[09/21 19:14:50    209s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.023, REAL:0.023, MEM:4169.6M, EPOCH TIME: 1758496490.277504
[09/21 19:14:50    209s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/21 19:14:50    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.3
[09/21 19:14:50    209s] OPERPROF:   Starting Refine-Place at level 2, MEM:4169.6M, EPOCH TIME: 1758496490.278191
[09/21 19:14:50    209s] *** Starting refinePlace (0:03:30 mem=4169.6M) ***
[09/21 19:14:50    209s] Total net bbox length = 3.690e+05 (1.542e+05 2.148e+05) (ext = 1.105e+04)
[09/21 19:14:50    209s] 
[09/21 19:14:50    209s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:50    209s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:50    209s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:14:50    209s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4169.6M, EPOCH TIME: 1758496490.289025
[09/21 19:14:50    209s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4169.6M, EPOCH TIME: 1758496490.289368
[09/21 19:14:50    209s] Set min layer with default ( 2 )
[09/21 19:14:50    209s] Set max layer with default ( 127 )
[09/21 19:14:50    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:50    209s] Min route layer (adjusted) = 2
[09/21 19:14:50    209s] Max route layer (adjusted) = 11
[09/21 19:14:50    209s] Set min layer with default ( 2 )
[09/21 19:14:50    209s] Set max layer with default ( 127 )
[09/21 19:14:50    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:50    209s] Min route layer (adjusted) = 2
[09/21 19:14:50    209s] Max route layer (adjusted) = 11
[09/21 19:14:50    209s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4169.6M, EPOCH TIME: 1758496490.292726
[09/21 19:14:50    209s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4169.6M, EPOCH TIME: 1758496490.293082
[09/21 19:14:50    209s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4169.6M, EPOCH TIME: 1758496490.293121
[09/21 19:14:50    209s] Starting refinePlace ...
[09/21 19:14:50    209s] Set min layer with default ( 2 )
[09/21 19:14:50    209s] Set max layer with default ( 127 )
[09/21 19:14:50    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:50    209s] Min route layer (adjusted) = 2
[09/21 19:14:50    209s] Max route layer (adjusted) = 11
[09/21 19:14:50    209s] Set min layer with default ( 2 )
[09/21 19:14:50    209s] Set max layer with default ( 127 )
[09/21 19:14:50    209s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:50    209s] Min route layer (adjusted) = 2
[09/21 19:14:50    209s] Max route layer (adjusted) = 11
[09/21 19:14:50    209s] DDP initSite1 nrRow 147 nrJob 147
[09/21 19:14:50    209s] DDP markSite nrRow 147 nrJob 147
[09/21 19:14:50    209s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[09/21 19:14:50    209s] ** Cut row section cpu time 0:00:00.0.
[09/21 19:14:50    209s]  ** Cut row section real time 0:00:00.0.
[09/21 19:14:50    209s]    Spread Effort: high, pre-route mode, useDDP on.
[09/21 19:14:50    209s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4169.6MB) @(0:03:30 - 0:03:30).
[09/21 19:14:50    209s] Move report: preRPlace moves 13858 insts, mean move: 0.11 um, max move: 3.22 um 
[09/21 19:14:50    209s] 	Max move on inst (instanceL1/WALLACE_CSA_DUMMY_OP_groupi4212_g9387): (171.51, 103.93) --> (170.00, 105.64)
[09/21 19:14:50    209s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[09/21 19:14:50    209s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4169.6M, EPOCH TIME: 1758496490.411940
[09/21 19:14:50    209s] Tweakage: fix icg 0, fix clk 0.
[09/21 19:14:50    209s] Tweakage: density cost 0, scale 0.4.
[09/21 19:14:50    209s] Tweakage: activity cost 0, scale 1.0.
[09/21 19:14:50    209s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4169.6M, EPOCH TIME: 1758496490.424451
[09/21 19:14:50    209s] Cut to 1 partitions.
[09/21 19:14:50    209s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4169.6M, EPOCH TIME: 1758496490.429075
[09/21 19:14:50    209s] Tweakage perm 1259 insts, flip 0 insts.
[09/21 19:14:50    209s] Tweakage perm 123 insts, flip 0 insts.
[09/21 19:14:50    209s] Tweakage perm 266 insts, flip 0 insts.
[09/21 19:14:50    210s] Tweakage perm 42 insts, flip 0 insts.
[09/21 19:14:50    210s] Tweakage perm 769 insts, flip 0 insts.
[09/21 19:14:50    210s] Tweakage perm 94 insts, flip 0 insts.
[09/21 19:14:50    210s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.493, REAL:0.495, MEM:4169.6M, EPOCH TIME: 1758496490.924457
[09/21 19:14:50    210s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.499, REAL:0.501, MEM:4169.6M, EPOCH TIME: 1758496490.925917
[09/21 19:14:50    210s] Cleanup congestion map
[09/21 19:14:50    210s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.517, REAL:0.519, MEM:4169.6M, EPOCH TIME: 1758496490.931350
[09/21 19:14:50    210s] Move report: Congestion aware Tweak moves 3501 insts, mean move: 2.40 um, max move: 30.60 um 
[09/21 19:14:50    210s] 	Max move on inst (instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108): (187.60, 127.87) --> (218.20, 127.87)
[09/21 19:14:50    210s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=4169.6mb) @(0:03:30 - 0:03:30).
[09/21 19:14:50    210s] Cleanup congestion map
[09/21 19:14:50    210s] 
[09/21 19:14:50    210s]  === Spiral for Logical I: (movable: 14485) ===
[09/21 19:14:50    210s] 
[09/21 19:14:50    210s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/21 19:14:51    210s] 
[09/21 19:14:51    210s]  Info: 0 filler has been deleted!
[09/21 19:14:51    210s] Move report: legalization moves 964 insts, mean move: 1.63 um, max move: 11.19 um spiral
[09/21 19:14:51    210s] 	Max move on inst (instanceL1/FE_OFC969_WALLACE_CSA_DUMMY_OP162_groupi_n_7): (160.82, 11.58) --> (168.60, 8.17)
[09/21 19:14:51    210s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[09/21 19:14:51    210s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/21 19:14:51    210s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4137.6MB) @(0:03:30 - 0:03:31).
[09/21 19:14:51    210s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/21 19:14:51    210s] Move report: Detail placement moves 14485 insts, mean move: 0.76 um, max move: 30.67 um 
[09/21 19:14:51    210s] 	Max move on inst (instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108): (187.54, 127.87) --> (218.20, 127.87)
[09/21 19:14:51    210s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4137.6MB
[09/21 19:14:51    210s] Statistics of distance of Instance movement in refine placement:
[09/21 19:14:51    210s]   maximum (X+Y) =        30.67 um
[09/21 19:14:51    210s]   inst (instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108) with max move: (187.537, 127.865) -> (218.2, 127.87)
[09/21 19:14:51    210s]   mean    (X+Y) =         0.76 um
[09/21 19:14:51    210s] Summary Report:
[09/21 19:14:51    210s] Instances move: 14485 (out of 14485 movable)
[09/21 19:14:51    210s] Instances flipped: 0
[09/21 19:14:51    210s] Mean displacement: 0.76 um
[09/21 19:14:51    210s] Max displacement: 30.67 um (Instance: instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108) (187.537, 127.865) -> (218.2, 127.87)
[09/21 19:14:51    210s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[09/21 19:14:51    210s] 	Violation at original loc: Overlapping with other instance
[09/21 19:14:51    210s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/21 19:14:51    210s] Total instances moved : 14485
[09/21 19:14:51    210s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.887, REAL:0.890, MEM:4137.6M, EPOCH TIME: 1758496491.182632
[09/21 19:14:51    210s] Total net bbox length = 3.691e+05 (1.539e+05 2.152e+05) (ext = 1.108e+04)
[09/21 19:14:51    210s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4137.6MB
[09/21 19:14:51    210s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=4137.6MB) @(0:03:30 - 0:03:31).
[09/21 19:14:51    210s] *** Finished refinePlace (0:03:31 mem=4137.6M) ***
[09/21 19:14:51    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.3
[09/21 19:14:51    210s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.908, REAL:0.910, MEM:4137.6M, EPOCH TIME: 1758496491.187965
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 30.67 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108 cell INVX2 loc (187.54, 127.87) -> (218.20, 127.87)
RPlace-Summary:     Average move dist: 0.76
RPlace-Summary:     Number of inst moved: 14485
RPlace-Summary:     Number of movable inst: 14485
[09/21 19:14:51    210s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/21 19:14:51    210s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4137.6M, EPOCH TIME: 1758496491.188691
[09/21 19:14:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14485).
[09/21 19:14:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    210s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.029, REAL:0.029, MEM:4137.6M, EPOCH TIME: 1758496491.217682
[09/21 19:14:51    210s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.961, REAL:0.964, MEM:4137.6M, EPOCH TIME: 1758496491.217750
[09/21 19:14:51    210s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4137.6M, EPOCH TIME: 1758496491.218424
[09/21 19:14:51    210s] Starting Early Global Route congestion estimation: mem = 4137.6M
[09/21 19:14:51    210s] (I)      Initializing eGR engine (regular)
[09/21 19:14:51    210s] Set min layer with default ( 2 )
[09/21 19:14:51    210s] Set max layer with default ( 127 )
[09/21 19:14:51    210s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:51    210s] Min route layer (adjusted) = 2
[09/21 19:14:51    210s] Max route layer (adjusted) = 11
[09/21 19:14:51    210s] (I)      clean place blk overflow:
[09/21 19:14:51    210s] (I)      H : enabled 1.00 0
[09/21 19:14:51    210s] (I)      V : enabled 1.00 0
[09/21 19:14:51    210s] (I)      Initializing eGR engine (regular)
[09/21 19:14:51    210s] Set min layer with default ( 2 )
[09/21 19:14:51    210s] Set max layer with default ( 127 )
[09/21 19:14:51    210s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:51    210s] Min route layer (adjusted) = 2
[09/21 19:14:51    210s] Max route layer (adjusted) = 11
[09/21 19:14:51    210s] (I)      clean place blk overflow:
[09/21 19:14:51    210s] (I)      H : enabled 1.00 0
[09/21 19:14:51    210s] (I)      V : enabled 1.00 0
[09/21 19:14:51    210s] (I)      Started Early Global Route kernel ( Curr Mem: 3.94 MB )
[09/21 19:14:51    210s] (I)      Running eGR Regular flow
[09/21 19:14:51    210s] (I)      # wire layers (front) : 12
[09/21 19:14:51    210s] (I)      # wire layers (back)  : 0
[09/21 19:14:51    210s] (I)      min wire layer : 1
[09/21 19:14:51    210s] (I)      max wire layer : 11
[09/21 19:14:51    210s] (I)      # cut layers (front) : 11
[09/21 19:14:51    210s] (I)      # cut layers (back)  : 0
[09/21 19:14:51    210s] (I)      min cut layer : 1
[09/21 19:14:51    210s] (I)      max cut layer : 10
[09/21 19:14:51    210s] (I)      ================================ Layers ================================
[09/21 19:14:51    210s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:51    210s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/21 19:14:51    210s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:51    210s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/21 19:14:51    210s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:51    210s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:51    210s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:51    210s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:51    210s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:51    210s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:51    210s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/21 19:14:51    210s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/21 19:14:51    210s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/21 19:14:51    210s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/21 19:14:51    210s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/21 19:14:51    210s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:51    210s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/21 19:14:51    210s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/21 19:14:51    210s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/21 19:14:51    210s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/21 19:14:51    210s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/21 19:14:51    210s] (I)      Started Import and model ( Curr Mem: 3.94 MB )
[09/21 19:14:51    210s] (I)      == Non-default Options ==
[09/21 19:14:51    210s] (I)      Maximum routing layer                              : 11
[09/21 19:14:51    210s] (I)      Top routing layer                                  : 11
[09/21 19:14:51    210s] (I)      Number of threads                                  : 1
[09/21 19:14:51    210s] (I)      Route tie net to shape                             : auto
[09/21 19:14:51    210s] (I)      Use non-blocking free Dbs wires                    : false
[09/21 19:14:51    210s] (I)      Method to set GCell size                           : row
[09/21 19:14:51    210s] (I)      Tie hi/lo max distance                             : 17.100000
[09/21 19:14:51    210s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/21 19:14:51    210s] (I)      ============== Pin Summary ==============
[09/21 19:14:51    210s] (I)      +-------+--------+---------+------------+
[09/21 19:14:51    210s] (I)      | Layer | # pins | % total |      Group |
[09/21 19:14:51    210s] (I)      +-------+--------+---------+------------+
[09/21 19:14:51    210s] (I)      |     1 |  56088 |  100.00 |        Pin |
[09/21 19:14:51    210s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/21 19:14:51    210s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/21 19:14:51    210s] (I)      |     4 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |     5 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |     6 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |     7 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |     8 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |     9 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |    10 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      |    11 |      0 |    0.00 |      Other |
[09/21 19:14:51    210s] (I)      +-------+--------+---------+------------+
[09/21 19:14:51    210s] (I)      Custom ignore net properties:
[09/21 19:14:51    210s] (I)      1 : NotLegal
[09/21 19:14:51    210s] (I)      Default ignore net properties:
[09/21 19:14:51    210s] (I)      1 : Special
[09/21 19:14:51    210s] (I)      2 : Analog
[09/21 19:14:51    210s] (I)      3 : Fixed
[09/21 19:14:51    210s] (I)      4 : Skipped
[09/21 19:14:51    210s] (I)      5 : MixedSignal
[09/21 19:14:51    210s] (I)      Prerouted net properties:
[09/21 19:14:51    210s] (I)      1 : NotLegal
[09/21 19:14:51    210s] (I)      2 : Special
[09/21 19:14:51    210s] (I)      3 : Analog
[09/21 19:14:51    210s] (I)      4 : Fixed
[09/21 19:14:51    210s] (I)      5 : Skipped
[09/21 19:14:51    210s] (I)      6 : MixedSignal
[09/21 19:14:51    210s] [NR-eGR] Early global route reroute all routable nets
[09/21 19:14:51    210s] (I)      Use row-based GCell size
[09/21 19:14:51    210s] (I)      Use row-based GCell align
[09/21 19:14:51    210s] (I)      layer 0 area = 80000
[09/21 19:14:51    210s] (I)      layer 1 area = 80000
[09/21 19:14:51    210s] (I)      layer 2 area = 80000
[09/21 19:14:51    210s] (I)      layer 3 area = 80000
[09/21 19:14:51    210s] (I)      layer 4 area = 80000
[09/21 19:14:51    210s] (I)      layer 5 area = 80000
[09/21 19:14:51    210s] (I)      layer 6 area = 80000
[09/21 19:14:51    210s] (I)      layer 7 area = 80000
[09/21 19:14:51    210s] (I)      layer 8 area = 80000
[09/21 19:14:51    210s] (I)      layer 9 area = 400000
[09/21 19:14:51    210s] (I)      layer 10 area = 400000
[09/21 19:14:51    210s] (I)      GCell unit size   : 3420
[09/21 19:14:51    210s] (I)      GCell multiplier  : 1
[09/21 19:14:51    210s] (I)      GCell row height  : 3420
[09/21 19:14:51    210s] (I)      Actual row height : 3420
[09/21 19:14:51    210s] (I)      GCell align ref   : 6000 6080
[09/21 19:14:51    210s] [NR-eGR] Track table information for default rule: 
[09/21 19:14:51    210s] [NR-eGR] Metal1 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal2 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal3 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal4 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal5 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal6 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal7 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal8 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal9 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal10 has single uniform track structure
[09/21 19:14:51    210s] [NR-eGR] Metal11 has single uniform track structure
[09/21 19:14:51    210s] (I)      ================== Default via ===================
[09/21 19:14:51    210s] (I)      +----+------------------+------------------------+
[09/21 19:14:51    210s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/21 19:14:51    210s] (I)      +----+------------------+------------------------+
[09/21 19:14:51    210s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/21 19:14:51    210s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/21 19:14:51    210s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/21 19:14:51    210s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/21 19:14:51    210s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/21 19:14:51    210s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/21 19:14:51    210s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/21 19:14:51    210s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/21 19:14:51    210s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/21 19:14:51    210s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/21 19:14:51    210s] (I)      +----+------------------+------------------------+
[09/21 19:14:51    210s] (I)      Design has 0 placement macros with 0 shapes. 
[09/21 19:14:51    210s] (I)      Read 5566 PG shapes from cache
[09/21 19:14:51    210s] [NR-eGR] Read 0 clock shapes
[09/21 19:14:51    210s] [NR-eGR] Read 0 other shapes
[09/21 19:14:51    210s] [NR-eGR] #Routing Blockages  : 0
[09/21 19:14:51    210s] [NR-eGR] #Bump Blockages     : 0
[09/21 19:14:51    210s] [NR-eGR] #Instance Blockages : 0
[09/21 19:14:51    210s] [NR-eGR] #PG Blockages       : 5566
[09/21 19:14:51    210s] [NR-eGR] #Halo Blockages     : 0
[09/21 19:14:51    210s] [NR-eGR] #Boundary Blockages : 0
[09/21 19:14:51    210s] [NR-eGR] #Clock Blockages    : 0
[09/21 19:14:51    210s] [NR-eGR] #Other Blockages    : 0
[09/21 19:14:51    210s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/21 19:14:51    210s] [NR-eGR] #prerouted nets         : 0
[09/21 19:14:51    210s] [NR-eGR] #prerouted special nets : 0
[09/21 19:14:51    210s] [NR-eGR] #prerouted wires        : 0
[09/21 19:14:51    210s] [NR-eGR] Read 21432 nets ( ignored 0 )
[09/21 19:14:51    210s] (I)        Front-side 21432 ( ignored 0 )
[09/21 19:14:51    210s] (I)        Back-side  0 ( ignored 0 )
[09/21 19:14:51    210s] (I)        Both-side  0 ( ignored 0 )
[09/21 19:14:51    210s] (I)      handle routing halo
[09/21 19:14:51    210s] (I)      Reading macro buffers
[09/21 19:14:51    210s] (I)      Number of macro buffers: 0
[09/21 19:14:51    210s] (I)      early_global_route_priority property id does not exist.
[09/21 19:14:51    210s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/21 19:14:51    210s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/21 19:14:51    210s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/21 19:14:51    210s] (I)      Number of ignored nets                =      0
[09/21 19:14:51    210s] (I)      Number of connected nets              =      0
[09/21 19:14:51    210s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/21 19:14:51    210s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/21 19:14:51    210s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/21 19:14:51    210s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/21 19:14:51    210s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/21 19:14:51    210s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/21 19:14:51    210s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/21 19:14:51    210s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/21 19:14:51    210s] (I)      Ndr track 0 does not exist
[09/21 19:14:51    210s] (I)      ---------------------Grid Graph Info--------------------
[09/21 19:14:51    210s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/21 19:14:51    210s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/21 19:14:51    210s] (I)      Site width          :   400  (dbu)
[09/21 19:14:51    210s] (I)      Row height          :  3420  (dbu)
[09/21 19:14:51    210s] (I)      GCell row height    :  3420  (dbu)
[09/21 19:14:51    210s] (I)      GCell width         :  3420  (dbu)
[09/21 19:14:51    210s] (I)      GCell height        :  3420  (dbu)
[09/21 19:14:51    210s] (I)      Grid                :   151   150    11
[09/21 19:14:51    210s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/21 19:14:51    210s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/21 19:14:51    210s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/21 19:14:51    210s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/21 19:14:51    210s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/21 19:14:51    210s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/21 19:14:51    210s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/21 19:14:51    210s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/21 19:14:51    210s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/21 19:14:51    210s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/21 19:14:51    210s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/21 19:14:51    210s] (I)      --------------------------------------------------------
[09/21 19:14:51    210s] 
[09/21 19:14:51    210s] [NR-eGR] ============ Routing rule table ============
[09/21 19:14:51    210s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21432
[09/21 19:14:51    210s] [NR-eGR] ========================================
[09/21 19:14:51    210s] [NR-eGR] 
[09/21 19:14:51    210s] (I)      ==== NDR : (Default) ====
[09/21 19:14:51    210s] (I)      +--------------+--------+
[09/21 19:14:51    210s] (I)      |           ID |      0 |
[09/21 19:14:51    210s] (I)      |      Default |    yes |
[09/21 19:14:51    210s] (I)      |  Clk Special |     no |
[09/21 19:14:51    210s] (I)      | Hard spacing |     no |
[09/21 19:14:51    210s] (I)      |    NDR track | (none) |
[09/21 19:14:51    210s] (I)      |      NDR via | (none) |
[09/21 19:14:51    210s] (I)      |  Extra space |      0 |
[09/21 19:14:51    210s] (I)      |      Shields |      0 |
[09/21 19:14:51    210s] (I)      |   Demand (H) |      1 |
[09/21 19:14:51    210s] (I)      |   Demand (V) |      1 |
[09/21 19:14:51    210s] (I)      |        #Nets |  21432 |
[09/21 19:14:51    210s] (I)      +--------------+--------+
[09/21 19:14:51    210s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:51    210s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/21 19:14:51    210s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:51    210s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/21 19:14:51    210s] (I)      +---------------------------------------------------------------------------------------+
[09/21 19:14:51    210s] (I)      =============== Blocked Tracks ===============
[09/21 19:14:51    210s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:51    210s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/21 19:14:51    210s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:51    210s] (I)      |     1 |       0 |        0 |         0.00% |
[09/21 19:14:51    210s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/21 19:14:51    210s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/21 19:14:51    210s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/21 19:14:51    210s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/21 19:14:51    210s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/21 19:14:51    210s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/21 19:14:51    210s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/21 19:14:51    210s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/21 19:14:51    210s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/21 19:14:51    210s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/21 19:14:51    210s] (I)      +-------+---------+----------+---------------+
[09/21 19:14:51    210s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.96 MB )
[09/21 19:14:51    210s] (I)      Reset routing kernel
[09/21 19:14:51    210s] (I)      Started Global Routing ( Curr Mem: 3.96 MB )
[09/21 19:14:51    210s] (I)      totalPins=56228  totalGlobalPin=54384 (96.72%)
[09/21 19:14:51    210s] (I)      ================== Net Group Info ==================
[09/21 19:14:51    210s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:51    210s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/21 19:14:51    210s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:51    210s] (I)      |  1 |          21432 |    Metal2(2) | Metal11(11) |
[09/21 19:14:51    210s] (I)      +----+----------------+--------------+-------------+
[09/21 19:14:51    210s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/21 19:14:51    210s] (I)      total 2D Demand : 1839 = (0 H, 1839 V)
[09/21 19:14:51    210s] (I)      init route region map
[09/21 19:14:51    210s] (I)      #blocked GCells = 0
[09/21 19:14:51    210s] (I)      #regions = 1
[09/21 19:14:51    210s] (I)      init safety region map
[09/21 19:14:51    210s] (I)      #blocked GCells = 0
[09/21 19:14:51    210s] (I)      #regions = 1
[09/21 19:14:51    210s] [NR-eGR] Layer group 1: route 21432 net(s) in layer range [2, 11]
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1a Route ============
[09/21 19:14:51    210s] (I)      Usage: 236356 = (101423 H, 134933 V) = (11.30% H, 16.12% V) = (1.734e+05um H, 2.307e+05um V)
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1b Route ============
[09/21 19:14:51    210s] (I)      Usage: 236356 = (101423 H, 134933 V) = (11.30% H, 16.12% V) = (1.734e+05um H, 2.307e+05um V)
[09/21 19:14:51    210s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.041688e+05um
[09/21 19:14:51    210s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/21 19:14:51    210s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1c Route ============
[09/21 19:14:51    210s] (I)      Usage: 236356 = (101423 H, 134933 V) = (11.30% H, 16.12% V) = (1.734e+05um H, 2.307e+05um V)
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1d Route ============
[09/21 19:14:51    210s] (I)      Usage: 236356 = (101423 H, 134933 V) = (11.30% H, 16.12% V) = (1.734e+05um H, 2.307e+05um V)
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1e Route ============
[09/21 19:14:51    210s] (I)      Usage: 236356 = (101423 H, 134933 V) = (11.30% H, 16.12% V) = (1.734e+05um H, 2.307e+05um V)
[09/21 19:14:51    210s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.041688e+05um
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] (I)      ============  Phase 1l Route ============
[09/21 19:14:51    210s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/21 19:14:51    210s] (I)      Layer  2:     192773     78743         8           0      192366    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  3:     202966     75146         0           0      202500    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  4:     192773     56782         0           0      192366    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  5:     202966     30282         0           0      202500    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  6:     192773     23871         0           0      192366    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  7:     202966       956         0           0      202500    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  8:     192773       384         0           0      192366    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/21 19:14:51    210s] (I)      Total:       1723706    266164         8           0     1737410    ( 0.00%) 
[09/21 19:14:51    210s] (I)      
[09/21 19:14:51    210s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/21 19:14:51    210s] [NR-eGR]                        OverCon            
[09/21 19:14:51    210s] [NR-eGR]                         #Gcell     %Gcell
[09/21 19:14:51    210s] [NR-eGR]        Layer               (1)    OverCon
[09/21 19:14:51    210s] [NR-eGR] ----------------------------------------------
[09/21 19:14:51    210s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal2 ( 2)         8( 0.04%)   ( 0.04%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR] ----------------------------------------------
[09/21 19:14:51    210s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[09/21 19:14:51    210s] [NR-eGR] 
[09/21 19:14:51    210s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.96 MB )
[09/21 19:14:51    210s] (I)      Updating congestion map
[09/21 19:14:51    210s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/21 19:14:51    210s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/21 19:14:51    210s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.96 MB )
[09/21 19:14:51    210s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4137.6M
[09/21 19:14:51    210s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.256, REAL:0.258, MEM:4137.6M, EPOCH TIME: 1758496491.476030
[09/21 19:14:51    210s] OPERPROF: Starting HotSpotCal at level 1, MEM:4137.6M, EPOCH TIME: 1758496491.476065
[09/21 19:14:51    210s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    210s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:14:51    210s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    210s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:14:51    210s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    210s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:14:51    210s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:14:51    210s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4153.6M, EPOCH TIME: 1758496491.477837
[09/21 19:14:51    210s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4153.6M, EPOCH TIME: 1758496491.478725
[09/21 19:14:51    210s] Starting Early Global Route wiring: mem = 4153.6M
[09/21 19:14:51    210s] (I)      Running track assignment and export wires
[09/21 19:14:51    210s] (I)      Delete wires for 21432 nets 
[09/21 19:14:51    210s] (I)      ============= Track Assignment ============
[09/21 19:14:51    210s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.98 MB )
[09/21 19:14:51    210s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/21 19:14:51    210s] (I)      Run Multi-thread track assignment
[09/21 19:14:51    211s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.98 MB )
[09/21 19:14:51    211s] (I)      Started Export ( Curr Mem: 3.98 MB )
[09/21 19:14:51    211s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/21 19:14:51    211s] [NR-eGR] Total eGR-routed clock nets wire length: 2596um, number of vias: 1652
[09/21 19:14:51    211s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:51    211s] [NR-eGR]                  Length (um)    Vias 
[09/21 19:14:51    211s] [NR-eGR] -------------------------------------
[09/21 19:14:51    211s] [NR-eGR]  Metal1   (1H)             0   56128 
[09/21 19:14:51    211s] [NR-eGR]  Metal2   (2V)        105128   75874 
[09/21 19:14:51    211s] [NR-eGR]  Metal3   (3H)        123778   11425 
[09/21 19:14:51    211s] [NR-eGR]  Metal4   (4V)         94606    4858 
[09/21 19:14:51    211s] [NR-eGR]  Metal5   (5H)         51047    1742 
[09/21 19:14:51    211s] [NR-eGR]  Metal6   (6V)         40810      94 
[09/21 19:14:51    211s] [NR-eGR]  Metal7   (7H)          1634      25 
[09/21 19:14:51    211s] [NR-eGR]  Metal8   (8V)           656       0 
[09/21 19:14:51    211s] [NR-eGR]  Metal9   (9H)             0       0 
[09/21 19:14:51    211s] [NR-eGR]  Metal10  (10V)            0       0 
[09/21 19:14:51    211s] [NR-eGR]  Metal11  (11H)            0       0 
[09/21 19:14:51    211s] [NR-eGR] -------------------------------------
[09/21 19:14:51    211s] [NR-eGR]           Total       417659  150146 
[09/21 19:14:51    211s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:51    211s] [NR-eGR] Total half perimeter of net bounding box: 369072um
[09/21 19:14:51    211s] [NR-eGR] Total length: 417659um, number of vias: 150146
[09/21 19:14:51    211s] [NR-eGR] --------------------------------------------------------------------------
[09/21 19:14:51    211s] (I)      == Layer wire length by net rule ==
[09/21 19:14:51    211s] (I)                        Default 
[09/21 19:14:51    211s] (I)      --------------------------
[09/21 19:14:51    211s] (I)       Metal1   (1H)        0um 
[09/21 19:14:51    211s] (I)       Metal2   (2V)   105128um 
[09/21 19:14:51    211s] (I)       Metal3   (3H)   123778um 
[09/21 19:14:51    211s] (I)       Metal4   (4V)    94606um 
[09/21 19:14:51    211s] (I)       Metal5   (5H)    51047um 
[09/21 19:14:51    211s] (I)       Metal6   (6V)    40810um 
[09/21 19:14:51    211s] (I)       Metal7   (7H)     1634um 
[09/21 19:14:51    211s] (I)       Metal8   (8V)      656um 
[09/21 19:14:51    211s] (I)       Metal9   (9H)        0um 
[09/21 19:14:51    211s] (I)       Metal10  (10V)       0um 
[09/21 19:14:51    211s] (I)       Metal11  (11H)       0um 
[09/21 19:14:51    211s] (I)      --------------------------
[09/21 19:14:51    211s] (I)                Total  417659um 
[09/21 19:14:51    211s] (I)      == Layer via count by net rule ==
[09/21 19:14:51    211s] (I)                       Default 
[09/21 19:14:51    211s] (I)      -------------------------
[09/21 19:14:51    211s] (I)       Metal1   (1H)     56128 
[09/21 19:14:51    211s] (I)       Metal2   (2V)     75874 
[09/21 19:14:51    211s] (I)       Metal3   (3H)     11425 
[09/21 19:14:51    211s] (I)       Metal4   (4V)      4858 
[09/21 19:14:51    211s] (I)       Metal5   (5H)      1742 
[09/21 19:14:51    211s] (I)       Metal6   (6V)        94 
[09/21 19:14:51    211s] (I)       Metal7   (7H)        25 
[09/21 19:14:51    211s] (I)       Metal8   (8V)         0 
[09/21 19:14:51    211s] (I)       Metal9   (9H)         0 
[09/21 19:14:51    211s] (I)       Metal10  (10V)        0 
[09/21 19:14:51    211s] (I)       Metal11  (11H)        0 
[09/21 19:14:51    211s] (I)      -------------------------
[09/21 19:14:51    211s] (I)                Total   150146 
[09/21 19:14:51    211s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3.93 MB )
[09/21 19:14:51    211s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/21 19:14:51    211s] (I)      Global routing data unavailable, rerun eGR
[09/21 19:14:51    211s] (I)      Initializing eGR engine (regular)
[09/21 19:14:51    211s] Set min layer with default ( 2 )
[09/21 19:14:51    211s] Set max layer with default ( 127 )
[09/21 19:14:51    211s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/21 19:14:51    211s] Min route layer (adjusted) = 2
[09/21 19:14:51    211s] Max route layer (adjusted) = 11
[09/21 19:14:51    211s] (I)      clean place blk overflow:
[09/21 19:14:51    211s] (I)      H : enabled 1.00 0
[09/21 19:14:51    211s] (I)      V : enabled 1.00 0
[09/21 19:14:51    211s] Early Global Route wiring runtime: 0.30 seconds, mem = 4136.1M
[09/21 19:14:51    211s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.299, REAL:0.300, MEM:4136.1M, EPOCH TIME: 1758496491.778774
[09/21 19:14:51    211s] OPERPROF: Starting HotSpotCal at level 1, MEM:4136.1M, EPOCH TIME: 1758496491.778811
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:14:51    211s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:14:51    211s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4136.1M, EPOCH TIME: 1758496491.780393
[09/21 19:14:51    211s] [hotspot] Hotspot report including placement blocked areas
[09/21 19:14:51    211s] OPERPROF: Starting HotSpotCal at level 1, MEM:4136.1M, EPOCH TIME: 1758496491.780444
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] [hotspot] |            |   max hotspot | total hotspot |
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] [hotspot] | normalized |          0.00 |          0.00 |
[09/21 19:14:51    211s] [hotspot] +------------+---------------+---------------+
[09/21 19:14:51    211s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/21 19:14:51    211s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/21 19:14:51    211s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4136.1M, EPOCH TIME: 1758496491.781888
[09/21 19:14:51    211s] 0 delay mode for cte disabled.
[09/21 19:14:51    211s] SKP cleared!
[09/21 19:14:51    211s] 
[09/21 19:14:51    211s] *** Finished incrementalPlace (cpu=0:00:25.7, real=0:00:25.0)***
[09/21 19:14:51    211s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4136.1M, EPOCH TIME: 1758496491.796019
[09/21 19:14:51    211s] Deleting eGR PG blockage cache
[09/21 19:14:51    211s] Disable eGR PG blockage caching
[09/21 19:14:51    211s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4136.1M, EPOCH TIME: 1758496491.796094
[09/21 19:14:51    211s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4136.1M, EPOCH TIME: 1758496491.799403
[09/21 19:14:51    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    211s] Cell mytop LLGs are deleted
[09/21 19:14:51    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:51    211s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4136.1M, EPOCH TIME: 1758496491.799516
[09/21 19:14:51    211s] Start to check current routing status for nets...
[09/21 19:14:51    211s] All nets are already routed correctly.
[09/21 19:14:51    211s] End to check current routing status for nets (mem=4136.1M)
[09/21 19:14:51    211s] Extraction called for design 'mytop' of instances=14485 and nets=22390 using extraction engine 'preRoute' .
[09/21 19:14:51    211s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/21 19:14:51    211s] Type 'man IMPEXT-3530' for more detail.
[09/21 19:14:51    211s] PreRoute RC Extraction called for design mytop.
[09/21 19:14:51    211s] RC Extraction called in multi-corner(1) mode.
[09/21 19:14:51    211s] RCMode: PreRoute
[09/21 19:14:51    211s]       RC Corner Indexes            0   
[09/21 19:14:51    211s] Capacitance Scaling Factor   : 1.00000 
[09/21 19:14:51    211s] Resistance Scaling Factor    : 1.00000 
[09/21 19:14:51    211s] Clock Cap. Scaling Factor    : 1.00000 
[09/21 19:14:51    211s] Clock Res. Scaling Factor    : 1.00000 
[09/21 19:14:51    211s] Shrink Factor                : 0.90000
[09/21 19:14:51    211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/21 19:14:51    211s] Using capacitance table file ...
[09/21 19:14:51    211s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/21 19:14:51    211s] Updating RC Grid density data for preRoute extraction ...
[09/21 19:14:51    211s] eee: pegSigSF=1.070000
[09/21 19:14:51    211s] Initializing multi-corner capacitance tables ... 
[09/21 19:14:51    211s] Initializing multi-corner resistance tables ...
[09/21 19:14:51    211s] Creating RPSQ from WeeR and WRes ...
[09/21 19:14:51    211s] eee: Grid unit RC data computation started
[09/21 19:14:51    211s] eee: Grid unit RC data computation completed
[09/21 19:14:51    211s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:14:51    211s] eee: l=2 avDens=0.297231 usedTrk=6251.650461 availTrk=21033.000000 sigTrk=6251.650461
[09/21 19:14:51    211s] eee: l=3 avDens=0.330242 usedTrk=7371.006023 availTrk=22320.000000 sigTrk=7371.006023
[09/21 19:14:51    211s] eee: l=4 avDens=0.279428 usedTrk=5566.619864 availTrk=19921.500000 sigTrk=5566.619864
[09/21 19:14:51    211s] eee: l=5 avDens=0.146842 usedTrk=2986.764414 availTrk=20340.000000 sigTrk=2986.764414
[09/21 19:14:51    211s] eee: l=6 avDens=0.132289 usedTrk=2386.553800 availTrk=18040.500000 sigTrk=2386.553800
[09/21 19:14:51    211s] eee: l=7 avDens=0.017124 usedTrk=95.552047 availTrk=5580.000000 sigTrk=95.552047
[09/21 19:14:51    211s] eee: l=8 avDens=0.011216 usedTrk=38.359941 availTrk=3420.000000 sigTrk=38.359941
[09/21 19:14:51    211s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:14:51    211s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:14:51    211s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:14:51    211s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:51    211s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:14:51    211s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314866 uaWl=1.000000 uaWlH=0.451900 aWlH=0.000000 lMod=0 pMax=0.859200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:14:51    211s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:14:51    211s] eee: NetCapCache creation started. (Current Mem: 4136.082M) 
[09/21 19:14:51    211s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4136.082M) 
[09/21 19:14:51    211s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:14:51    211s] eee: Metal Layers Info:
[09/21 19:14:51    211s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:51    211s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:14:51    211s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:51    211s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:14:51    211s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:14:51    211s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:14:51    211s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:14:51    211s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:14:51    211s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:14:51    211s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:14:51    211s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:14:51    211s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:14:51    211s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:14:51    211s] eee: +----------------------------------------------------+
[09/21 19:14:51    211s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:14:51    211s] eee: +----------------------------------------------------+
[09/21 19:14:51    211s] eee: +----------------------------------------------------+
[09/21 19:14:51    211s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:14:51    211s] eee: +----------------------------------------------------+
[09/21 19:14:51    211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4136.082M)
[09/21 19:14:51    211s] **optDesign ... cpu = 0:00:49, real = 0:00:57, mem = 3086.3M, totSessionCpu=0:03:31 **
[09/21 19:14:51    211s] Starting delay calculation for Setup views
[09/21 19:14:52    211s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:14:52    211s] #################################################################################
[09/21 19:14:52    211s] # Design Stage: PreRoute
[09/21 19:14:52    211s] # Design Name: mytop
[09/21 19:14:52    211s] # Design Mode: 90nm
[09/21 19:14:52    211s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:14:52    211s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:14:52    211s] # Signoff Settings: SI Off 
[09/21 19:14:52    211s] #################################################################################
[09/21 19:14:52    211s] Calculate delays in BcWc mode...
[09/21 19:14:52    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 4135.6M, InitMEM = 4135.6M)
[09/21 19:14:52    211s] Start delay calculation (fullDC) (1 T). (MEM=3125.61)
[09/21 19:14:52    211s] End AAE Lib Interpolated Model. (MEM=3125.609375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:14:54    213s] Total number of fetched objects 21434
[09/21 19:14:54    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:14:54    213s] End delay calculation. (MEM=3131.13 CPU=0:00:01.8 REAL=0:00:02.0)
[09/21 19:14:54    213s] End delay calculation (fullDC). (MEM=3131.13 CPU=0:00:02.0 REAL=0:00:02.0)
[09/21 19:14:54    213s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 4111.6M) ***
[09/21 19:14:54    214s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:03:34 mem=4111.6M)
[09/21 19:14:54    214s] Begin: Collecting metrics
[09/21 19:14:54    214s] **INFO: Starting Blocking QThread with 1 CPU
[09/21 19:14:54    214s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/21 19:14:54      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.6M
[09/21 19:14:54      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3145.3M, current mem=2465.3M)
[09/21 19:14:54      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3145.3M, current mem=2466.8M)
[09/21 19:14:54      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.6M
[09/21 19:14:54      0s] 
[09/21 19:14:54      0s] =============================================================================================
[09/21 19:14:54      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[09/21 19:14:54      0s]                                                                                 23.34-s088_1
[09/21 19:14:54      0s] =============================================================================================
[09/21 19:14:54      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:54      0s] ---------------------------------------------------------------------------------------------
[09/21 19:14:54      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:14:54      0s] ---------------------------------------------------------------------------------------------
[09/21 19:14:54      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:14:54      0s] ---------------------------------------------------------------------------------------------

[09/21 19:14:54    214s]  
_______________________________________________________________________
[09/21 19:14:55    214s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:55    214s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3274.1M, current mem=3116.0M)

[09/21 19:14:55    214s] End: Collecting metrics
[09/21 19:14:55    214s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:28.7/0:00:29.0 (1.0), totSession cpu/real = 0:03:34.3/1:01:31.5 (0.1), mem = 4119.6M
[09/21 19:14:55    214s] 
[09/21 19:14:55    214s] =============================================================================================
[09/21 19:14:55    214s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.34-s088_1
[09/21 19:14:55    214s] =============================================================================================
[09/21 19:14:55    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:55    214s] ---------------------------------------------------------------------------------------------
[09/21 19:14:55    214s] [ MetricReport           ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.2    0.5
[09/21 19:14:55    214s] [ RefinePlace            ]      1   0:00:00.9  (   3.1 % )     0:00:00.9 /  0:00:00.9    1.0
[09/21 19:14:55    214s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:55    214s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/21 19:14:55    214s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[09/21 19:14:55    214s] [ FullDelayCalc          ]      1   0:00:02.4  (   8.3 % )     0:00:02.4 /  0:00:02.4    1.0
[09/21 19:14:55    214s] [ TimingUpdate           ]      3   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.4    0.9
[09/21 19:14:55    214s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:55    214s] [ MISC                   ]          0:00:24.6  (  84.7 % )     0:00:24.6 /  0:00:24.5    1.0
[09/21 19:14:55    214s] ---------------------------------------------------------------------------------------------
[09/21 19:14:55    214s]  IncrReplace #1 TOTAL               0:00:29.0  ( 100.0 % )     0:00:29.0 /  0:00:28.7    1.0
[09/21 19:14:55    214s] ---------------------------------------------------------------------------------------------
[09/21 19:14:55    214s] Deleting Lib Analyzer.
[09/21 19:14:55    214s] Begin: GigaOpt DRV Optimization
[09/21 19:14:55    214s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[09/21 19:14:55    214s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/21 19:14:55    214s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:34.6/1:01:31.8 (0.1), mem = 4135.6M
[09/21 19:14:55    214s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:55    214s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:55    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.6
[09/21 19:14:55    214s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/21 19:14:55    214s] 
[09/21 19:14:55    214s] Creating Lib Analyzer ...
[09/21 19:14:55    214s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/21 19:14:55    214s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/21 19:14:55    214s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/21 19:14:55    214s] 
[09/21 19:14:55    214s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:14:55    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:35 mem=4135.6M
[09/21 19:14:55    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:35 mem=4135.6M
[09/21 19:14:55    214s] Creating Lib Analyzer, finished. 
[09/21 19:14:55    214s] 
[09/21 19:14:55    214s] Active Setup views: worst_case 
[09/21 19:14:55    214s] Cell mytop LLGs are deleted
[09/21 19:14:55    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    214s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4135.6M, EPOCH TIME: 1758496495.801528
[09/21 19:14:55    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    214s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4135.6M, EPOCH TIME: 1758496495.802556
[09/21 19:14:55    214s] Max number of tech site patterns supported in site array is 256.
[09/21 19:14:55    214s] Core basic site is CoreSite
[09/21 19:14:55    215s] After signature check, allow fast init is true, keep pre-filter is true.
[09/21 19:14:55    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/21 19:14:55    215s] Fast DP-INIT is on for default
[09/21 19:14:55    215s] Atter site array init, number of instance map data is 0.
[09/21 19:14:55    215s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4135.6M, EPOCH TIME: 1758496495.817169
[09/21 19:14:55    215s] 
[09/21 19:14:55    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:55    215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:55    215s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4135.6M, EPOCH TIME: 1758496495.818918
[09/21 19:14:55    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    215s] [oiPhyDebug] optDemand 195752592000.00, spDemand 195752592000.00.
[09/21 19:14:55    215s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14485
[09/21 19:14:55    215s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/21 19:14:55    215s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:35 mem=4135.6M
[09/21 19:14:55    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:4135.6M, EPOCH TIME: 1758496495.822738
[09/21 19:14:55    215s] Processing tracks to init pin-track alignment.
[09/21 19:14:55    215s] z: 2, totalTracks: 1
[09/21 19:14:55    215s] z: 4, totalTracks: 1
[09/21 19:14:55    215s] z: 6, totalTracks: 1
[09/21 19:14:55    215s] z: 8, totalTracks: 1
[09/21 19:14:55    215s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:55    215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4135.6M, EPOCH TIME: 1758496495.827501
[09/21 19:14:55    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:55    215s] 
[09/21 19:14:55    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:55    215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:55    215s] OPERPROF:     Starting CMU at level 3, MEM:4135.6M, EPOCH TIME: 1758496495.841713
[09/21 19:14:55    215s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4135.6M, EPOCH TIME: 1758496495.842263
[09/21 19:14:55    215s] 
[09/21 19:14:55    215s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:55    215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4135.6M, EPOCH TIME: 1758496495.843117
[09/21 19:14:55    215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4135.6M, EPOCH TIME: 1758496495.843154
[09/21 19:14:55    215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4135.6M, EPOCH TIME: 1758496495.843217
[09/21 19:14:55    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4135.6MB).
[09/21 19:14:55    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.022, MEM:4135.6M, EPOCH TIME: 1758496495.844337
[09/21 19:14:55    215s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:55    215s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14485
[09/21 19:14:55    215s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=4135.6M
[09/21 19:14:55    215s] ### Creating RouteCongInterface, started
[09/21 19:14:55    215s] 
[09/21 19:14:55    215s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/21 19:14:55    215s] 
[09/21 19:14:55    215s] #optDebug: {0, 1.000}
[09/21 19:14:55    215s] ### Creating RouteCongInterface, finished
[09/21 19:14:55    215s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:55    215s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:55    215s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:55    215s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:55    215s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:55    215s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:55    215s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:55    215s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/21 19:14:56    215s] AoF 633.6545um
[09/21 19:14:56    215s] [GPS-DRV] Optimizer inputs ============================= 
[09/21 19:14:56    215s] [GPS-DRV] drvFixingStage: Small Scale
[09/21 19:14:56    215s] [GPS-DRV] costLowerBound: 0.1
[09/21 19:14:56    215s] [GPS-DRV] setupTNSCost  : 3
[09/21 19:14:56    215s] [GPS-DRV] maxIter       : 3
[09/21 19:14:56    215s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/21 19:14:56    215s] [GPS-DRV] Optimizer parameters ============================= 
[09/21 19:14:56    215s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/21 19:14:56    215s] [GPS-DRV] maxDensity (design): 0.95
[09/21 19:14:56    215s] [GPS-DRV] maxLocalDensity: 1.2
[09/21 19:14:56    215s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/21 19:14:56    215s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/21 19:14:56    215s] [GPS-DRV] isCPECostingOn: false
[09/21 19:14:56    215s] [GPS-DRV] All active and enabled setup views
[09/21 19:14:56    215s] [GPS-DRV]     worst_case
[09/21 19:14:56    215s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:14:56    215s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:14:56    215s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/21 19:14:56    215s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[09/21 19:14:56    215s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/21 19:14:56    215s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4135.6M, EPOCH TIME: 1758496496.200605
[09/21 19:14:56    215s] Found 0 hard placement blockage before merging.
[09/21 19:14:56    215s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4135.6M, EPOCH TIME: 1758496496.200754
[09/21 19:14:56    215s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[09/21 19:14:56    215s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/21 19:14:56    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:56    215s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/21 19:14:56    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:56    215s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/21 19:14:56    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:56    215s] Info: violation cost 255.914749 (cap = 0.000000, tran = 255.914749, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:56    215s] |   338|  1412|    -1.39|     0|     0|     0.00|     0|     0|     0|     0|    -0.37|    -1.05|       0|       0|       0| 76.83%|          |         |
[09/21 19:14:57    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:57    216s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.45|     0.00|     174|      10|     180| 77.48%| 0:00:01.0|  4172.7M|
[09/21 19:14:57    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:14:57    216s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.45|     0.00|       0|       0|       0| 77.48%| 0:00:00.0|  4172.7M|
[09/21 19:14:57    216s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:14:57    216s] Bottom Preferred Layer:
[09/21 19:14:57    216s]     None
[09/21 19:14:57    216s] Via Pillar Rule:
[09/21 19:14:57    216s]     None
[09/21 19:14:57    216s] Finished writing unified metrics of routing constraints.
[09/21 19:14:57    216s] 
[09/21 19:14:57    216s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=4172.7M) ***
[09/21 19:14:57    216s] 
[09/21 19:14:57    216s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:14:57    216s] Total-nets :: 21616, Stn-nets :: 7, ratio :: 0.0323834 %, Total-len 417689, Stn-len 605.32
[09/21 19:14:57    216s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14669
[09/21 19:14:57    216s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4172.7M, EPOCH TIME: 1758496497.736711
[09/21 19:14:57    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14669).
[09/21 19:14:57    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    216s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:4172.7M, EPOCH TIME: 1758496497.764078
[09/21 19:14:57    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.6
[09/21 19:14:57    216s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:03:37.0/1:01:34.2 (0.1), mem = 4172.7M
[09/21 19:14:57    216s] 
[09/21 19:14:57    216s] =============================================================================================
[09/21 19:14:57    216s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.34-s088_1
[09/21 19:14:57    216s] =============================================================================================
[09/21 19:14:57    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:14:57    216s] ---------------------------------------------------------------------------------------------
[09/21 19:14:57    216s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:14:57    216s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:14:57    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:57    216s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:57    216s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:57    216s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.1
[09/21 19:14:57    216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:57    216s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[09/21 19:14:57    216s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[09/21 19:14:57    216s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:14:57    216s] [ OptEval                ]      5   0:00:00.8  (  31.3 % )     0:00:00.8 /  0:00:00.7    1.0
[09/21 19:14:57    216s] [ OptCommit              ]      5   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/21 19:14:57    216s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:57    216s] [ IncrDelayCalc          ]     42   0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.4    1.1
[09/21 19:14:57    216s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:14:57    216s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/21 19:14:57    216s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:14:57    216s] [ IncrTimingUpdate       ]      6   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:14:57    216s] [ MISC                   ]          0:00:00.4  (  17.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:14:57    216s] ---------------------------------------------------------------------------------------------
[09/21 19:14:57    216s]  DrvOpt #3 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[09/21 19:14:57    216s] ---------------------------------------------------------------------------------------------
[09/21 19:14:57    216s] End: GigaOpt DRV Optimization
[09/21 19:14:57    216s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/21 19:14:57    216s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4172.7M, EPOCH TIME: 1758496497.772373
[09/21 19:14:57    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    217s] 
[09/21 19:14:57    217s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:57    217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:57    217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4172.7M, EPOCH TIME: 1758496497.787802
[09/21 19:14:57    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:57    217s] 
OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=4172.7M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.454  |  0.454  |  5.426  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.483%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/21 19:14:57    217s] **optDesign ... cpu = 0:00:54, real = 0:01:03, mem = 3126.2M, totSessionCpu=0:03:37 **
[09/21 19:14:57    217s] Begin: Collecting metrics
[09/21 19:14:58    217s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
| drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:14:58    217s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3155.7M, current mem=3126.2M)

[09/21 19:14:58    217s] End: Collecting metrics
[09/21 19:14:58    217s] *** Timing Is met
[09/21 19:14:58    217s] *** Check timing (0:00:00.0)
[09/21 19:14:58    217s] *** Timing Is met
[09/21 19:14:58    217s] *** Check timing (0:00:00.0)
[09/21 19:14:58    217s] *** Timing Is met
[09/21 19:14:58    217s] *** Check timing (0:00:00.0)
[09/21 19:14:58    217s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[09/21 19:14:58    217s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:14:58    217s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:14:58    217s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=4172.7M
[09/21 19:14:58    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=4172.7M
[09/21 19:14:58    217s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/21 19:14:58    217s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4172.7M, EPOCH TIME: 1758496498.718797
[09/21 19:14:58    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] 
[09/21 19:14:58    217s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:58    217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:58    217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4172.7M, EPOCH TIME: 1758496498.734206
[09/21 19:14:58    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] [oiPhyDebug] optDemand 197418816000.00, spDemand 197418816000.00.
[09/21 19:14:58    217s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14669
[09/21 19:14:58    217s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:14:58    217s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:38 mem=4172.7M
[09/21 19:14:58    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:4172.7M, EPOCH TIME: 1758496498.737773
[09/21 19:14:58    217s] Processing tracks to init pin-track alignment.
[09/21 19:14:58    217s] z: 2, totalTracks: 1
[09/21 19:14:58    217s] z: 4, totalTracks: 1
[09/21 19:14:58    217s] z: 6, totalTracks: 1
[09/21 19:14:58    217s] z: 8, totalTracks: 1
[09/21 19:14:58    217s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:14:58    217s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4172.7M, EPOCH TIME: 1758496498.742428
[09/21 19:14:58    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:14:58    217s] 
[09/21 19:14:58    217s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:14:58    217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:14:58    217s] OPERPROF:     Starting CMU at level 3, MEM:4172.7M, EPOCH TIME: 1758496498.756467
[09/21 19:14:58    217s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4172.7M, EPOCH TIME: 1758496498.757030
[09/21 19:14:58    217s] 
[09/21 19:14:58    217s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:14:58    217s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4172.7M, EPOCH TIME: 1758496498.757877
[09/21 19:14:58    217s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4172.7M, EPOCH TIME: 1758496498.757916
[09/21 19:14:58    217s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4172.7M, EPOCH TIME: 1758496498.757977
[09/21 19:14:58    217s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4172.7MB).
[09/21 19:14:58    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4172.7M, EPOCH TIME: 1758496498.759082
[09/21 19:14:58    217s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:14:58    218s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14669
[09/21 19:14:58    218s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=4172.7M
[09/21 19:14:58    218s] Begin: Area Reclaim Optimization
[09/21 19:14:58    218s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:38.0/1:01:35.3 (0.1), mem = 4172.7M
[09/21 19:14:58    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.7
[09/21 19:14:58    218s] 
[09/21 19:14:58    218s] Active Setup views: worst_case 
[09/21 19:14:58    218s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14669
[09/21 19:14:58    218s] ### Creating RouteCongInterface, started
[09/21 19:14:58    218s] 
[09/21 19:14:58    218s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9500} {8, 0.311, 0.9500} {9, 0.082, 0.9500} {10, 0.082, 0.9500} {11, 0.041, 0.9500} 
[09/21 19:14:58    218s] 
[09/21 19:14:58    218s] #optDebug: {0, 1.000}
[09/21 19:14:58    218s] ### Creating RouteCongInterface, finished
[09/21 19:14:58    218s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:58    218s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:14:58    218s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:14:58    218s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4172.7M, EPOCH TIME: 1758496498.905886
[09/21 19:14:58    218s] Found 0 hard placement blockage before merging.
[09/21 19:14:58    218s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4172.7M, EPOCH TIME: 1758496498.906033
[09/21 19:14:58    218s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.48
[09/21 19:14:58    218s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:58    218s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/21 19:14:58    218s] +---------+---------+--------+--------+------------+--------+
[09/21 19:14:58    218s] |   77.48%|        -|   0.000|   0.000|   0:00:00.0| 4172.7M|
[09/21 19:14:58    218s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:15:08    227s] |   76.54%|      759|   0.000|   0.000|   0:00:10.0| 4191.8M|
[09/21 19:15:08    227s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:15:08    227s] +---------+---------+--------+--------+------------+--------+
[09/21 19:15:08    227s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.54
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/21 19:15:08    227s] --------------------------------------------------------------
[09/21 19:15:08    227s] |                                   | Total     | Sequential |
[09/21 19:15:08    227s] --------------------------------------------------------------
[09/21 19:15:08    227s] | Num insts resized                 |       0  |       0    |
[09/21 19:15:08    227s] | Num insts undone                  |       0  |       0    |
[09/21 19:15:08    227s] | Num insts Downsized               |       0  |       0    |
[09/21 19:15:08    227s] | Num insts Samesized               |       0  |       0    |
[09/21 19:15:08    227s] | Num insts Upsized                 |       0  |       0    |
[09/21 19:15:08    227s] | Num multiple commits+uncommits    |       0  |       -    |
[09/21 19:15:08    227s] --------------------------------------------------------------
[09/21 19:15:08    227s] Bottom Preferred Layer:
[09/21 19:15:08    227s]     None
[09/21 19:15:08    227s] Via Pillar Rule:
[09/21 19:15:08    227s]     None
[09/21 19:15:08    227s] Finished writing unified metrics of routing constraints.
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/21 19:15:08    227s] End: Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:10.0) **
[09/21 19:15:08    227s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:15:08    227s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14289
[09/21 19:15:08    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.7
[09/21 19:15:08    227s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:09.6 (1.0), totSession cpu/real = 0:03:47.5/1:01:44.8 (0.1), mem = 4191.8M
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] =============================================================================================
[09/21 19:15:08    227s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.34-s088_1
[09/21 19:15:08    227s] =============================================================================================
[09/21 19:15:08    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:15:08    227s] ---------------------------------------------------------------------------------------------
[09/21 19:15:08    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:15:08    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:08    227s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:15:08    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:15:08    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:08    227s] [ OptimizationStep       ]      1   0:00:00.1  (   1.1 % )     0:00:09.4 /  0:00:09.4    1.0
[09/21 19:15:08    227s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:09.3 /  0:00:09.3    1.0
[09/21 19:15:08    227s] [ OptGetWeight           ]     61   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:08    227s] [ OptEval                ]     61   0:00:07.3  (  75.8 % )     0:00:07.3 /  0:00:07.2    1.0
[09/21 19:15:08    227s] [ OptCommit              ]     61   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:15:08    227s] [ PostCommitDelayUpdate  ]     61   0:00:00.1  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/21 19:15:08    227s] [ IncrDelayCalc          ]    213   0:00:01.1  (  11.2 % )     0:00:01.1 /  0:00:01.0    1.0
[09/21 19:15:08    227s] [ IncrTimingUpdate       ]     45   0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:00.7    1.1
[09/21 19:15:08    227s] [ MISC                   ]          0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[09/21 19:15:08    227s] ---------------------------------------------------------------------------------------------
[09/21 19:15:08    227s]  AreaOpt #2 TOTAL                   0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:09.5    1.0
[09/21 19:15:08    227s] ---------------------------------------------------------------------------------------------
[09/21 19:15:08    227s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14289
[09/21 19:15:08    227s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4191.8M, EPOCH TIME: 1758496508.383357
[09/21 19:15:08    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14289).
[09/21 19:15:08    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:4191.8M, EPOCH TIME: 1758496508.412663
[09/21 19:15:08    227s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=4191.76M, totSessionCpu=0:03:48).
[09/21 19:15:08    227s] Begin: Collecting metrics
[09/21 19:15:08    227s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
| drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
| area_reclaiming_2       |     0.309 |    0.309 |         0 |        0 |       76.54 |            |              | 0:00:10  |        4192 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:15:08    227s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3130.4M, current mem=3130.4M)

[09/21 19:15:08    227s] End: Collecting metrics
[09/21 19:15:08    227s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/21 19:15:08    227s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:15:08    227s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:15:08    227s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=4191.8M
[09/21 19:15:08    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=4191.8M
[09/21 19:15:08    227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4191.8M, EPOCH TIME: 1758496508.602548
[09/21 19:15:08    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:08    227s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:08    227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4191.8M, EPOCH TIME: 1758496508.618216
[09/21 19:15:08    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] [oiPhyDebug] optDemand 195027552000.00, spDemand 195027552000.00.
[09/21 19:15:08    227s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14289
[09/21 19:15:08    227s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:15:08    227s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:48 mem=4191.8M
[09/21 19:15:08    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:4191.8M, EPOCH TIME: 1758496508.621879
[09/21 19:15:08    227s] Processing tracks to init pin-track alignment.
[09/21 19:15:08    227s] z: 2, totalTracks: 1
[09/21 19:15:08    227s] z: 4, totalTracks: 1
[09/21 19:15:08    227s] z: 6, totalTracks: 1
[09/21 19:15:08    227s] z: 8, totalTracks: 1
[09/21 19:15:08    227s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:15:08    227s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4191.8M, EPOCH TIME: 1758496508.626624
[09/21 19:15:08    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:08    227s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:08    227s] OPERPROF:     Starting CMU at level 3, MEM:4191.8M, EPOCH TIME: 1758496508.640654
[09/21 19:15:08    227s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4191.8M, EPOCH TIME: 1758496508.641214
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:15:08    227s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4191.8M, EPOCH TIME: 1758496508.642073
[09/21 19:15:08    227s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4191.8M, EPOCH TIME: 1758496508.642110
[09/21 19:15:08    227s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4191.8M, EPOCH TIME: 1758496508.642166
[09/21 19:15:08    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4191.8MB).
[09/21 19:15:08    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4191.8M, EPOCH TIME: 1758496508.643272
[09/21 19:15:08    227s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:15:08    227s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14289
[09/21 19:15:08    227s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=4191.8M
[09/21 19:15:08    227s] Begin: Area Reclaim Optimization
[09/21 19:15:08    227s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.8/1:01:45.1 (0.1), mem = 4191.8M
[09/21 19:15:08    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.8
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] Active Setup views: worst_case 
[09/21 19:15:08    227s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14289
[09/21 19:15:08    227s] ### Creating RouteCongInterface, started
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/21 19:15:08    227s] 
[09/21 19:15:08    227s] #optDebug: {0, 1.000}
[09/21 19:15:08    227s] ### Creating RouteCongInterface, finished
[09/21 19:15:08    227s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:15:08    227s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:15:08    227s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:08    227s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4191.8M, EPOCH TIME: 1758496508.781783
[09/21 19:15:08    227s] Found 0 hard placement blockage before merging.
[09/21 19:15:08    227s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4191.8M, EPOCH TIME: 1758496508.781932
[09/21 19:15:08    227s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.54
[09/21 19:15:08    227s] +---------+---------+--------+--------+------------+--------+
[09/21 19:15:08    227s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/21 19:15:08    227s] +---------+---------+--------+--------+------------+--------+
[09/21 19:15:08    227s] |   76.54%|        -|   0.000|   0.000|   0:00:00.0| 4191.8M|
[09/21 19:15:08    228s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:15:08    228s] |   76.54%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
[09/21 19:15:10    229s] |   76.42%|       53|   0.000|   0.000|   0:00:02.0| 4191.8M|
[09/21 19:15:11    230s] |   76.22%|      210|   0.000|   0.000|   0:00:01.0| 4191.8M|
[09/21 19:15:11    230s] |   76.22%|        8|   0.000|   0.000|   0:00:00.0| 4191.8M|
[09/21 19:15:11    230s] |   76.22%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
[09/21 19:15:11    230s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[09/21 19:15:11    230s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[09/21 19:15:11    231s] |   76.22%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
[09/21 19:15:11    231s] +---------+---------+--------+--------+------------+--------+
[09/21 19:15:11    231s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.22
[09/21 19:15:11    231s] 
[09/21 19:15:11    231s] ** Summary: Restruct = 0 Buffer Deletion = 40 Declone = 13 Resize = 213 **
[09/21 19:15:11    231s] --------------------------------------------------------------
[09/21 19:15:11    231s] |                                   | Total     | Sequential |
[09/21 19:15:11    231s] --------------------------------------------------------------
[09/21 19:15:11    231s] | Num insts resized                 |     213  |       0    |
[09/21 19:15:11    231s] | Num insts undone                  |       5  |       0    |
[09/21 19:15:11    231s] | Num insts Downsized               |     213  |       0    |
[09/21 19:15:11    231s] | Num insts Samesized               |       0  |       0    |
[09/21 19:15:11    231s] | Num insts Upsized                 |       0  |       0    |
[09/21 19:15:11    231s] | Num multiple commits+uncommits    |       0  |       -    |
[09/21 19:15:11    231s] --------------------------------------------------------------
[09/21 19:15:11    231s] Bottom Preferred Layer:
[09/21 19:15:11    231s]     None
[09/21 19:15:11    231s] Via Pillar Rule:
[09/21 19:15:11    231s]     None
[09/21 19:15:11    231s] Finished writing unified metrics of routing constraints.
[09/21 19:15:11    231s] 
[09/21 19:15:11    231s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/21 19:15:11    231s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[09/21 19:15:11    231s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4207.8M, EPOCH TIME: 1758496511.889080
[09/21 19:15:11    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14236).
[09/21 19:15:11    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:11    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:11    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:11    231s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4207.8M, EPOCH TIME: 1758496511.918777
[09/21 19:15:11    231s] *** Finished re-routing un-routed nets (4207.8M) ***
[09/21 19:15:11    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:4207.8M, EPOCH TIME: 1758496511.993661
[09/21 19:15:11    231s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4207.8M, EPOCH TIME: 1758496511.999125
[09/21 19:15:11    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:11    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:12    231s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:12    231s] OPERPROF:     Starting CMU at level 3, MEM:4207.8M, EPOCH TIME: 1758496512.013717
[09/21 19:15:12    231s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4207.8M, EPOCH TIME: 1758496512.014303
[09/21 19:15:12    231s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4207.8M, EPOCH TIME: 1758496512.015184
[09/21 19:15:12    231s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4207.8M, EPOCH TIME: 1758496512.015227
[09/21 19:15:12    231s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4207.8M, EPOCH TIME: 1758496512.015295
[09/21 19:15:12    231s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4207.8M, EPOCH TIME: 1758496512.016331
[09/21 19:15:12    231s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4207.8M, EPOCH TIME: 1758496512.016481
[09/21 19:15:12    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4207.8M, EPOCH TIME: 1758496512.016562
[09/21 19:15:12    231s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=4207.8M) ***
[09/21 19:15:12    231s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:15:12    231s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14236
[09/21 19:15:12    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.8
[09/21 19:15:12    231s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:03:51.2/1:01:48.5 (0.1), mem = 4207.8M
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] =============================================================================================
[09/21 19:15:12    231s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.34-s088_1
[09/21 19:15:12    231s] =============================================================================================
[09/21 19:15:12    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:15:12    231s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[09/21 19:15:12    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    231s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:15:12    231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:15:12    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    231s] [ OptimizationStep       ]      1   0:00:00.2  (   5.6 % )     0:00:03.1 /  0:00:03.1    1.0
[09/21 19:15:12    231s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.3 % )     0:00:02.9 /  0:00:02.8    1.0
[09/21 19:15:12    231s] [ OptGetWeight           ]    259   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    231s] [ OptEval                ]    259   0:00:01.7  (  51.5 % )     0:00:01.7 /  0:00:01.7    1.0
[09/21 19:15:12    231s] [ OptCommit              ]    259   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[09/21 19:15:12    231s] [ PostCommitDelayUpdate  ]    262   0:00:00.0  (   1.2 % )     0:00:00.7 /  0:00:00.8    1.1
[09/21 19:15:12    231s] [ IncrDelayCalc          ]    241   0:00:00.7  (  20.2 % )     0:00:00.7 /  0:00:00.7    1.0
[09/21 19:15:12    231s] [ RefinePlace            ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.1
[09/21 19:15:12    231s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:15:12    231s] [ IncrTimingUpdate       ]     64   0:00:00.3  (   9.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/21 19:15:12    231s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:12    231s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    231s]  AreaOpt #3 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[09/21 19:15:12    231s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    231s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14236
[09/21 19:15:12    231s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4199.8M, EPOCH TIME: 1758496512.058860
[09/21 19:15:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:4199.8M, EPOCH TIME: 1758496512.087164
[09/21 19:15:12    231s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=4199.76M, totSessionCpu=0:03:51).
[09/21 19:15:12    231s] Begin: Collecting metrics
[09/21 19:15:12    231s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
| drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
| area_reclaiming_2       |     0.309 |    0.309 |         0 |        0 |       76.54 |            |              | 0:00:10  |        4192 |      |     |
| area_reclaiming_3       |     0.272 |    0.272 |         0 |        0 |       76.22 |            |              | 0:00:04  |        4200 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:15:12    231s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3130.8M, current mem=3130.8M)

[09/21 19:15:12    231s] End: Collecting metrics
[09/21 19:15:12    231s] **INFO: Flow update: Design timing is met.
[09/21 19:15:12    231s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[09/21 19:15:12    231s]                                            # bool, default=false, private
[09/21 19:15:12    231s] Begin: GigaOpt postEco DRV Optimization
[09/21 19:15:12    231s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[09/21 19:15:12    231s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.4/1:01:48.7 (0.1), mem = 4199.8M
[09/21 19:15:12    231s] Info: 1 ideal net excluded from IPO operation.
[09/21 19:15:12    231s] Info: 1 clock net  excluded from IPO operation.
[09/21 19:15:12    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.9
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] Active Setup views: worst_case 
[09/21 19:15:12    231s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4199.8M, EPOCH TIME: 1758496512.361007
[09/21 19:15:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:12    231s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:12    231s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4199.8M, EPOCH TIME: 1758496512.376423
[09/21 19:15:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] [oiPhyDebug] optDemand 194194440000.00, spDemand 194194440000.00.
[09/21 19:15:12    231s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14236
[09/21 19:15:12    231s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/21 19:15:12    231s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:52 mem=4199.8M
[09/21 19:15:12    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:4199.8M, EPOCH TIME: 1758496512.379946
[09/21 19:15:12    231s] Processing tracks to init pin-track alignment.
[09/21 19:15:12    231s] z: 2, totalTracks: 1
[09/21 19:15:12    231s] z: 4, totalTracks: 1
[09/21 19:15:12    231s] z: 6, totalTracks: 1
[09/21 19:15:12    231s] z: 8, totalTracks: 1
[09/21 19:15:12    231s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[09/21 19:15:12    231s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4199.8M, EPOCH TIME: 1758496512.384569
[09/21 19:15:12    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:12    231s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:12    231s] OPERPROF:     Starting CMU at level 3, MEM:4199.8M, EPOCH TIME: 1758496512.399486
[09/21 19:15:12    231s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4199.8M, EPOCH TIME: 1758496512.400023
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] Bad Lib Cell Checking (CMU) is done! (0)
[09/21 19:15:12    231s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4199.8M, EPOCH TIME: 1758496512.400860
[09/21 19:15:12    231s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4199.8M, EPOCH TIME: 1758496512.400894
[09/21 19:15:12    231s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4199.8M, EPOCH TIME: 1758496512.400951
[09/21 19:15:12    231s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4199.8MB).
[09/21 19:15:12    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4199.8M, EPOCH TIME: 1758496512.402149
[09/21 19:15:12    231s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/21 19:15:12    231s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14236
[09/21 19:15:12    231s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:52 mem=4199.8M
[09/21 19:15:12    231s] ### Creating RouteCongInterface, started
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/21 19:15:12    231s] 
[09/21 19:15:12    231s] #optDebug: {0, 1.000}
[09/21 19:15:12    231s] ### Creating RouteCongInterface, finished
[09/21 19:15:12    231s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:15:12    231s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/21 19:15:12    231s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/21 19:15:12    231s] [GPS-DRV] Optimizer inputs ============================= 
[09/21 19:15:12    231s] [GPS-DRV] drvFixingStage: Small Scale
[09/21 19:15:12    231s] [GPS-DRV] costLowerBound: 0.1
[09/21 19:15:12    231s] [GPS-DRV] setupTNSCost  : 1
[09/21 19:15:12    231s] [GPS-DRV] maxIter       : 3
[09/21 19:15:12    231s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/21 19:15:12    231s] [GPS-DRV] Optimizer parameters ============================= 
[09/21 19:15:12    231s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/21 19:15:12    231s] [GPS-DRV] maxDensity (design): 0.95
[09/21 19:15:12    231s] [GPS-DRV] maxLocalDensity: 0.98
[09/21 19:15:12    231s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/21 19:15:12    231s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/21 19:15:12    231s] [GPS-DRV] isCPECostingOn: false
[09/21 19:15:12    231s] [GPS-DRV] All active and enabled setup views
[09/21 19:15:12    231s] [GPS-DRV]     worst_case
[09/21 19:15:12    231s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:15:12    231s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/21 19:15:12    231s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/21 19:15:12    231s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[09/21 19:15:12    231s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/21 19:15:12    231s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4199.8M, EPOCH TIME: 1758496512.698300
[09/21 19:15:12    231s] Found 0 hard placement blockage before merging.
[09/21 19:15:12    231s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4199.8M, EPOCH TIME: 1758496512.698437
[09/21 19:15:12    231s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[09/21 19:15:12    231s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/21 19:15:12    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:15:12    231s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/21 19:15:12    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:15:12    231s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/21 19:15:12    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:15:12    231s] Info: violation cost 2.053571 (cap = 0.000000, tran = 2.053571, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:15:12    231s] |     7|    35|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 76.22%|          |         |
[09/21 19:15:12    232s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:15:12    232s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       6|       0|       3| 76.23%| 0:00:00.0|  4199.8M|
[09/21 19:15:12    232s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/21 19:15:12    232s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 76.23%| 0:00:00.0|  4199.8M|
[09/21 19:15:12    232s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/21 19:15:12    232s] Bottom Preferred Layer:
[09/21 19:15:12    232s]     None
[09/21 19:15:12    232s] Via Pillar Rule:
[09/21 19:15:12    232s]     None
[09/21 19:15:12    232s] Finished writing unified metrics of routing constraints.
[09/21 19:15:12    232s] 
[09/21 19:15:12    232s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4199.8M) ***
[09/21 19:15:12    232s] 
[09/21 19:15:12    232s] Deleting 0 temporary hard placement blockage(s).
[09/21 19:15:12    232s] Total-nets :: 21189, Stn-nets :: 74, ratio :: 0.349238 %, Total-len 417328, Stn-len 4208.58
[09/21 19:15:12    232s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14242
[09/21 19:15:12    232s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4199.8M, EPOCH TIME: 1758496512.905359
[09/21 19:15:12    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/21 19:15:12    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:12    232s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:4199.8M, EPOCH TIME: 1758496512.932724
[09/21 19:15:12    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.9
[09/21 19:15:12    232s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:52.1/1:01:49.4 (0.1), mem = 4199.8M
[09/21 19:15:12    232s] 
[09/21 19:15:12    232s] =============================================================================================
[09/21 19:15:12    232s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.34-s088_1
[09/21 19:15:12    232s] =============================================================================================
[09/21 19:15:12    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:15:12    232s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    232s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[09/21 19:15:12    232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    232s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:12    232s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:15:12    232s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:15:12    232s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    232s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:15:12    232s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:12    232s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    232s] [ OptEval                ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:15:12    232s] [ OptCommit              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    232s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:15:12    232s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.2
[09/21 19:15:12    232s] [ DrvFindVioNets         ]      3   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/21 19:15:12    232s] [ DrvComputeSummary      ]      3   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/21 19:15:12    232s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/21 19:15:12    232s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:12    232s] [ MISC                   ]          0:00:00.3  (  53.5 % )     0:00:00.3 /  0:00:00.4    1.0
[09/21 19:15:12    232s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    232s]  DrvOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/21 19:15:12    232s] ---------------------------------------------------------------------------------------------
[09/21 19:15:12    232s] Begin: Collecting metrics
[09/21 19:15:13    232s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
| drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
| area_reclaiming_2       |     0.309 |    0.309 |         0 |        0 |       76.54 |            |              | 0:00:10  |        4192 |      |     |
| area_reclaiming_3       |     0.272 |    0.272 |         0 |        0 |       76.22 |            |              | 0:00:04  |        4200 |      |     |
| drv_eco_fixing          |     0.272 |    0.272 |         0 |        0 |       76.23 |            |              | 0:00:01  |        4200 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:15:13    232s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3131.4M, current mem=3131.4M)

[09/21 19:15:13    232s] End: Collecting metrics
[09/21 19:15:13    232s] End: GigaOpt postEco DRV Optimization
[09/21 19:15:13    232s] **INFO: Flow update: Design timing is met.
[09/21 19:15:13    232s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[09/21 19:15:13    232s] **INFO: Flow update: Design timing is met.
[09/21 19:15:13    232s] **INFO: Flow update: Design timing is met.
[09/21 19:15:13    232s] Register exp ratio and priority group on 0 nets on 21191 nets : 
[09/21 19:15:13    232s] 
[09/21 19:15:13    232s] Active setup views:
[09/21 19:15:13    232s]  worst_case
[09/21 19:15:13    232s]   Dominating endpoints: 0
[09/21 19:15:13    232s]   Dominating TNS: -0.000
[09/21 19:15:13    232s] 
[09/21 19:15:13    232s] Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
[09/21 19:15:13    232s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/21 19:15:13    232s] Type 'man IMPEXT-3530' for more detail.
[09/21 19:15:13    232s] PreRoute RC Extraction called for design mytop.
[09/21 19:15:13    232s] RC Extraction called in multi-corner(1) mode.
[09/21 19:15:13    232s] RCMode: PreRoute
[09/21 19:15:13    232s]       RC Corner Indexes            0   
[09/21 19:15:13    232s] Capacitance Scaling Factor   : 1.00000 
[09/21 19:15:13    232s] Resistance Scaling Factor    : 1.00000 
[09/21 19:15:13    232s] Clock Cap. Scaling Factor    : 1.00000 
[09/21 19:15:13    232s] Clock Res. Scaling Factor    : 1.00000 
[09/21 19:15:13    232s] Shrink Factor                : 0.90000
[09/21 19:15:13    232s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/21 19:15:13    232s] Using capacitance table file ...
[09/21 19:15:13    232s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[09/21 19:15:13    232s] Grid density data update skipped
[09/21 19:15:13    232s] eee: pegSigSF=1.070000
[09/21 19:15:13    232s] Initializing multi-corner capacitance tables ... 
[09/21 19:15:13    232s] Initializing multi-corner resistance tables ...
[09/21 19:15:13    232s] Creating RPSQ from WeeR and WRes ...
[09/21 19:15:13    232s] eee: Grid unit RC data computation started
[09/21 19:15:13    232s] eee: Grid unit RC data computation completed
[09/21 19:15:13    232s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/21 19:15:13    232s] eee: l=2 avDens=0.297231 usedTrk=6251.650461 availTrk=21033.000000 sigTrk=6251.650461
[09/21 19:15:13    232s] eee: l=3 avDens=0.330242 usedTrk=7371.006023 availTrk=22320.000000 sigTrk=7371.006023
[09/21 19:15:13    232s] eee: l=4 avDens=0.279428 usedTrk=5566.619864 availTrk=19921.500000 sigTrk=5566.619864
[09/21 19:15:13    232s] eee: l=5 avDens=0.146842 usedTrk=2986.764414 availTrk=20340.000000 sigTrk=2986.764414
[09/21 19:15:13    232s] eee: l=6 avDens=0.132289 usedTrk=2386.553800 availTrk=18040.500000 sigTrk=2386.553800
[09/21 19:15:13    232s] eee: l=7 avDens=0.017124 usedTrk=95.552047 availTrk=5580.000000 sigTrk=95.552047
[09/21 19:15:13    232s] eee: l=8 avDens=0.011216 usedTrk=38.359941 availTrk=3420.000000 sigTrk=38.359941
[09/21 19:15:13    232s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/21 19:15:13    232s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/21 19:15:13    232s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/21 19:15:13    232s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/21 19:15:13    232s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/21 19:15:13    232s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314866 uaWl=0.000000 uaWlH=0.451900 aWlH=0.000000 lMod=0 pMax=0.859200 pMod=81 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/21 19:15:13    232s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/21 19:15:13    232s] eee: NetCapCache creation started. (Current Mem: 4182.238M) 
[09/21 19:15:13    232s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4182.238M) 
[09/21 19:15:13    232s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/21 19:15:13    232s] eee: Metal Layers Info:
[09/21 19:15:13    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:15:13    232s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/21 19:15:13    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:15:13    232s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/21 19:15:13    232s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/21 19:15:13    232s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/21 19:15:13    232s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/21 19:15:13    232s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/21 19:15:13    232s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/21 19:15:13    232s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/21 19:15:13    232s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/21 19:15:13    232s] eee: +-----------------------NDR Info-----------------------+
[09/21 19:15:13    232s] eee: NDR Count = 2, Fake NDR = 0
[09/21 19:15:13    232s] eee: +----------------------------------------------------+
[09/21 19:15:13    232s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/21 19:15:13    232s] eee: +----------------------------------------------------+
[09/21 19:15:13    232s] eee: +----------------------------------------------------+
[09/21 19:15:13    232s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/21 19:15:13    232s] eee: +----------------------------------------------------+
[09/21 19:15:13    232s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4182.238M)
[09/21 19:15:13    232s] Skewing Data Summary (End_of_FINAL)
[09/21 19:15:13    232s] 
[09/21 19:15:13    232s] Skew summary for view worst_case:
[09/21 19:15:13    232s] * Accumulated skew : count = 0
[09/21 19:15:13    232s] *     Internal use : count = 0
[09/21 19:15:13    232s] 
[09/21 19:15:13    232s] Starting delay calculation for Setup views
[09/21 19:15:13    232s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/21 19:15:13    232s] #################################################################################
[09/21 19:15:13    232s] # Design Stage: PreRoute
[09/21 19:15:13    232s] # Design Name: mytop
[09/21 19:15:13    232s] # Design Mode: 90nm
[09/21 19:15:13    232s] # Analysis Mode: MMMC Non-OCV 
[09/21 19:15:13    232s] # Parasitics Mode: No SPEF/RCDB 
[09/21 19:15:13    232s] # Signoff Settings: SI Off 
[09/21 19:15:13    232s] #################################################################################
[09/21 19:15:14    233s] Calculate delays in BcWc mode...
[09/21 19:15:14    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 4181.8M, InitMEM = 4181.8M)
[09/21 19:15:14    233s] Start delay calculation (fullDC) (1 T). (MEM=3128.37)
[09/21 19:15:14    233s] End AAE Lib Interpolated Model. (MEM=3128.371094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:15:16    235s] Total number of fetched objects 21191
[09/21 19:15:16    235s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/21 19:15:16    235s] End delay calculation. (MEM=3135.62 CPU=0:00:01.7 REAL=0:00:02.0)
[09/21 19:15:16    235s] End delay calculation (fullDC). (MEM=3135.62 CPU=0:00:02.0 REAL=0:00:02.0)
[09/21 19:15:16    235s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4149.8M) ***
[09/21 19:15:16    235s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:03:55 mem=4149.8M)
[09/21 19:15:16    235s] OPTC: user 20.0
[09/21 19:15:16    235s] Reported timing to dir ./timingReports
[09/21 19:15:16    235s] **optDesign ... cpu = 0:01:13, real = 0:01:22, mem = 3120.4M, totSessionCpu=0:03:56 **
[09/21 19:15:16    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4149.8M, EPOCH TIME: 1758496516.400054
[09/21 19:15:16    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:16    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:16    235s] 
[09/21 19:15:16    235s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/21 19:15:16    235s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/21 19:15:16    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4149.8M, EPOCH TIME: 1758496516.415471
[09/21 19:15:16    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:16    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:17    236s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.269  |  0.269  |  5.534  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.234%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/21 19:15:17    236s] Begin: Collecting metrics
[09/21 19:15:17    236s] **INFO: Starting Blocking QThread with 1 CPU
[09/21 19:15:17    236s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/21 19:15:17      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[09/21 19:15:17      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3131.4M, current mem=2457.1M)
[09/21 19:15:17      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2467.3M, current mem=2462.3M)
[09/21 19:15:17      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.8M
[09/21 19:15:17      0s] 
[09/21 19:15:17      0s] =============================================================================================
[09/21 19:15:17      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.34-s088_1
[09/21 19:15:17      0s] =============================================================================================
[09/21 19:15:17      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:15:17      0s] ---------------------------------------------------------------------------------------------
[09/21 19:15:17      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:15:17      0s] ---------------------------------------------------------------------------------------------
[09/21 19:15:17      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/21 19:15:17      0s] ---------------------------------------------------------------------------------------------

[09/21 19:15:17    236s]  
_______________________________________________________________________
[09/21 19:15:17    236s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:15:17    236s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/21 19:15:17    236s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/21 19:15:17    236s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[09/21 19:15:17    236s] | initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
[09/21 19:15:17    236s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
[09/21 19:15:17    236s] | drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
[09/21 19:15:17    236s] | drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
[09/21 19:15:17    236s] | global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
[09/21 19:15:17    236s] | area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
[09/21 19:15:17    236s] | incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
[09/21 19:15:17    236s] | drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
[09/21 19:15:17    236s] | area_reclaiming_2       |     0.309 |    0.309 |         0 |        0 |       76.54 |            |              | 0:00:10  |        4192 |      |     |
[09/21 19:15:17    236s] | area_reclaiming_3       |     0.272 |    0.272 |         0 |        0 |       76.22 |            |              | 0:00:04  |        4200 |      |     |
[09/21 19:15:17    236s] | drv_eco_fixing          |     0.272 |    0.272 |         0 |        0 |       76.23 |            |              | 0:00:01  |        4200 |    0 |   0 |
[09/21 19:15:17    236s] | final_summary           |     0.269 |    0.269 |           |        0 |       76.23 |            |              | 0:00:01  |        4166 |    0 |   0 |
[09/21 19:15:17    236s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/21 19:15:17    236s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3131.4M, current mem=3121.2M)

[09/21 19:15:17    236s] End: Collecting metrics
[09/21 19:15:17    236s] **optDesign ... cpu = 0:01:14, real = 0:01:23, mem = 3121.2M, totSessionCpu=0:03:56 **
[09/21 19:15:17    236s] 
[09/21 19:15:17    236s] TimeStamp Deleting Cell Server Begin ...
[09/21 19:15:17    236s] Deleting Lib Analyzer.
[09/21 19:15:17    236s] 
[09/21 19:15:17    236s] TimeStamp Deleting Cell Server End ...
[09/21 19:15:17    236s] *** Finished optDesign ***
[09/21 19:15:17    236s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/21 19:15:17    236s] UM:*                                                                   final
[09/21 19:15:18    236s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/21 19:15:18    236s] UM:*                                                                   opt_design_prects
[09/21 19:15:21    236s] Info: final physical memory for 2 CRR processes is 851.04MB.
[09/21 19:15:22    236s] Info: Summary of CRR changes:
[09/21 19:15:22    236s]       - Timing transform commits:       0
[09/21 19:15:22    236s] 
[09/21 19:15:22    236s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:20 real=  0:01:44)
[09/21 19:15:22    236s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[09/21 19:15:22    236s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[09/21 19:15:22    236s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.4 real=0:00:08.5)
[09/21 19:15:22    236s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:25.9 real=0:00:26.0)
[09/21 19:15:22    236s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[09/21 19:15:22    236s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/21 19:15:22    236s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/21 19:15:22    236s] clean pInstBBox. size 0
[09/21 19:15:22    236s] Cell mytop LLGs are deleted
[09/21 19:15:22    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:22    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/21 19:15:22    236s] Info: pop threads available for lower-level modules during optimization.
[09/21 19:15:22    236s] Disable CTE adjustment.
[09/21 19:15:22    236s] Disable Layer aware incrSKP.
[09/21 19:15:22    236s] #optDebug: fT-D <X 1 0 0 0>
[09/21 19:15:22    236s] VSMManager cleared!
[09/21 19:15:22    236s] **place_opt_design ... cpu = 0:01:14, real = 0:01:28, mem = 4165.8M **
[09/21 19:15:22    236s] *** Finished GigaPlace ***
[09/21 19:15:22    236s] 
[09/21 19:15:22    236s] *** Summary of all messages that are not suppressed in this session:
[09/21 19:15:22    236s] Severity  ID               Count  Summary                                  
[09/21 19:15:22    236s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[09/21 19:15:22    236s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/21 19:15:22    236s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[09/21 19:15:22    236s] *** Message Summary: 5 warning(s), 0 error(s)
[09/21 19:15:22    236s] 
[09/21 19:15:22    236s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:14.1/0:01:28.7 (0.8), totSession cpu/real = 0:03:56.7/1:01:59.2 (0.1), mem = 4165.8M
[09/21 19:15:22    236s] 
[09/21 19:15:22    236s] =============================================================================================
[09/21 19:15:22    236s]  Final TAT Report : place_opt_design #1                                         23.34-s088_1
[09/21 19:15:22    236s] =============================================================================================
[09/21 19:15:22    236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/21 19:15:22    236s] ---------------------------------------------------------------------------------------------
[09/21 19:15:22    236s] [ InitOpt                ]      1   0:00:10.9  (  12.3 % )     0:00:14.8 /  0:00:05.8    0.4
[09/21 19:15:22    236s] [ GlobalOpt              ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[09/21 19:15:22    236s] [ DrvOpt                 ]      4   0:00:11.8  (  13.3 % )     0:00:11.8 /  0:00:11.8    1.0
[09/21 19:15:22    236s] [ SimplifyNetlist        ]      1   0:00:00.9  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[09/21 19:15:22    236s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:22    236s] [ AreaOpt                ]      3   0:00:17.6  (  19.8 % )     0:00:17.8 /  0:00:17.7    1.0
[09/21 19:15:22    236s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:22    236s] [ ViewPruning            ]     10   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/21 19:15:22    236s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:04.4 /  0:00:04.1    0.9
[09/21 19:15:22    236s] [ MetricReport           ]     12   0:00:02.1  (   2.4 % )     0:00:02.1 /  0:00:01.7    0.8
[09/21 19:15:22    236s] [ DrvReport              ]      3   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:00.6    0.6
[09/21 19:15:22    236s] [ SlackTraversorInit     ]      7   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:15:22    236s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:22    236s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:15:22    236s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/21 19:15:22    236s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:22    236s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/21 19:15:22    236s] [ IncrReplace            ]      1   0:00:24.6  (  27.8 % )     0:00:29.0 /  0:00:28.7    1.0
[09/21 19:15:22    236s] [ RefinePlace            ]      2   0:00:01.1  (   1.2 % )     0:00:01.1 /  0:00:01.1    1.0
[09/21 19:15:22    236s] [ DetailPlaceInit        ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/21 19:15:22    236s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/21 19:15:22    236s] [ ExtractRC              ]      3   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/21 19:15:22    236s] [ UpdateTimingGraph      ]      9   0:00:00.4  (   0.4 % )     0:00:08.9 /  0:00:08.8    1.0
[09/21 19:15:22    236s] [ FullDelayCalc          ]      3   0:00:07.0  (   7.9 % )     0:00:07.0 /  0:00:07.0    1.0
[09/21 19:15:22    236s] [ TimingUpdate           ]     35   0:00:02.4  (   2.7 % )     0:00:02.4 /  0:00:02.4    1.0
[09/21 19:15:22    236s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:22    236s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/21 19:15:22    236s] [ IncrTimingUpdate       ]      7   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.1
[09/21 19:15:22    236s] [ MISC                   ]          0:00:05.8  (   6.6 % )     0:00:05.8 /  0:00:01.3    0.2
[09/21 19:15:22    236s] ---------------------------------------------------------------------------------------------
[09/21 19:15:22    236s]  place_opt_design #1 TOTAL          0:01:28.7  ( 100.0 % )     0:01:28.7 /  0:01:14.1    0.8
[09/21 19:15:22    236s] ---------------------------------------------------------------------------------------------
[09/21 19:16:39    238s] <CMD> zoomBox -12.50350 113.32750 250.04800 261.15700
[09/21 19:16:41    238s] <CMD> zoomBox 47.46050 144.88000 163.95650 210.47300
[09/21 19:16:43    238s] <CMD> zoomBox -53.90650 91.54150 309.48950 296.15150
[09/21 19:16:44    238s] <CMD> zoomBox -147.65100 42.21400 444.07900 375.38750
[09/21 19:16:47    238s] <CMD> fit
[09/22 09:04:54   1033s] **ERROR: (IMPTCM-48):	"-engine" is not a legal option for command "setCTSMode". Either the current option or an option prior to it is not specified correctly.

[09/22 09:05:56   1034s] <CMD> set_ccopt_property use_inverters auto
[09/22 09:06:14   1034s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/22 09:06:52   1035s] <CMD> create_ccopt_clock_tree_spec
[09/22 09:06:52   1035s] Creating clock tree spec for modes (timing configs): nn_constraints
[09/22 09:06:52   1035s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/22 09:06:52   1035s] 
[09/22 09:06:52   1035s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:06:52   1035s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:06:52   1035s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:06:52   1035s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:06:52   1035s] Summary for sequential cells identification: 
[09/22 09:06:52   1035s]   Identified SBFF number: 104
[09/22 09:06:52   1035s]   Identified MBFF number: 0
[09/22 09:06:52   1035s]   Identified SB Latch number: 8
[09/22 09:06:52   1035s]   Identified MB Latch number: 0
[09/22 09:06:52   1035s]   Not identified SBFF number: 16
[09/22 09:06:52   1035s]   Not identified MBFF number: 0
[09/22 09:06:52   1035s]   Not identified SB Latch number: 8
[09/22 09:06:52   1035s]   Not identified MB Latch number: 0
[09/22 09:06:52   1035s]   Number of sequential cells which are not FFs: 16
[09/22 09:06:52   1035s]  Visiting view : worst_case
[09/22 09:06:52   1035s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:06:52   1035s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:06:52   1035s]  Visiting view : best_case
[09/22 09:06:52   1035s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:06:52   1035s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:06:52   1035s] TLC MultiMap info (StdDelay):
[09/22 09:06:52   1035s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:06:52   1035s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:06:52   1035s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:06:52   1035s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:06:52   1035s]  Setting StdDelay to: 36.8ps
[09/22 09:06:52   1035s] 
[09/22 09:06:52   1035s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:06:52   1035s] Reset timing graph...
[09/22 09:06:52   1035s] Ignoring AAE DB Resetting ...
[09/22 09:06:52   1035s] Reset timing graph done.
[09/22 09:06:52   1035s] Ignoring AAE DB Resetting ...
[09/22 09:06:53   1035s] Analyzing clock structure...
[09/22 09:06:53   1035s] Analyzing clock structure done.
[09/22 09:06:53   1035s] Reset timing graph...
[09/22 09:06:53   1035s] Ignoring AAE DB Resetting ...
[09/22 09:06:53   1035s] Reset timing graph done.
[09/22 09:06:53   1035s] Extracting original clock gating for clk...
[09/22 09:06:53   1035s]   clock_tree clk contains 581 sinks and 0 clock gates.
[09/22 09:06:53   1035s] Extracting original clock gating for clk done.
[09/22 09:06:53   1035s] The skew group clk/nn_constraints was created. It contains 581 sinks and 1 sources.
[09/22 09:06:53   1036s] Checking clock tree convergence...
[09/22 09:06:53   1036s] Checking clock tree convergence done.
[09/22 09:07:07   1036s] <CMD> ccopt_design
[09/22 09:07:07   1036s] #% Begin ccopt_design (date=09/22 09:07:07, mem=2986.9M)
[09/22 09:07:07   1036s] Turning off fast DC mode.
[09/22 09:07:07   1036s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[09/22 09:07:07   1036s] #% End ccopt_design (date=09/22 09:07:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2986.9M, current mem=2986.9M)
[09/22 09:07:07   1036s] 
[09/22 09:08:39   1037s] <CMD> clock_opt_design
[09/22 09:08:39   1037s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:17:17.8/14:55:16.2 (0.0), mem = 4156.2M
[09/22 09:08:39   1037s] **INFO: User's settings:
[09/22 09:08:39   1037s] setOptMode -opt_view_pruning_hold_views_active_list            { best_case }
[09/22 09:08:39   1037s] setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
[09/22 09:08:39   1037s] setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
[09/22 09:08:39   1037s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
[09/22 09:08:39   1037s] setOptMode -opt_drv_margin                                     0
[09/22 09:08:39   1037s] setOptMode -opt_drv_fix_max_cap                                true
[09/22 09:08:39   1037s] setOptMode -opt_drv                                            true
[09/22 09:08:39   1037s] setOptMode -opt_fix_fanout_load                                false
[09/22 09:08:39   1037s] setOptMode -opt_drv_fix_max_tran                               true
[09/22 09:08:39   1037s] setOptMode -opt_resize_flip_flops                              true
[09/22 09:08:39   1037s] setOptMode -opt_setup_target_slack                             0
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] Hard fence disabled
[09/22 09:08:39   1037s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4156.2M, EPOCH TIME: 1758546519.808281
[09/22 09:08:39   1037s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4156.2M, EPOCH TIME: 1758546519.808353
[09/22 09:08:39   1037s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4156.2M, EPOCH TIME: 1758546519.808410
[09/22 09:08:39   1037s] Processing tracks to init pin-track alignment.
[09/22 09:08:39   1037s] z: 2, totalTracks: 1
[09/22 09:08:39   1037s] z: 4, totalTracks: 1
[09/22 09:08:39   1037s] z: 6, totalTracks: 1
[09/22 09:08:39   1037s] z: 8, totalTracks: 1
[09/22 09:08:39   1037s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:39   1037s] Cell mytop LLGs are deleted
[09/22 09:08:39   1037s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:39   1037s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:39   1037s] # Building mytop llgBox search-tree.
[09/22 09:08:39   1037s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4156.2M, EPOCH TIME: 1758546519.819281
[09/22 09:08:39   1037s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:39   1037s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:39   1037s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4156.2M, EPOCH TIME: 1758546519.820360
[09/22 09:08:39   1037s] Max number of tech site patterns supported in site array is 256.
[09/22 09:08:39   1037s] Core basic site is CoreSite
[09/22 09:08:39   1037s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:08:39   1037s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:08:39   1037s] Fast DP-INIT is on for default
[09/22 09:08:39   1037s] Keep-away cache is enable on metals: 1-11
[09/22 09:08:39   1037s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:08:39   1037s] Atter site array init, number of instance map data is 0.
[09/22 09:08:39   1037s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.016, REAL:0.016, MEM:4156.2M, EPOCH TIME: 1758546519.836630
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:39   1037s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:39   1037s] OPERPROF:         Starting CMU at level 5, MEM:4156.2M, EPOCH TIME: 1758546519.837622
[09/22 09:08:39   1037s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4156.2M, EPOCH TIME: 1758546519.838279
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:39   1037s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.020, REAL:0.020, MEM:4156.2M, EPOCH TIME: 1758546519.839135
[09/22 09:08:39   1037s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4156.2M, EPOCH TIME: 1758546519.839170
[09/22 09:08:39   1037s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4156.2M, EPOCH TIME: 1758546519.839249
[09/22 09:08:39   1037s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4156.2MB).
[09/22 09:08:39   1037s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:4156.2M, EPOCH TIME: 1758546519.840347
[09/22 09:08:39   1037s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.032, REAL:0.032, MEM:4156.2M, EPOCH TIME: 1758546519.840373
[09/22 09:08:39   1037s] TDRefine: refinePlace mode is spiral
[09/22 09:08:39   1037s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:08:39   1037s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.4
[09/22 09:08:39   1037s] OPERPROF:   Starting Refine-Place at level 2, MEM:4156.2M, EPOCH TIME: 1758546519.841476
[09/22 09:08:39   1037s] *** Starting refinePlace (0:17:18 mem=4156.2M) ***
[09/22 09:08:39   1037s] Total net bbox length = 3.700e+05 (1.546e+05 2.154e+05) (ext = 1.128e+04)
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:39   1037s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:39   1037s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4156.2M, EPOCH TIME: 1758546519.853600
[09/22 09:08:39   1037s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4156.2M, EPOCH TIME: 1758546519.853957
[09/22 09:08:39   1037s] Set min layer with default ( 2 )
[09/22 09:08:39   1037s] Set max layer with default ( 127 )
[09/22 09:08:39   1037s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:39   1037s] Min route layer (adjusted) = 2
[09/22 09:08:39   1037s] Max route layer (adjusted) = 11
[09/22 09:08:39   1037s] Set min layer with default ( 2 )
[09/22 09:08:39   1037s] Set max layer with default ( 127 )
[09/22 09:08:39   1037s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:39   1037s] Min route layer (adjusted) = 2
[09/22 09:08:39   1037s] Max route layer (adjusted) = 11
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] Starting Small incrNP...
[09/22 09:08:39   1037s] User Input Parameters:
[09/22 09:08:39   1037s] - Congestion Driven    : Off
[09/22 09:08:39   1037s] - Timing Driven        : Off
[09/22 09:08:39   1037s] - Area-Violation Based : Off
[09/22 09:08:39   1037s] - Start Rollback Level : -5
[09/22 09:08:39   1037s] - Legalized            : On
[09/22 09:08:39   1037s] - Window Based         : Off
[09/22 09:08:39   1037s] - eDen incr mode       : Off
[09/22 09:08:39   1037s] - Small incr mode      : On
[09/22 09:08:39   1037s] 
[09/22 09:08:39   1037s] default core: bins with density > 0.750 = 69.33 % ( 156 / 225 )
[09/22 09:08:39   1037s] Density distribution unevenness ratio = 8.934%
[09/22 09:08:39   1037s] Density distribution unevenness ratio (U70) = 8.934%
[09/22 09:08:39   1037s] Density distribution unevenness ratio (U80) = 5.615%
[09/22 09:08:39   1037s] Density distribution unevenness ratio (U90) = 0.316%
[09/22 09:08:39   1037s] cost 0.961628, thresh 1.000000
[09/22 09:08:39   1037s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4156.2M)
[09/22 09:08:39   1037s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:08:39   1037s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4156.2M, EPOCH TIME: 1758546519.861768
[09/22 09:08:39   1037s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4156.2M, EPOCH TIME: 1758546519.862103
[09/22 09:08:39   1037s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4156.2M, EPOCH TIME: 1758546519.862141
[09/22 09:08:39   1037s] Starting refinePlace ...
[09/22 09:08:39   1037s] Set min layer with default ( 2 )
[09/22 09:08:39   1037s] Set max layer with default ( 127 )
[09/22 09:08:39   1037s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:39   1037s] Min route layer (adjusted) = 2
[09/22 09:08:39   1037s] Max route layer (adjusted) = 11
[09/22 09:08:39   1037s] Set min layer with default ( 2 )
[09/22 09:08:39   1037s] Set max layer with default ( 127 )
[09/22 09:08:39   1037s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:39   1037s] Min route layer (adjusted) = 2
[09/22 09:08:39   1037s] Max route layer (adjusted) = 11
[09/22 09:08:39   1037s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:08:39   1037s] DDP markSite nrRow 147 nrJob 147
[09/22 09:08:39   1037s] ** Cut row section cpu time 0:00:00.0.
[09/22 09:08:39   1037s]  ** Cut row section real time 0:00:00.0.
[09/22 09:08:39   1037s]    Spread Effort: high, standalone mode, useDDP on.
[09/22 09:08:39   1037s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4156.2MB) @(0:17:18 - 0:17:18).
[09/22 09:08:39   1037s] Move report: preRPlace moves 1377 insts, mean move: 0.41 um, max move: 2.91 um 
[09/22 09:08:39   1037s] 	Max move on inst (instanceL1/FE_OFC2825_level_6_sums_11__2__1): (218.00, 103.93) --> (219.20, 102.22)
[09/22 09:08:39   1037s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[09/22 09:08:39   1037s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4156.2M, EPOCH TIME: 1758546519.981501
[09/22 09:08:39   1038s] Tweakage: fix icg 1, fix clk 0.
[09/22 09:08:39   1038s] Tweakage: density cost 0, scale 0.4.
[09/22 09:08:39   1038s] Tweakage: activity cost 0, scale 1.0.
[09/22 09:08:39   1038s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4156.2M, EPOCH TIME: 1758546519.998166
[09/22 09:08:40   1038s] Cut to 1 partitions.
[09/22 09:08:40   1038s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4156.2M, EPOCH TIME: 1758546520.005199
[09/22 09:08:40   1038s] Tweakage perm 965 insts, flip 0 insts.
[09/22 09:08:40   1038s] Tweakage perm 75 insts, flip 0 insts.
[09/22 09:08:40   1038s] Tweakage perm 171 insts, flip 0 insts.
[09/22 09:08:40   1038s] Tweakage perm 28 insts, flip 0 insts.
[09/22 09:08:40   1038s] Tweakage perm 584 insts, flip 0 insts.
[09/22 09:08:40   1038s] Tweakage perm 61 insts, flip 0 insts.
[09/22 09:08:40   1038s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.474, REAL:0.476, MEM:4156.2M, EPOCH TIME: 1758546520.480776
[09/22 09:08:40   1038s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.483, REAL:0.485, MEM:4156.2M, EPOCH TIME: 1758546520.482879
[09/22 09:08:40   1038s] Cleanup congestion map
[09/22 09:08:40   1038s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.505, REAL:0.507, MEM:4156.2M, EPOCH TIME: 1758546520.488204
[09/22 09:08:40   1038s] Move report: Congestion aware Tweak moves 1730 insts, mean move: 1.94 um, max move: 9.00 um 
[09/22 09:08:40   1038s] 	Max move on inst (instanceL1/FE_OFC3200_WALLACE_CSA_DUMMY_OP140_groupi_n_24): (226.60, 221.92) --> (217.60, 221.92)
[09/22 09:08:40   1038s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=4156.2mb) @(0:17:18 - 0:17:19).
[09/22 09:08:40   1038s] Cleanup congestion map
[09/22 09:08:40   1038s] 
[09/22 09:08:40   1038s]  === Spiral for Logical I: (movable: 14242) ===
[09/22 09:08:40   1038s] 
[09/22 09:08:40   1038s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:08:40   1038s] 
[09/22 09:08:40   1038s]  Info: 0 filler has been deleted!
[09/22 09:08:40   1038s] Move report: legalization moves 386 insts, mean move: 2.14 um, max move: 14.28 um spiral
[09/22 09:08:40   1038s] 	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (186.80, 209.95) --> (187.40, 223.63)
[09/22 09:08:40   1038s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:08:40   1038s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:08:40   1038s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4140.2MB) @(0:17:19 - 0:17:19).
[09/22 09:08:40   1038s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:08:40   1038s] Move report: Detail placement moves 2899 insts, mean move: 1.52 um, max move: 14.28 um 
[09/22 09:08:40   1038s] 	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (186.80, 209.95) --> (187.40, 223.63)
[09/22 09:08:40   1038s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4140.2MB
[09/22 09:08:40   1038s] Statistics of distance of Instance movement in refine placement:
[09/22 09:08:40   1038s]   maximum (X+Y) =        14.28 um
[09/22 09:08:40   1038s]   inst (instanceL1/FE_OFC2546_level_8_sums_10__1) with max move: (186.8, 209.95) -> (187.4, 223.63)
[09/22 09:08:40   1038s]   mean    (X+Y) =         1.52 um
[09/22 09:08:40   1038s] Summary Report:
[09/22 09:08:40   1038s] Instances move: 2899 (out of 14242 movable)
[09/22 09:08:40   1038s] Instances flipped: 0
[09/22 09:08:40   1038s] Mean displacement: 1.52 um
[09/22 09:08:40   1038s] Max displacement: 14.28 um (Instance: instanceL1/FE_OFC2546_level_8_sums_10__1) (186.8, 209.95) -> (187.4, 223.63)
[09/22 09:08:40   1038s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:08:40   1038s] 	Violation at original loc: Overlapping with other instance
[09/22 09:08:40   1038s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:08:40   1038s] Total instances moved : 2899
[09/22 09:08:40   1038s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.833, REAL:0.834, MEM:4140.2M, EPOCH TIME: 1758546520.696197
[09/22 09:08:40   1038s] Total net bbox length = 3.702e+05 (1.545e+05 2.158e+05) (ext = 1.127e+04)
[09/22 09:08:40   1038s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4140.2MB
[09/22 09:08:40   1038s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=4140.2MB) @(0:17:18 - 0:17:19).
[09/22 09:08:40   1038s] *** Finished refinePlace (0:17:19 mem=4140.2M) ***
[09/22 09:08:40   1038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.4
[09/22 09:08:40   1038s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.859, REAL:0.860, MEM:4140.2M, EPOCH TIME: 1758546520.701596
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 14.28 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC2546_level_8_sums_10__1 cell BUFX2 loc (186.80, 209.95) -> (187.40, 223.63)
RPlace-Summary:     Average move dist: 1.52
RPlace-Summary:     Number of inst moved: 2899
RPlace-Summary:     Number of movable inst: 14242
[09/22 09:08:40   1038s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:08:40   1038s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4140.2M, EPOCH TIME: 1758546520.702389
[09/22 09:08:40   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:08:40   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:40   1038s] Cell mytop LLGs are deleted
[09/22 09:08:40   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:40   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:40   1038s] # Resetting pin-track-align track data.
[09/22 09:08:40   1038s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.034, REAL:0.034, MEM:4140.2M, EPOCH TIME: 1758546520.736193
[09/22 09:08:40   1038s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.927, REAL:0.928, MEM:4140.2M, EPOCH TIME: 1758546520.736261
[09/22 09:08:40   1038s] ccopt_args: 
[09/22 09:08:40   1038s] Runtime...
[09/22 09:08:40   1038s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[09/22 09:08:40   1038s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[09/22 09:08:40   1038s] Set place::cacheFPlanSiteMark to 1
[09/22 09:08:40   1038s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[09/22 09:08:40   1038s] Using CCOpt effort standard.
[09/22 09:08:40   1038s] Updating ideal nets and annotations...
[09/22 09:08:40   1038s] Reset timing graph...
[09/22 09:08:40   1038s] Ignoring AAE DB Resetting ...
[09/22 09:08:40   1038s] Reset timing graph done.
[09/22 09:08:40   1038s] Ignoring AAE DB Resetting ...
[09/22 09:08:41   1039s] Reset timing graph...
[09/22 09:08:41   1039s] Ignoring AAE DB Resetting ...
[09/22 09:08:41   1039s] Reset timing graph done.
[09/22 09:08:41   1039s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[09/22 09:08:41   1039s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:08:41   1039s] CCOpt::Phase::Initialization...
[09/22 09:08:41   1039s] Check Prerequisites...
[09/22 09:08:41   1039s] Leaving CCOpt scope - CheckPlace...
[09/22 09:08:41   1039s] OPERPROF: Starting checkPlace at level 1, MEM:4140.2M, EPOCH TIME: 1758546521.307340
[09/22 09:08:41   1039s] Processing tracks to init pin-track alignment.
[09/22 09:08:41   1039s] z: 2, totalTracks: 1
[09/22 09:08:41   1039s] z: 4, totalTracks: 1
[09/22 09:08:41   1039s] z: 6, totalTracks: 1
[09/22 09:08:41   1039s] z: 8, totalTracks: 1
[09/22 09:08:41   1039s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:41   1039s] Cell mytop LLGs are deleted
[09/22 09:08:41   1039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] # Building mytop llgBox search-tree.
[09/22 09:08:41   1039s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4140.2M, EPOCH TIME: 1758546521.311898
[09/22 09:08:41   1039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4140.2M, EPOCH TIME: 1758546521.312883
[09/22 09:08:41   1039s] Max number of tech site patterns supported in site array is 256.
[09/22 09:08:41   1039s] Core basic site is CoreSite
[09/22 09:08:41   1039s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:08:41   1039s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:08:41   1039s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:08:41   1039s] SiteArray: use 942,080 bytes
[09/22 09:08:41   1039s] SiteArray: current memory after site array memory allocation 4140.2M
[09/22 09:08:41   1039s] SiteArray: FP blocked sites are writable
[09/22 09:08:41   1039s] Keep-away cache is enable on metals: 1-11
[09/22 09:08:41   1039s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:08:41   1039s] Atter site array init, number of instance map data is 0.
[09/22 09:08:41   1039s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:4140.2M, EPOCH TIME: 1758546521.316662
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:41   1039s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:41   1039s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:4140.2M, EPOCH TIME: 1758546521.317356
[09/22 09:08:41   1039s] Begin checking placement ... (start mem=4140.2M, init mem=4140.2M)
[09/22 09:08:41   1039s] Begin checking exclusive groups violation ...
[09/22 09:08:41   1039s] There are 0 groups to check, max #box is 0, total #box is 0
[09/22 09:08:41   1039s] Finished checking exclusive groups violations. Found 0 Vio.
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Running CheckPlace using 1 thread in normal mode...
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] ...checkPlace normal is done!
[09/22 09:08:41   1039s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4140.2M, EPOCH TIME: 1758546521.385388
[09/22 09:08:41   1039s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4140.2M, EPOCH TIME: 1758546521.388280
[09/22 09:08:41   1039s] *info: Placed = 14242         
[09/22 09:08:41   1039s] *info: Unplaced = 0           
[09/22 09:08:41   1039s] Placement Density:76.23%(48558/63697)
[09/22 09:08:41   1039s] Placement Density (including fixed std cells):76.23%(48558/63697)
[09/22 09:08:41   1039s] Cell mytop LLGs are deleted
[09/22 09:08:41   1039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:08:41   1039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] # Resetting pin-track-align track data.
[09/22 09:08:41   1039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4140.2M)
[09/22 09:08:41   1039s] OPERPROF: Finished checkPlace at level 1, CPU:0.085, REAL:0.085, MEM:4140.2M, EPOCH TIME: 1758546521.392366
[09/22 09:08:41   1039s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:08:41   1039s] Innovus will update I/O latencies
[09/22 09:08:41   1039s] Reset timing graph...
[09/22 09:08:41   1039s] Ignoring AAE DB Resetting ...
[09/22 09:08:41   1039s] Reset timing graph done.
[09/22 09:08:41   1039s] Ignoring AAE DB Resetting ...
[09/22 09:08:41   1039s] No differences between SDC and CTS ideal net status found.
[09/22 09:08:41   1039s] No differences between SDC and CTS transition time annotations found.
[09/22 09:08:41   1039s] No differences between SDC and CTS delay annotations found.
[09/22 09:08:41   1039s] Reset timing graph...
[09/22 09:08:41   1039s] Ignoring AAE DB Resetting ...
[09/22 09:08:41   1039s] Reset timing graph done.
[09/22 09:08:41   1039s] Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Ideal Nets:
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] ----------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] Net    Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[09/22 09:08:41   1039s] ----------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] clk    partial                                 no                                       no
[09/22 09:08:41   1039s] clk    partial                                 no                                       no
[09/22 09:08:41   1039s] ----------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Pins with transition annotations:
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] -------------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] Pin                                 Edge    Delay corner              Annotation    Status (in listed delay corner)
[09/22 09:08:41   1039s] -------------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][8]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][8]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][0]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][0]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][1]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][1]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][2]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][2]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][3]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][3]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][4]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][4]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][5]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][5]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][6]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][6]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][7]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][7]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[7]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[7]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[10]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[10]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[13]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[13]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[17]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[17]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[36]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[36]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[38]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[38]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[59]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[59]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[65]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[65]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[66]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[66]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[70]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[70]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[71]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[71]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[74]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[74]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[84]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[84]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[114]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[114]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[118]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[118]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[127]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[127]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[147]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[147]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[173]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[173]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[181]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[181]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[194]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[194]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[232]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[232]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[0]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[0]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[1]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[1]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[2]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[2]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[3]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[3]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[4]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[4]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[5]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[5]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[6]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[6]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[8]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[8]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[9]/CK              fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[9]/CK              rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[11]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[11]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[12]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[12]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[14]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[14]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[15]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[15]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[16]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[16]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[18]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[18]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[19]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[19]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[21]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[21]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[22]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[22]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[23]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[23]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[24]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[24]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[25]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[25]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[26]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[26]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[27]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[27]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[28]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[28]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[29]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[29]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[30]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[30]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[31]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[31]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[32]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[32]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[33]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[33]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[34]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[34]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[37]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[37]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[39]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[39]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[40]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[40]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[41]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[41]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[42]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[42]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[43]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[43]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[44]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[44]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[45]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[45]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[46]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[46]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[47]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[47]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[48]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[48]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[49]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[49]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[50]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[50]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[51]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[51]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[52]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[52]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[54]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[54]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[55]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[55]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[56]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[56]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[57]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[57]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[58]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[58]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[60]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[60]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[61]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[61]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[62]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[62]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[63]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[63]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[64]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[64]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[67]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[67]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[68]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[68]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[69]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[69]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[72]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[72]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[73]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[73]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[75]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[75]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[76]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[76]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[77]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[77]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[78]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[78]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[79]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[79]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[80]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[80]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[81]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[81]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[82]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[82]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[83]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[83]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[85]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[85]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[86]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[86]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[87]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[87]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[88]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[88]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[90]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[90]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[91]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[91]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[92]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[92]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[93]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[93]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[94]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[94]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[95]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[95]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[96]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[96]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[97]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[97]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[98]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[98]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[99]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[99]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[100]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[100]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[101]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[101]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[102]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[102]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[103]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[103]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[104]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[104]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[105]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[105]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[106]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[106]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[107]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[107]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[108]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[108]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[109]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[109]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[110]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[110]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[111]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[111]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[112]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[112]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[113]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[113]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[115]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[115]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[116]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[116]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[117]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[117]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[119]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[119]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[120]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[120]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[121]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[121]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[122]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[122]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[123]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[123]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[124]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[124]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[125]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[125]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[126]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[126]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[128]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[128]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[129]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[129]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[130]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[130]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[131]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[131]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[132]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[132]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[133]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[133]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[134]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[134]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[135]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[135]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[136]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[136]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[137]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[137]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[138]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[138]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[139]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[139]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[140]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[140]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[141]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[141]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[142]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[142]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[143]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[143]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[144]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[144]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[145]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[145]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[146]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[146]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[148]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[148]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[149]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[149]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[150]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[150]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[151]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[151]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[152]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[152]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[153]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[153]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[154]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[154]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[155]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[155]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[156]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[156]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[157]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[157]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[158]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[158]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[159]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[159]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[160]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[160]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[161]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[161]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[162]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[162]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[163]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[163]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[164]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[164]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[165]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[165]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[166]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[166]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[167]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[167]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[168]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[168]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[169]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[169]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[171]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[171]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[172]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[172]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[174]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[174]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[175]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[175]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[176]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[176]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[177]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[177]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[178]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[178]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[179]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[179]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[180]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[180]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[182]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[182]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[183]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[183]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[184]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[184]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[185]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[185]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[186]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[186]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[187]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[187]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[188]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[188]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[189]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[189]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[190]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[190]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[191]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[191]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[192]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[192]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[193]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[193]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[195]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[195]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[196]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[196]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[197]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[197]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[198]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[198]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[199]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[199]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[200]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[200]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[201]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[201]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[202]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[202]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[203]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[203]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[204]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[204]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[205]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[205]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[206]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[206]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[207]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[207]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[208]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[208]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[209]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[209]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[210]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[210]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[211]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[211]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[212]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[212]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[213]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[213]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[214]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[214]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[215]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[215]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[216]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[216]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[217]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[217]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[218]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[218]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[219]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[219]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[220]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[220]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[221]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[221]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[222]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[222]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[223]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[223]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[224]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[224]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[225]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[225]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[226]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[226]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[227]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[227]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[228]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[228]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[229]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[229]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[230]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[230]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[231]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[231]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[233]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[233]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[234]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[234]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[235]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[235]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[236]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[236]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[237]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[237]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[238]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[238]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[239]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[239]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[240]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[240]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[241]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[241]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[242]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[242]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[243]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[243]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[244]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[244]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[245]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[245]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[246]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[246]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[247]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[247]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[248]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[248]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[249]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[249]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[250]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[250]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[251]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[251]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[252]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[252]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[253]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[253]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[254]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[254]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[255]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[255]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[53]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[53]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[20]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[20]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[89]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[89]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[35]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[35]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[170]/CK            fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[170]/CK            rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[0]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[0]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[1]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[1]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[2]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[2]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[3]/CK             fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[3]/CK             rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[0]/CK                   fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[0]/CK                   rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] done_reg/CK                         fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] done_reg/CK                         rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[1]/CK                   fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[1]/CK                   rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][15]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][15]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][15]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][15]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][0]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][0]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][12]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][12]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][11]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][11]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][8]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][8]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][15]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][15]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][1]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][1]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][14]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][14]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][9]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][9]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][3]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][3]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][2]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][2]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][13]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][13]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][4]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][4]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][7]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][7]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][5]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][5]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][6]/CK     fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][6]/CK     rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][10]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][10]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][15]/CK    fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][15]/CK    rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] clk                                 fall    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] clk                                 rise    min_delay_corner:hold       0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[2][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[4][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[5][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[19][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[10][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[0][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[1][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[3][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[6][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[7][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[8][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[9][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[11][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[12][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[13][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[14][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[15][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[16][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][8]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[17][8]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][0]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][0]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][1]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][1]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][2]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][2]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][3]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][3]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][4]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][4]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][5]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][5]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][6]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][6]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][7]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/out_reg_reg[18][7]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[7]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[7]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[10]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[10]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[13]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[13]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[17]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[17]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[36]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[36]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[38]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[38]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[59]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[59]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[65]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[65]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[66]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[66]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[70]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[70]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[71]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[71]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[74]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[74]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[84]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[84]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[114]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[114]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[118]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[118]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[127]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[127]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[147]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[147]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[173]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[173]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[181]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[181]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[194]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[194]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[232]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[232]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[0]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[0]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[1]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[1]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[2]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[2]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[3]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[3]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[4]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[4]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[5]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[5]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[6]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[6]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[8]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[8]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[9]/CK              fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[9]/CK              rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[11]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[11]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[12]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[12]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[14]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[14]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[15]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[15]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[16]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[16]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[18]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[18]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[19]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[19]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[21]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[21]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[22]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[22]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[23]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[23]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[24]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[24]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[25]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[25]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[26]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[26]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[27]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[27]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[28]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[28]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[29]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[29]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[30]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[30]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[31]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[31]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[32]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[32]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[33]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[33]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[34]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[34]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[37]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[37]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[39]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[39]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[40]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[40]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[41]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[41]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[42]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[42]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[43]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[43]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[44]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[44]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[45]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[45]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[46]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[46]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[47]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[47]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[48]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[48]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[49]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[49]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[50]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[50]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[51]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[51]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[52]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[52]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[54]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[54]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[55]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[55]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[56]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[56]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[57]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[57]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[58]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[58]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[60]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[60]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[61]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[61]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[62]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[62]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[63]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[63]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[64]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[64]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[67]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[67]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[68]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[68]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[69]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[69]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[72]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[72]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[73]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[73]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[75]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[75]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[76]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[76]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[77]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[77]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[78]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[78]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[79]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[79]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[80]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[80]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[81]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[81]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[82]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[82]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[83]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[83]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[85]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[85]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[86]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[86]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[87]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[87]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[88]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[88]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[90]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[90]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[91]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[91]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[92]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[92]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[93]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[93]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[94]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[94]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[95]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[95]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[96]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[96]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[97]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[97]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[98]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[98]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[99]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[99]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[100]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[100]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[101]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[101]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[102]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[102]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[103]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[103]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[104]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[104]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[105]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[105]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[106]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[106]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[107]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[107]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[108]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[108]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[109]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[109]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[110]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[110]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[111]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[111]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[112]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[112]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[113]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[113]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[115]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[115]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[116]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[116]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[117]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[117]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[119]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[119]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[120]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[120]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[121]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[121]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[122]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[122]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[123]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[123]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[124]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[124]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[125]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[125]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[126]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[126]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[128]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[128]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[129]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[129]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[130]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[130]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[131]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[131]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[132]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[132]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[133]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[133]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[134]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[134]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[135]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[135]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[136]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[136]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[137]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[137]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[138]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[138]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[139]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[139]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[140]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[140]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[141]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[141]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[142]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[142]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[143]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[143]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[144]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[144]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[145]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[145]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[146]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[146]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[148]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[148]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[149]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[149]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[150]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[150]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[151]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[151]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[152]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[152]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[153]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[153]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[154]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[154]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[155]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[155]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[156]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[156]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[157]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[157]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[158]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[158]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[159]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[159]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[160]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[160]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[161]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[161]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[162]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[162]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[163]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[163]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[164]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[164]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[165]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[165]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[166]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[166]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[167]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[167]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[168]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[168]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[169]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[169]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[171]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[171]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[172]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[172]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[174]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[174]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[175]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[175]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[176]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[176]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[177]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[177]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[178]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[178]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[179]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[179]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[180]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[180]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[182]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[182]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[183]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[183]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[184]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[184]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[185]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[185]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[186]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[186]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[187]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[187]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[188]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[188]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[189]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[189]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[190]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[190]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[191]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[191]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[192]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[192]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[193]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[193]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[195]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[195]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[196]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[196]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[197]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[197]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[198]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[198]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[199]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[199]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[200]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[200]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[201]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[201]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[202]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[202]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[203]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[203]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[204]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[204]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[205]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[205]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[206]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[206]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[207]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[207]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[208]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[208]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[209]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[209]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[210]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[210]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[211]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[211]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[212]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[212]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[213]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[213]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[214]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[214]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[215]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[215]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[216]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[216]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[217]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[217]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[218]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[218]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[219]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[219]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[220]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[220]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[221]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[221]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[222]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[222]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[223]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[223]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[224]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[224]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[225]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[225]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[226]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[226]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[227]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[227]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[228]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[228]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[229]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[229]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[230]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[230]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[231]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[231]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[233]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[233]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[234]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[234]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[235]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[235]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[236]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[236]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[237]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[237]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[238]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[238]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[239]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[239]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[240]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[240]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[241]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[241]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[242]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[242]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[243]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[243]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[244]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[244]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[245]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[245]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[246]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[246]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[247]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[247]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[248]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[248]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[249]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[249]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[250]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[250]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[251]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[251]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[252]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[252]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[253]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[253]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[254]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[254]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[255]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[255]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[53]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[53]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[20]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[20]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[89]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[89]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[35]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[35]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[170]/CK            fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL1/B_reg[170]/CK            rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[0]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[0]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[1]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[1]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[2]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[2]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[3]/CK             fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] uut_max_index_reg[3]/CK             rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[0]/CK                   fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[0]/CK                   rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] done_reg/CK                         fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] done_reg/CK                         rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[1]/CK                   fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] counter_reg[1]/CK                   rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][15]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][15]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][15]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][15]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][0]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][0]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][12]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][12]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][11]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][11]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][8]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][8]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][15]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][15]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][1]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][1]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[4][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][14]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][14]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[0][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][9]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][9]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][3]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[5][3]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][2]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][2]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][13]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[7][13]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][4]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][4]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[8][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][7]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][7]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][5]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[3][5]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[9][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[2][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][6]/CK     fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][6]/CK     rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][10]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[6][10]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][15]/CK    fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] instanceL2_out_reg_reg[1][15]/CK    rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] clk                                 fall    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] clk                                 rise    max_delay_corner:setup      0.000       fully annotated
[09/22 09:08:41   1039s] -------------------------------------------------------------------------------------------------------------------
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:08:41   1039s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:08:41   1039s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:08:41   1039s] Executing ccopt post-processing.
[09/22 09:08:41   1039s] Synthesizing clock trees with CCOpt...
[09/22 09:08:41   1039s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:19.8/14:55:18.3 (0.0), mem = 4140.2M
[09/22 09:08:41   1039s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/22 09:08:41   1039s] CCOpt::Phase::PreparingToBalance...
[09/22 09:08:41   1039s] Leaving CCOpt scope - Initializing power interface...
[09/22 09:08:41   1039s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Positive (advancing) pin insertion delays
[09/22 09:08:41   1039s] =========================================
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Found 0 advancing pin insertion delay (0.000% of 581 clock tree sinks)
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Negative (delaying) pin insertion delays
[09/22 09:08:41   1039s] ========================================
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] Found 0 delaying pin insertion delay (0.000% of 581 clock tree sinks)
[09/22 09:08:41   1039s] Notify start of optimization...
[09/22 09:08:41   1039s] Notify start of optimization done.
[09/22 09:08:41   1039s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[09/22 09:08:41   1039s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4140.2M, EPOCH TIME: 1758546521.834969
[09/22 09:08:41   1039s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:41   1039s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4140.2M, EPOCH TIME: 1758546521.835037
[09/22 09:08:41   1039s] [oiLAM] Zs 11, 12
[09/22 09:08:41   1039s] ### Creating LA Mngr. totSessionCpu=0:17:20 mem=4140.2M
[09/22 09:08:41   1039s] ### Creating LA Mngr, finished. totSessionCpu=0:17:20 mem=4140.2M
[09/22 09:08:41   1039s] Running pre-eGR process
[09/22 09:08:41   1039s] (I)      Started Early Global Route ( Curr Mem: 3.73 MB )
[09/22 09:08:41   1039s] (I)      Initializing eGR engine (regular)
[09/22 09:08:41   1039s] Set min layer with default ( 2 )
[09/22 09:08:41   1039s] Set max layer with default ( 127 )
[09/22 09:08:41   1039s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:41   1039s] Min route layer (adjusted) = 2
[09/22 09:08:41   1039s] Max route layer (adjusted) = 11
[09/22 09:08:41   1039s] (I)      clean place blk overflow:
[09/22 09:08:41   1039s] (I)      H : enabled 1.00 0
[09/22 09:08:41   1039s] (I)      V : enabled 1.00 0
[09/22 09:08:41   1039s] (I)      Initializing eGR engine (regular)
[09/22 09:08:41   1039s] Set min layer with default ( 2 )
[09/22 09:08:41   1039s] Set max layer with default ( 127 )
[09/22 09:08:41   1039s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:41   1039s] Min route layer (adjusted) = 2
[09/22 09:08:41   1039s] Max route layer (adjusted) = 11
[09/22 09:08:41   1039s] (I)      clean place blk overflow:
[09/22 09:08:41   1039s] (I)      H : enabled 1.00 0
[09/22 09:08:41   1039s] (I)      V : enabled 1.00 0
[09/22 09:08:41   1039s] (I)      Started Early Global Route kernel ( Curr Mem: 3.73 MB )
[09/22 09:08:41   1039s] (I)      Running eGR Regular flow
[09/22 09:08:41   1039s] (I)      # wire layers (front) : 12
[09/22 09:08:41   1039s] (I)      # wire layers (back)  : 0
[09/22 09:08:41   1039s] (I)      min wire layer : 1
[09/22 09:08:41   1039s] (I)      max wire layer : 11
[09/22 09:08:41   1039s] (I)      # cut layers (front) : 11
[09/22 09:08:41   1039s] (I)      # cut layers (back)  : 0
[09/22 09:08:41   1039s] (I)      min cut layer : 1
[09/22 09:08:41   1039s] (I)      max cut layer : 10
[09/22 09:08:41   1039s] (I)      ================================ Layers ================================
[09/22 09:08:41   1039s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:41   1039s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:08:41   1039s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:41   1039s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:08:41   1039s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:41   1039s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:41   1039s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:41   1039s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:41   1039s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:41   1039s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:41   1039s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:41   1039s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:41   1039s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:08:41   1039s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:08:41   1039s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:08:41   1039s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:41   1039s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:08:41   1039s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:08:41   1039s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:08:41   1039s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:08:41   1039s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:41   1039s] (I)      Started Import and model ( Curr Mem: 3.73 MB )
[09/22 09:08:41   1039s] (I)      == Non-default Options ==
[09/22 09:08:41   1039s] (I)      Maximum routing layer                              : 11
[09/22 09:08:41   1039s] (I)      Top routing layer                                  : 11
[09/22 09:08:41   1039s] (I)      Number of threads                                  : 1
[09/22 09:08:41   1039s] (I)      Route tie net to shape                             : auto
[09/22 09:08:41   1039s] (I)      Method to set GCell size                           : row
[09/22 09:08:41   1039s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:08:41   1039s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:08:41   1039s] (I)      ============== Pin Summary ==============
[09/22 09:08:41   1039s] (I)      +-------+--------+---------+------------+
[09/22 09:08:41   1039s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:08:41   1039s] (I)      +-------+--------+---------+------------+
[09/22 09:08:41   1039s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:08:41   1039s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:08:41   1039s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:08:41   1039s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:08:41   1039s] (I)      +-------+--------+---------+------------+
[09/22 09:08:41   1039s] (I)      Custom ignore net properties:
[09/22 09:08:41   1039s] (I)      1 : NotLegal
[09/22 09:08:41   1039s] (I)      Default ignore net properties:
[09/22 09:08:41   1039s] (I)      1 : Special
[09/22 09:08:41   1039s] (I)      2 : Analog
[09/22 09:08:41   1039s] (I)      3 : Fixed
[09/22 09:08:41   1039s] (I)      4 : Skipped
[09/22 09:08:41   1039s] (I)      5 : MixedSignal
[09/22 09:08:41   1039s] (I)      Prerouted net properties:
[09/22 09:08:41   1039s] (I)      1 : NotLegal
[09/22 09:08:41   1039s] (I)      2 : Special
[09/22 09:08:41   1039s] (I)      3 : Analog
[09/22 09:08:41   1039s] (I)      4 : Fixed
[09/22 09:08:41   1039s] (I)      5 : Skipped
[09/22 09:08:41   1039s] (I)      6 : MixedSignal
[09/22 09:08:41   1039s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:08:41   1039s] (I)      Use row-based GCell size
[09/22 09:08:41   1039s] (I)      Use row-based GCell align
[09/22 09:08:41   1039s] (I)      layer 0 area = 80000
[09/22 09:08:41   1039s] (I)      layer 1 area = 80000
[09/22 09:08:41   1039s] (I)      layer 2 area = 80000
[09/22 09:08:41   1039s] (I)      layer 3 area = 80000
[09/22 09:08:41   1039s] (I)      layer 4 area = 80000
[09/22 09:08:41   1039s] (I)      layer 5 area = 80000
[09/22 09:08:41   1039s] (I)      layer 6 area = 80000
[09/22 09:08:41   1039s] (I)      layer 7 area = 80000
[09/22 09:08:41   1039s] (I)      layer 8 area = 80000
[09/22 09:08:41   1039s] (I)      layer 9 area = 400000
[09/22 09:08:41   1039s] (I)      layer 10 area = 400000
[09/22 09:08:41   1039s] (I)      GCell unit size   : 3420
[09/22 09:08:41   1039s] (I)      GCell multiplier  : 1
[09/22 09:08:41   1039s] (I)      GCell row height  : 3420
[09/22 09:08:41   1039s] (I)      Actual row height : 3420
[09/22 09:08:41   1039s] (I)      GCell align ref   : 6000 6080
[09/22 09:08:41   1039s] [NR-eGR] Track table information for default rule: 
[09/22 09:08:41   1039s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:08:41   1039s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:08:41   1039s] (I)      ================== Default via ===================
[09/22 09:08:41   1039s] (I)      +----+------------------+------------------------+
[09/22 09:08:41   1039s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:08:41   1039s] (I)      +----+------------------+------------------------+
[09/22 09:08:41   1039s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:08:41   1039s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:08:41   1039s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:08:41   1039s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:08:41   1039s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:08:41   1039s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:08:41   1039s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:08:41   1039s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:08:41   1039s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:08:41   1039s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:08:41   1039s] (I)      +----+------------------+------------------------+
[09/22 09:08:41   1039s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:08:41   1039s] [NR-eGR] Read 5566 PG shapes
[09/22 09:08:41   1039s] [NR-eGR] Read 0 clock shapes
[09/22 09:08:41   1039s] [NR-eGR] Read 0 other shapes
[09/22 09:08:41   1039s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:08:41   1039s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:08:41   1039s] [NR-eGR] #Instance Blockages : 0
[09/22 09:08:41   1039s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:08:41   1039s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:08:41   1039s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:08:41   1039s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:08:41   1039s] [NR-eGR] #Other Blockages    : 0
[09/22 09:08:41   1039s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:08:41   1039s] [NR-eGR] #prerouted nets         : 0
[09/22 09:08:41   1039s] [NR-eGR] #prerouted special nets : 0
[09/22 09:08:41   1039s] [NR-eGR] #prerouted wires        : 0
[09/22 09:08:41   1039s] [NR-eGR] Read 21189 nets ( ignored 0 )
[09/22 09:08:41   1039s] (I)        Front-side 21189 ( ignored 0 )
[09/22 09:08:41   1039s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:08:41   1039s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:08:41   1039s] (I)      handle routing halo
[09/22 09:08:41   1039s] (I)      Reading macro buffers
[09/22 09:08:41   1039s] (I)      Number of macro buffers: 0
[09/22 09:08:41   1039s] (I)      early_global_route_priority property id does not exist.
[09/22 09:08:41   1039s] (I)      Read Num Blocks=5566  Num Prerouted Wires=0  Num CS=0
[09/22 09:08:41   1039s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:08:41   1039s] (I)      Number of ignored nets                =      0
[09/22 09:08:41   1039s] (I)      Number of connected nets              =      0
[09/22 09:08:41   1039s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/22 09:08:41   1039s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:08:41   1039s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:08:41   1039s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:08:41   1039s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:08:41   1039s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:08:41   1039s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:08:41   1039s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/22 09:08:41   1039s] (I)      Ndr track 0 does not exist
[09/22 09:08:41   1039s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:08:41   1039s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:08:41   1039s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:08:41   1039s] (I)      Site width          :   400  (dbu)
[09/22 09:08:41   1039s] (I)      Row height          :  3420  (dbu)
[09/22 09:08:41   1039s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:08:41   1039s] (I)      GCell width         :  3420  (dbu)
[09/22 09:08:41   1039s] (I)      GCell height        :  3420  (dbu)
[09/22 09:08:41   1039s] (I)      Grid                :   151   150    11
[09/22 09:08:41   1039s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:08:41   1039s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:08:41   1039s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:08:41   1039s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:08:41   1039s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:08:41   1039s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:08:41   1039s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:08:41   1039s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:08:41   1039s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:08:41   1039s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:08:41   1039s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:08:41   1039s] (I)      --------------------------------------------------------
[09/22 09:08:41   1039s] 
[09/22 09:08:41   1039s] [NR-eGR] ============ Routing rule table ============
[09/22 09:08:41   1039s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21189
[09/22 09:08:41   1039s] [NR-eGR] ========================================
[09/22 09:08:41   1039s] [NR-eGR] 
[09/22 09:08:41   1039s] (I)      ==== NDR : (Default) ====
[09/22 09:08:41   1039s] (I)      +--------------+--------+
[09/22 09:08:41   1039s] (I)      |           ID |      0 |
[09/22 09:08:41   1039s] (I)      |      Default |    yes |
[09/22 09:08:41   1039s] (I)      |  Clk Special |     no |
[09/22 09:08:41   1039s] (I)      | Hard spacing |     no |
[09/22 09:08:41   1039s] (I)      |    NDR track | (none) |
[09/22 09:08:41   1039s] (I)      |      NDR via | (none) |
[09/22 09:08:41   1039s] (I)      |  Extra space |      0 |
[09/22 09:08:41   1039s] (I)      |      Shields |      0 |
[09/22 09:08:41   1039s] (I)      |   Demand (H) |      1 |
[09/22 09:08:41   1039s] (I)      |   Demand (V) |      1 |
[09/22 09:08:41   1039s] (I)      |        #Nets |  21189 |
[09/22 09:08:41   1039s] (I)      +--------------+--------+
[09/22 09:08:41   1039s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:41   1039s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:08:41   1039s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:41   1039s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:08:41   1039s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:41   1039s] (I)      =============== Blocked Tracks ===============
[09/22 09:08:41   1039s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:41   1039s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:08:41   1039s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:41   1039s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:08:41   1039s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:08:41   1039s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:08:41   1039s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:08:41   1039s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:08:41   1039s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:08:41   1039s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:08:41   1039s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:08:41   1039s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:08:41   1039s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:08:41   1039s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:08:41   1039s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:41   1039s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.74 MB )
[09/22 09:08:41   1039s] (I)      Reset routing kernel
[09/22 09:08:41   1039s] (I)      Started Global Routing ( Curr Mem: 3.74 MB )
[09/22 09:08:41   1039s] (I)      totalPins=55742  totalGlobalPin=53783 (96.49%)
[09/22 09:08:41   1039s] (I)      ================== Net Group Info ==================
[09/22 09:08:41   1039s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:41   1039s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:08:41   1039s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:41   1039s] (I)      |  1 |          21189 |    Metal2(2) | Metal11(11) |
[09/22 09:08:41   1039s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:41   1039s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:08:41   1039s] (I)      total 2D Demand : 1952 = (0 H, 1952 V)
[09/22 09:08:41   1039s] (I)      init route region map
[09/22 09:08:41   1039s] (I)      #blocked GCells = 0
[09/22 09:08:41   1039s] (I)      #regions = 1
[09/22 09:08:41   1039s] (I)      init safety region map
[09/22 09:08:41   1039s] (I)      #blocked GCells = 0
[09/22 09:08:41   1040s] (I)      #regions = 1
[09/22 09:08:41   1040s] [NR-eGR] Layer group 1: route 21189 net(s) in layer range [2, 11]
[09/22 09:08:41   1040s] (I)      
[09/22 09:08:41   1040s] (I)      ============  Phase 1a Route ============
[09/22 09:08:42   1040s] (I)      Usage: 236190 = (101206 H, 134984 V) = (11.28% H, 16.12% V) = (1.731e+05um H, 2.308e+05um V)
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] (I)      ============  Phase 1b Route ============
[09/22 09:08:42   1040s] (I)      Usage: 236190 = (101206 H, 134984 V) = (11.28% H, 16.12% V) = (1.731e+05um H, 2.308e+05um V)
[09/22 09:08:42   1040s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.038849e+05um
[09/22 09:08:42   1040s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:08:42   1040s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] (I)      ============  Phase 1c Route ============
[09/22 09:08:42   1040s] (I)      Usage: 236190 = (101206 H, 134984 V) = (11.28% H, 16.12% V) = (1.731e+05um H, 2.308e+05um V)
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] (I)      ============  Phase 1d Route ============
[09/22 09:08:42   1040s] (I)      Usage: 236190 = (101206 H, 134984 V) = (11.28% H, 16.12% V) = (1.731e+05um H, 2.308e+05um V)
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] (I)      ============  Phase 1e Route ============
[09/22 09:08:42   1040s] (I)      Usage: 236190 = (101206 H, 134984 V) = (11.28% H, 16.12% V) = (1.731e+05um H, 2.308e+05um V)
[09/22 09:08:42   1040s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.038849e+05um
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] (I)      ============  Phase 1l Route ============
[09/22 09:08:42   1040s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:08:42   1040s] (I)      Layer  2:     192773     78092        14           0      192366    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  3:     202966     74509         0           0      202500    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  4:     192773     57142         0           0      192366    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  5:     202966     30774         0           0      202500    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  6:     192773     23832         0           0      192366    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  7:     202966       943         0           0      202500    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  8:     192773       668         0           0      192366    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      Total:       1723706    265960        14           0     1737410    ( 0.00%) 
[09/22 09:08:42   1040s] (I)      
[09/22 09:08:42   1040s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:08:42   1040s] [NR-eGR]                        OverCon            
[09/22 09:08:42   1040s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:08:42   1040s] [NR-eGR]        Layer               (1)    OverCon
[09/22 09:08:42   1040s] [NR-eGR] ----------------------------------------------
[09/22 09:08:42   1040s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal2 ( 2)        14( 0.06%)   ( 0.06%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:42   1040s] [NR-eGR] ----------------------------------------------
[09/22 09:08:42   1040s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[09/22 09:08:42   1040s] [NR-eGR] 
[09/22 09:08:42   1040s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] (I)      Updating congestion map
[09/22 09:08:42   1040s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:08:42   1040s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:08:42   1040s] (I)      Running track assignment and export wires
[09/22 09:08:42   1040s] (I)      Delete wires for 21189 nets 
[09/22 09:08:42   1040s] (I)      ============= Track Assignment ============
[09/22 09:08:42   1040s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:08:42   1040s] (I)      Run Multi-thread track assignment
[09/22 09:08:42   1040s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] (I)      Started Export ( Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:08:42   1040s] [NR-eGR] Total eGR-routed clock nets wire length: 2595um, number of vias: 1639
[09/22 09:08:42   1040s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:42   1040s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:08:42   1040s] [NR-eGR] -------------------------------------
[09/22 09:08:42   1040s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:08:42   1040s] [NR-eGR]  Metal2   (2V)        104054   75028 
[09/22 09:08:42   1040s] [NR-eGR]  Metal3   (3H)        122698   11528 
[09/22 09:08:42   1040s] [NR-eGR]  Metal4   (4V)         95229    4817 
[09/22 09:08:42   1040s] [NR-eGR]  Metal5   (5H)         51848    1731 
[09/22 09:08:42   1040s] [NR-eGR]  Metal6   (6V)         40730     103 
[09/22 09:08:42   1040s] [NR-eGR]  Metal7   (7H)          1596      27 
[09/22 09:08:42   1040s] [NR-eGR]  Metal8   (8V)          1141       0 
[09/22 09:08:42   1040s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:08:42   1040s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:08:42   1040s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:08:42   1040s] [NR-eGR] -------------------------------------
[09/22 09:08:42   1040s] [NR-eGR]           Total       417297  148876 
[09/22 09:08:42   1040s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:42   1040s] [NR-eGR] Total half perimeter of net bounding box: 370221um
[09/22 09:08:42   1040s] [NR-eGR] Total length: 417297um, number of vias: 148876
[09/22 09:08:42   1040s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:42   1040s] (I)      == Layer wire length by net rule ==
[09/22 09:08:42   1040s] (I)                        Default 
[09/22 09:08:42   1040s] (I)      --------------------------
[09/22 09:08:42   1040s] (I)       Metal1   (1H)        0um 
[09/22 09:08:42   1040s] (I)       Metal2   (2V)   104054um 
[09/22 09:08:42   1040s] (I)       Metal3   (3H)   122698um 
[09/22 09:08:42   1040s] (I)       Metal4   (4V)    95229um 
[09/22 09:08:42   1040s] (I)       Metal5   (5H)    51848um 
[09/22 09:08:42   1040s] (I)       Metal6   (6V)    40730um 
[09/22 09:08:42   1040s] (I)       Metal7   (7H)     1596um 
[09/22 09:08:42   1040s] (I)       Metal8   (8V)     1141um 
[09/22 09:08:42   1040s] (I)       Metal9   (9H)        0um 
[09/22 09:08:42   1040s] (I)       Metal10  (10V)       0um 
[09/22 09:08:42   1040s] (I)       Metal11  (11H)       0um 
[09/22 09:08:42   1040s] (I)      --------------------------
[09/22 09:08:42   1040s] (I)                Total  417297um 
[09/22 09:08:42   1040s] (I)      == Layer via count by net rule ==
[09/22 09:08:42   1040s] (I)                       Default 
[09/22 09:08:42   1040s] (I)      -------------------------
[09/22 09:08:42   1040s] (I)       Metal1   (1H)     55642 
[09/22 09:08:42   1040s] (I)       Metal2   (2V)     75028 
[09/22 09:08:42   1040s] (I)       Metal3   (3H)     11528 
[09/22 09:08:42   1040s] (I)       Metal4   (4V)      4817 
[09/22 09:08:42   1040s] (I)       Metal5   (5H)      1731 
[09/22 09:08:42   1040s] (I)       Metal6   (6V)       103 
[09/22 09:08:42   1040s] (I)       Metal7   (7H)        27 
[09/22 09:08:42   1040s] (I)       Metal8   (8V)         0 
[09/22 09:08:42   1040s] (I)       Metal9   (9H)         0 
[09/22 09:08:42   1040s] (I)       Metal10  (10V)        0 
[09/22 09:08:42   1040s] (I)       Metal11  (11H)        0 
[09/22 09:08:42   1040s] (I)      -------------------------
[09/22 09:08:42   1040s] (I)                Total   148876 
[09/22 09:08:42   1040s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[09/22 09:08:42   1040s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:08:42   1040s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 3.75 MB )
[09/22 09:08:42   1040s] [NR-eGR] Finished Early Global Route ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 3.74 MB )
[09/22 09:08:42   1040s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:08:42   1040s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:08:42   1040s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:08:42   1040s] (I)       Early Global Route                             100.00%  50405.25 sec  50405.73 sec  0.48 sec  0.48 sec 
[09/22 09:08:42   1040s] (I)       +-Early Global Route kernel                     99.02%  50405.25 sec  50405.73 sec  0.47 sec  0.47 sec 
[09/22 09:08:42   1040s] (I)       | +-Import and model                            17.12%  50405.26 sec  50405.34 sec  0.08 sec  0.08 sec 
[09/22 09:08:42   1040s] (I)       | | +-Create place DB                            7.35%  50405.26 sec  50405.29 sec  0.04 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Import place data                        7.34%  50405.26 sec  50405.29 sec  0.04 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read instances and placement           1.84%  50405.26 sec  50405.27 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read nets                              5.39%  50405.27 sec  50405.29 sec  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)       | | +-Create route DB                            8.58%  50405.29 sec  50405.33 sec  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Import route data (1T)                   8.52%  50405.29 sec  50405.33 sec  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.79%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read routing blockages               0.00%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read bump blockages                  0.00%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read instance blockages              0.49%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read PG blockages                    0.17%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read clock blockages                 0.00%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read other blockages                 0.00%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read halo blockages                  0.01%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50405.30 sec  50405.30 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read blackboxes                        0.00%  50405.31 sec  50405.31 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read prerouted                         0.01%  50405.31 sec  50405.31 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Read nets                              0.83%  50405.31 sec  50405.31 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Set up via pillars                     0.61%  50405.31 sec  50405.32 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Initialize 3D grid graph               0.13%  50405.32 sec  50405.32 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Model blockage capacity                2.77%  50405.32 sec  50405.33 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | | | | +-Initialize 3D capacity               2.64%  50405.32 sec  50405.33 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | +-Read aux data                              0.00%  50405.33 sec  50405.33 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | +-Others data preparation                    0.01%  50405.33 sec  50405.33 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | +-Create route kernel                        0.77%  50405.33 sec  50405.34 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | +-Global Routing                              34.47%  50405.34 sec  50405.50 sec  0.16 sec  0.16 sec 
[09/22 09:08:42   1040s] (I)       | | +-Initialization                             0.99%  50405.34 sec  50405.34 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | +-Net group 1                               32.41%  50405.34 sec  50405.50 sec  0.15 sec  0.15 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Generate topology                        2.50%  50405.34 sec  50405.36 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1a                                 5.82%  50405.36 sec  50405.39 sec  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Pattern routing (1T)                   5.00%  50405.36 sec  50405.39 sec  0.02 sec  0.02 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Add via demand to 2D                   0.75%  50405.39 sec  50405.39 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1b                                 1.63%  50405.39 sec  50405.40 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1c                                 0.00%  50405.40 sec  50405.40 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1d                                 0.00%  50405.40 sec  50405.40 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1e                                 0.03%  50405.40 sec  50405.40 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Route legalization                     0.00%  50405.40 sec  50405.40 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Phase 1l                                20.89%  50405.40 sec  50405.50 sec  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)       | | | | +-Layer assignment (1T)                 20.64%  50405.40 sec  50405.50 sec  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)       | +-Export cong map                              1.20%  50405.50 sec  50405.51 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | +-Export 2D cong map                         0.32%  50405.51 sec  50405.51 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | +-Extract Global 3D Wires                      0.84%  50405.51 sec  50405.51 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | +-Track Assignment (1T)                       21.64%  50405.51 sec  50405.62 sec  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)       | | +-Initialization                             0.41%  50405.51 sec  50405.52 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | | +-Track Assignment Kernel                   20.58%  50405.52 sec  50405.61 sec  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)       | | +-Free Memory                                0.00%  50405.62 sec  50405.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | +-Export                                      22.19%  50405.62 sec  50405.72 sec  0.11 sec  0.11 sec 
[09/22 09:08:42   1040s] (I)       | | +-Export DB wires                           11.49%  50405.62 sec  50405.67 sec  0.05 sec  0.05 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Export all nets                          8.41%  50405.62 sec  50405.66 sec  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)       | | | +-Set wire vias                            2.56%  50405.66 sec  50405.67 sec  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)       | | +-Report wirelength                          6.56%  50405.67 sec  50405.70 sec  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)       | | +-Update net boxes                           4.08%  50405.70 sec  50405.72 sec  0.02 sec  0.02 sec 
[09/22 09:08:42   1040s] (I)       | | +-Update timing                              0.00%  50405.72 sec  50405.72 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)       | +-Postprocess design                           0.26%  50405.72 sec  50405.73 sec  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)      ====================== Summary by functions ======================
[09/22 09:08:42   1040s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:08:42   1040s] (I)      ------------------------------------------------------------------
[09/22 09:08:42   1040s] (I)        0  Early Global Route               100.00%  0.48 sec  0.48 sec 
[09/22 09:08:42   1040s] (I)        1  Early Global Route kernel         99.02%  0.47 sec  0.47 sec 
[09/22 09:08:42   1040s] (I)        2  Global Routing                    34.47%  0.16 sec  0.16 sec 
[09/22 09:08:42   1040s] (I)        2  Export                            22.19%  0.11 sec  0.11 sec 
[09/22 09:08:42   1040s] (I)        2  Track Assignment (1T)             21.64%  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)        2  Import and model                  17.12%  0.08 sec  0.08 sec 
[09/22 09:08:42   1040s] (I)        2  Export cong map                    1.20%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        2  Extract Global 3D Wires            0.84%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        2  Postprocess design                 0.26%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Net group 1                       32.41%  0.15 sec  0.15 sec 
[09/22 09:08:42   1040s] (I)        3  Track Assignment Kernel           20.58%  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)        3  Export DB wires                   11.49%  0.05 sec  0.05 sec 
[09/22 09:08:42   1040s] (I)        3  Create route DB                    8.58%  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)        3  Create place DB                    7.35%  0.04 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)        3  Report wirelength                  6.56%  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)        3  Update net boxes                   4.08%  0.02 sec  0.02 sec 
[09/22 09:08:42   1040s] (I)        3  Initialization                     1.40%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        3  Create route kernel                0.77%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Export 2D cong map                 0.32%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1l                          20.89%  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)        4  Import route data (1T)             8.52%  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)        4  Export all nets                    8.41%  0.04 sec  0.04 sec 
[09/22 09:08:42   1040s] (I)        4  Import place data                  7.34%  0.04 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1a                           5.82%  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)        4  Set wire vias                      2.56%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        4  Generate topology                  2.50%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1b                           1.63%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1e                           0.03%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Layer assignment (1T)             20.64%  0.10 sec  0.10 sec 
[09/22 09:08:42   1040s] (I)        5  Read nets                          6.22%  0.03 sec  0.03 sec 
[09/22 09:08:42   1040s] (I)        5  Pattern routing (1T)               5.00%  0.02 sec  0.02 sec 
[09/22 09:08:42   1040s] (I)        5  Model blockage capacity            2.77%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        5  Read instances and placement       1.84%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        5  Read blockages ( Layer 2-11 )      0.79%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Add via demand to 2D               0.75%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Set up via pillars                 0.61%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Initialize 3D grid graph           0.13%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Read prerouted                     0.01%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Initialize 3D capacity             2.64%  0.01 sec  0.01 sec 
[09/22 09:08:42   1040s] (I)        6  Read instance blockages            0.49%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read PG blockages                  0.17%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[09/22 09:08:42   1040s] Running post-eGR process
[09/22 09:08:42   1040s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:08:42   1040s] Legalization setup...
[09/22 09:08:42   1040s] Using cell based legalization.
[09/22 09:08:42   1040s] Initializing placement interface...
[09/22 09:08:42   1040s]   Use check_library -place or consult logv if problems occur.
[09/22 09:08:42   1040s]   Leaving CCOpt scope - Initializing placement interface...
[09/22 09:08:42   1040s] OPERPROF: Starting DPlace-Init at level 1, MEM:4148.2M, EPOCH TIME: 1758546522.369082
[09/22 09:08:42   1040s] Processing tracks to init pin-track alignment.
[09/22 09:08:42   1040s] z: 2, totalTracks: 1
[09/22 09:08:42   1040s] z: 4, totalTracks: 1
[09/22 09:08:42   1040s] z: 6, totalTracks: 1
[09/22 09:08:42   1040s] z: 8, totalTracks: 1
[09/22 09:08:42   1040s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:42   1040s] Cell mytop LLGs are deleted
[09/22 09:08:42   1040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] # Building mytop llgBox search-tree.
[09/22 09:08:42   1040s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4148.2M, EPOCH TIME: 1758546522.375015
[09/22 09:08:42   1040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4148.2M, EPOCH TIME: 1758546522.375986
[09/22 09:08:42   1040s] Max number of tech site patterns supported in site array is 256.
[09/22 09:08:42   1040s] Core basic site is CoreSite
[09/22 09:08:42   1040s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:08:42   1040s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:08:42   1040s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:08:42   1040s] SiteArray: use 942,080 bytes
[09/22 09:08:42   1040s] SiteArray: current memory after site array memory allocation 4148.2M
[09/22 09:08:42   1040s] SiteArray: FP blocked sites are writable
[09/22 09:08:42   1040s] Keep-away cache is enable on metals: 1-11
[09/22 09:08:42   1040s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:08:42   1040s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4148.2M, EPOCH TIME: 1758546522.391115
[09/22 09:08:42   1040s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:08:42   1040s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4148.2M, EPOCH TIME: 1758546522.391233
[09/22 09:08:42   1040s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:08:42   1040s] Atter site array init, number of instance map data is 0.
[09/22 09:08:42   1040s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.016, REAL:0.016, MEM:4148.2M, EPOCH TIME: 1758546522.391670
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:42   1040s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:42   1040s] OPERPROF:     Starting CMU at level 3, MEM:4148.2M, EPOCH TIME: 1758546522.392634
[09/22 09:08:42   1040s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4148.2M, EPOCH TIME: 1758546522.393267
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:42   1040s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:4148.2M, EPOCH TIME: 1758546522.394116
[09/22 09:08:42   1040s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4148.2M, EPOCH TIME: 1758546522.394153
[09/22 09:08:42   1040s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4148.2M, EPOCH TIME: 1758546522.394234
[09/22 09:08:42   1040s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4148.2MB).
[09/22 09:08:42   1040s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:4148.2M, EPOCH TIME: 1758546522.397244
[09/22 09:08:42   1040s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:42   1040s] Initializing placement interface done.
[09/22 09:08:42   1040s] Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:08:42   1040s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4148.2M, EPOCH TIME: 1758546522.397364
[09/22 09:08:42   1040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:4148.2M, EPOCH TIME: 1758546522.425280
[09/22 09:08:42   1040s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:42   1040s] Leaving CCOpt scope - Initializing placement interface...
[09/22 09:08:42   1040s] OPERPROF: Starting DPlace-Init at level 1, MEM:4148.2M, EPOCH TIME: 1758546522.433460
[09/22 09:08:42   1040s] Processing tracks to init pin-track alignment.
[09/22 09:08:42   1040s] z: 2, totalTracks: 1
[09/22 09:08:42   1040s] z: 4, totalTracks: 1
[09/22 09:08:42   1040s] z: 6, totalTracks: 1
[09/22 09:08:42   1040s] z: 8, totalTracks: 1
[09/22 09:08:42   1040s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:42   1040s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4148.2M, EPOCH TIME: 1758546522.438526
[09/22 09:08:42   1040s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:42   1040s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:42   1040s] OPERPROF:     Starting CMU at level 3, MEM:4148.2M, EPOCH TIME: 1758546522.453037
[09/22 09:08:42   1040s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4148.2M, EPOCH TIME: 1758546522.453649
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:42   1040s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4148.2M, EPOCH TIME: 1758546522.454520
[09/22 09:08:42   1040s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4148.2M, EPOCH TIME: 1758546522.454557
[09/22 09:08:42   1040s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4148.2M, EPOCH TIME: 1758546522.454633
[09/22 09:08:42   1040s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4148.2MB).
[09/22 09:08:42   1040s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4148.2M, EPOCH TIME: 1758546522.455720
[09/22 09:08:42   1040s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:42   1040s] Set min layer with default ( 2 )
[09/22 09:08:42   1040s] Set max layer with default ( 127 )
[09/22 09:08:42   1040s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:42   1040s] Min route layer (adjusted) = 2
[09/22 09:08:42   1040s] Max route layer (adjusted) = 11
[09/22 09:08:42   1040s] [PSP]    Load db... (mem=3.7M)
[09/22 09:08:42   1040s] [PSP]    Read data from FE... (mem=3.7M)
[09/22 09:08:42   1040s] (I)      Number of ignored instance 0
[09/22 09:08:42   1040s] (I)      Number of inbound cells 0
[09/22 09:08:42   1040s] (I)      Number of opened ILM blockages 0
[09/22 09:08:42   1040s] (I)      Number of instances temporarily fixed by detailed placement 0
[09/22 09:08:42   1040s] (I)      numMoveCells=14242, numMacros=0  numNoFlopBlockages=0  numPads=142  numMultiRowHeightInsts=0
[09/22 09:08:42   1040s] (I)      cell height: 3420, count: 14242
[09/22 09:08:42   1040s] (I)      Reading non-standard rows with height 6840
[09/22 09:08:42   1040s] [PSP]    Done Read data from FE (cpu=0.009s, mem=3.7M)
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] [PSP]    Done Load db (cpu=0.009s, mem=3.7M)
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] [PSP]    Constructing placeable region... (mem=3.7M)
[09/22 09:08:42   1040s] (I)      Constructing bin map
[09/22 09:08:42   1040s] (I)      Initialize bin information with width=34200 height=34200
[09/22 09:08:42   1040s] (I)      Done constructing bin map
[09/22 09:08:42   1040s] [PSP]    Compute region effective width... (mem=3.7M)
[09/22 09:08:42   1040s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.7M)
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] [PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.7M)
[09/22 09:08:42   1040s] 
[09/22 09:08:42   1040s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:08:42   1040s] Validating CTS configuration...
[09/22 09:08:42   1040s] Checking module port directions...
[09/22 09:08:42   1040s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:42   1040s] Non-default CCOpt properties:
[09/22 09:08:42   1040s]   Public non-default CCOpt properties:
[09/22 09:08:42   1040s]     cts_merge_clock_gates is set for at least one object
[09/22 09:08:42   1040s]     cts_merge_clock_logic is set for at least one object
[09/22 09:08:42   1040s]     route_type is set for at least one object
[09/22 09:08:42   1040s]   No private non-default CCOpt properties
[09/22 09:08:42   1040s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:08:42   1040s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:08:42   1040s] eee: pegSigSF=1.070000
[09/22 09:08:42   1040s] Initializing multi-corner capacitance tables ... 
[09/22 09:08:42   1040s] Initializing multi-corner resistance tables ...
[09/22 09:08:42   1040s] Creating RPSQ from WeeR and WRes ...
[09/22 09:08:42   1040s] eee: Grid unit RC data computation started
[09/22 09:08:42   1040s] eee: Grid unit RC data computation completed
[09/22 09:08:42   1040s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:08:42   1040s] eee: l=2 avDens=0.294500 usedTrk=6194.218007 availTrk=21033.000000 sigTrk=6194.218007
[09/22 09:08:42   1040s] eee: l=3 avDens=0.332305 usedTrk=7417.041768 availTrk=22320.000000 sigTrk=7417.041768
[09/22 09:08:42   1040s] eee: l=4 avDens=0.278601 usedTrk=5597.788089 availTrk=20092.500000 sigTrk=5597.788089
[09/22 09:08:42   1040s] eee: l=5 avDens=0.148953 usedTrk=3083.318791 availTrk=20700.000000 sigTrk=3083.318791
[09/22 09:08:42   1040s] eee: l=6 avDens=0.128974 usedTrk=2381.893857 availTrk=18468.000000 sigTrk=2381.893857
[09/22 09:08:42   1040s] eee: l=7 avDens=0.014399 usedTrk=93.304679 availTrk=6480.000000 sigTrk=93.304679
[09/22 09:08:42   1040s] eee: l=8 avDens=0.014449 usedTrk=66.711696 availTrk=4617.000000 sigTrk=66.711696
[09/22 09:08:42   1040s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:08:42   1040s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:08:42   1040s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:08:42   1040s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:08:42   1040s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:08:42   1040s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318342 uaWl=1.000000 uaWlH=0.456600 aWlH=0.000000 lMod=0 pMax=0.860400 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:08:42   1040s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:08:42   1040s] eee: NetCapCache creation started. (Current Mem: 4148.238M) 
[09/22 09:08:42   1040s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4148.238M) 
[09/22 09:08:42   1040s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:08:42   1040s] eee: Metal Layers Info:
[09/22 09:08:42   1040s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:42   1040s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:08:42   1040s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:42   1040s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:08:42   1040s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:08:42   1040s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:08:42   1040s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:08:42   1040s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:08:42   1040s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:08:42   1040s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:42   1040s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:08:42   1040s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:08:42   1040s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:08:42   1040s] eee: +----------------------------------------------------+
[09/22 09:08:42   1040s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:08:42   1040s] eee: +----------------------------------------------------+
[09/22 09:08:42   1040s] eee: +----------------------------------------------------+
[09/22 09:08:42   1040s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:08:42   1040s] eee: +----------------------------------------------------+
[09/22 09:08:42   1040s] Route type trimming info:
[09/22 09:08:42   1040s]   No route type modifications were made.
[09/22 09:08:42   1040s] End AAE Lib Interpolated Model. (MEM=3008.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKBUFX4
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKBUFX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKBUFX2
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: BUFX4
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: BUFX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: BUFX2
[09/22 09:08:42   1040s] Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 2 of 6 cells
[09/22 09:08:42   1040s] Original list had 6 cells:
[09/22 09:08:42   1040s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[09/22 09:08:42   1040s] New trimmed list has 4 cells:
[09/22 09:08:42   1040s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: INVXL
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: INVX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: INVX2
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: INVX1
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKINVX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKINVX2
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: CLKINVX1
[09/22 09:08:42   1040s] Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 3 of 7 cells
[09/22 09:08:42   1040s] Original list had 7 cells:
[09/22 09:08:42   1040s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[09/22 09:08:42   1040s] New trimmed list has 4 cells:
[09/22 09:08:42   1040s] INVX3 INVX2 INVX1 INVXL 
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX8
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX6
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX4
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX20
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX2
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX16
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNTSCAX12
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX8
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX6
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX4
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX3
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX20
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX2
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX16
[09/22 09:08:42   1040s] (I)      Filtering out regions for small cell: TLATNCAX12
[09/22 09:08:42   1040s] **WARN: (IMPCCOPT-2431):	Found 582 pin(s) with annotated transitions for the delay corner 'max_delay_corner' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[09/22 09:08:42   1040s] Type 'man IMPCCOPT-2431' for more detail.
[09/22 09:08:43   1041s] Clock tree balancer configuration for clock_tree clk:
[09/22 09:08:43   1041s] Non-default CCOpt properties:
[09/22 09:08:43   1041s]   Public non-default CCOpt properties:
[09/22 09:08:43   1041s]     cts_merge_clock_gates: true (default: false)
[09/22 09:08:43   1041s]     cts_merge_clock_logic: true (default: false)
[09/22 09:08:43   1041s]     route_type (leaf): default_route_type_leaf (default: default)
[09/22 09:08:43   1041s]     route_type (top): default_route_type_nonleaf (default: default)
[09/22 09:08:43   1041s]     route_type (trunk): default_route_type_nonleaf (default: default)
[09/22 09:08:43   1041s]   No private non-default CCOpt properties
[09/22 09:08:43   1041s] For power domain auto-default:
[09/22 09:08:43   1041s]   Buffers:     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2
[09/22 09:08:43   1041s]   Inverters:   INVX3 INVX2 INVX1 INVXL
[09/22 09:08:43   1041s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
[09/22 09:08:43   1041s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
[09/22 09:08:43   1041s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 63697.158um^2
[09/22 09:08:43   1041s] Top Routing info:
[09/22 09:08:43   1041s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] Trunk Routing info:
[09/22 09:08:43   1041s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] Leaf Routing info:
[09/22 09:08:43   1041s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] For timing_corner max_delay_corner:setup, late and power domain auto-default:
[09/22 09:08:43   1041s]   Slew time target (leaf):    0.088ns
[09/22 09:08:43   1041s]   Slew time target (trunk):   0.088ns
[09/22 09:08:43   1041s]   Slew time target (top):     0.088ns (Note: no nets are considered top nets in this clock tree)
[09/22 09:08:43   1041s]   Buffer unit delay: 0.096ns
[09/22 09:08:43   1041s]   Buffer max distance: 65.200um
[09/22 09:08:43   1041s] Fastest wire driving cells and distances:
[09/22 09:08:43   1041s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=65.200um, saturatedSlew=0.079ns, speed=482.963um per ns, cellArea=36.718um^2 per 1000um}
[09/22 09:08:43   1041s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=42.438um, saturatedSlew=0.077ns, speed=568.874um per ns, cellArea=32.235um^2 per 1000um}
[09/22 09:08:43   1041s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=222.472um, saturatedSlew=0.082ns, speed=646.909um per ns, cellArea=67.640um^2 per 1000um}
[09/22 09:08:43   1041s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=222.472um, saturatedSlew=0.082ns, speed=647.285um per ns, cellArea=61.491um^2 per 1000um}
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Logic Sizing Table:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ----------------------------------------------------------
[09/22 09:08:43   1041s] Cell    Instance count    Source    Eligible library cells
[09/22 09:08:43   1041s] ----------------------------------------------------------
[09/22 09:08:43   1041s]   (empty table)
[09/22 09:08:43   1041s] ----------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Clock tree balancer configuration for skew_group clk/nn_constraints:
[09/22 09:08:43   1041s]  Created from constraint modes: {[]}
[09/22 09:08:43   1041s]   Sources:                     pin clk
[09/22 09:08:43   1041s]   Total number of sinks:       581
[09/22 09:08:43   1041s]   Delay constrained sinks:     581
[09/22 09:08:43   1041s]   Constrains:                  default
[09/22 09:08:43   1041s]   Non-leaf sinks:              0
[09/22 09:08:43   1041s]   Ignore pins:                 0
[09/22 09:08:43   1041s]  Timing corner max_delay_corner:setup.late:
[09/22 09:08:43   1041s]   Skew target:                 0.096ns
[09/22 09:08:43   1041s] Primary reporting skew groups are:
[09/22 09:08:43   1041s] skew_group clk/nn_constraints with 581 clock sinks
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Constraint summary
[09/22 09:08:43   1041s] ==================
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Transition constraints are active in the following delay corners:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] max_delay_corner:setup.late
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Cap constraints are active in the following delay corners:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] max_delay_corner:setup.late
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Transition constraint summary:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] Delay corner                             Target (ns)    Num pins    Target source    Clock tree(s)
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] max_delay_corner:setup.late (primary)         -            -              -                -
[09/22 09:08:43   1041s]                   -                         0.088         583       auto computed    all
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Capacitance constraint summary:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] -------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] Delay corner                             Limit (pF)    Num nets    Target source                Clock tree(s)
[09/22 09:08:43   1041s] -------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] max_delay_corner:setup.late (primary)        -            -                    -                      -
[09/22 09:08:43   1041s]                   -                        0.250          1        library_or_sdc_constraint    all
[09/22 09:08:43   1041s] -------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Clock DAG hash initial state: d5c8b2fc2c825dd6 7b68192c06e0f6bf
[09/22 09:08:43   1041s] CTS services accumulated run-time stats initial state:
[09/22 09:08:43   1041s]   delay calculator: calls=4824, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:43   1041s]   steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:43   1041s] Clock DAG stats initial state:
[09/22 09:08:43   1041s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:08:43   1041s]   sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:08:43   1041s]   misc counts      : r=1, pp=0, mci=0
[09/22 09:08:43   1041s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:08:43   1041s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:43   1041s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:08:43   1041s] UM:*                                                                   InitialState
[09/22 09:08:43   1041s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Layer information for route type default_route_type_leaf:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Layer      Preferred    Route    Res.          Cap.          RC
[09/22 09:08:43   1041s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Metal1     N            H          3.605         0.129         0.466
[09/22 09:08:43   1041s] Metal2     N            V          3.302         0.157         0.520
[09/22 09:08:43   1041s] Metal3     Y            H          3.274         0.157         0.513
[09/22 09:08:43   1041s] Metal4     Y            V          3.302         0.156         0.516
[09/22 09:08:43   1041s] Metal5     N            H          3.274         0.157         0.514
[09/22 09:08:43   1041s] Metal6     N            V          3.302         0.144         0.475
[09/22 09:08:43   1041s] Metal7     N            H          0.695         0.238         0.165
[09/22 09:08:43   1041s] Metal8     N            V          0.695         0.223         0.155
[09/22 09:08:43   1041s] Metal9     N            H          0.291         0.410         0.119
[09/22 09:08:43   1041s] Metal10    N            V          0.153         0.226         0.035
[09/22 09:08:43   1041s] Metal11    N            H          0.095         0.658         0.063
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s] Unshielded; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Layer information for route type default_route_type_nonleaf:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Layer      Preferred    Route    Res.          Cap.          RC
[09/22 09:08:43   1041s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Metal1     N            H          3.995         0.158         0.633
[09/22 09:08:43   1041s] Metal2     N            V          3.808         0.173         0.660
[09/22 09:08:43   1041s] Metal3     Y            H          3.965         0.175         0.694
[09/22 09:08:43   1041s] Metal4     Y            V          3.808         0.173         0.657
[09/22 09:08:43   1041s] Metal5     N            H          3.965         0.175         0.694
[09/22 09:08:43   1041s] Metal6     N            V          3.808         0.165         0.628
[09/22 09:08:43   1041s] Metal7     N            H          1.187         0.394         0.467
[09/22 09:08:43   1041s] Metal8     N            V          1.080         0.371         0.400
[09/22 09:08:43   1041s] Metal9     N            H          0.444         0.833         0.370
[09/22 09:08:43   1041s] Metal10    N            V          0.159         0.343         0.054
[09/22 09:08:43   1041s] Metal11    N            H          0.095         1.114         0.106
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/22 09:08:43   1041s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Layer information for route type default_route_type_nonleaf:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Layer      Preferred    Route    Res.          Cap.          RC
[09/22 09:08:43   1041s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] Metal1     N            H          3.605         0.129         0.466
[09/22 09:08:43   1041s] Metal2     N            V          3.302         0.157         0.520
[09/22 09:08:43   1041s] Metal3     Y            H          3.274         0.157         0.513
[09/22 09:08:43   1041s] Metal4     Y            V          3.302         0.156         0.516
[09/22 09:08:43   1041s] Metal5     N            H          3.274         0.157         0.514
[09/22 09:08:43   1041s] Metal6     N            V          3.302         0.144         0.475
[09/22 09:08:43   1041s] Metal7     N            H          0.695         0.238         0.165
[09/22 09:08:43   1041s] Metal8     N            V          0.695         0.223         0.155
[09/22 09:08:43   1041s] Metal9     N            H          0.291         0.410         0.119
[09/22 09:08:43   1041s] Metal10    N            V          0.153         0.226         0.035
[09/22 09:08:43   1041s] Metal11    N            H          0.095         0.658         0.063
[09/22 09:08:43   1041s] ----------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Via selection for estimated routes (rule default):
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ------------------------------------------------------------------------
[09/22 09:08:43   1041s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[09/22 09:08:43   1041s] Range                            (Ohm)    (fF)     (fs)     Only
[09/22 09:08:43   1041s] ------------------------------------------------------------------------
[09/22 09:08:43   1041s] Metal1-Metal2      M2_M1_HV      8.000    0.011    0.087    false
[09/22 09:08:43   1041s] Metal2-Metal3      M3_M2_VH      8.000    0.009    0.072    false
[09/22 09:08:43   1041s] Metal3-Metal4      M4_M3_HV      8.000    0.009    0.072    false
[09/22 09:08:43   1041s] Metal4-Metal5      M5_M4_VH      8.000    0.009    0.072    false
[09/22 09:08:43   1041s] Metal5-Metal6      M6_M5_HV      8.000    0.009    0.068    false
[09/22 09:08:43   1041s] Metal6-Metal7      M7_M6_VH      2.000    0.011    0.022    false
[09/22 09:08:43   1041s] Metal7-Metal8      M8_M7_HV      2.000    0.013    0.027    false
[09/22 09:08:43   1041s] Metal8-Metal9      M9_M8_VH      0.530    0.017    0.009    false
[09/22 09:08:43   1041s] Metal9-Metal10     M10_M9_HV     0.530    0.058    0.031    false
[09/22 09:08:43   1041s] Metal10-Metal11    M11_M10_VH    0.060    0.028    0.002    false
[09/22 09:08:43   1041s] ------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/22 09:08:43   1041s] Type 'man IMPCCOPT-2314' for more detail.
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Ideal and dont_touch net fanout counts:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] -----------------------------------------------------------
[09/22 09:08:43   1041s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/22 09:08:43   1041s] -----------------------------------------------------------
[09/22 09:08:43   1041s]       1            10                      0
[09/22 09:08:43   1041s]      11           100                      0
[09/22 09:08:43   1041s]     101          1000                      1
[09/22 09:08:43   1041s]    1001         10000                      0
[09/22 09:08:43   1041s]   10001           +                        0
[09/22 09:08:43   1041s] -----------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Top ideal and dont_touch nets by fanout:
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ---------------------
[09/22 09:08:43   1041s] Net name    Fanout ()
[09/22 09:08:43   1041s] ---------------------
[09/22 09:08:43   1041s] clk            581
[09/22 09:08:43   1041s] ---------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] No dont_touch hnets found in the clock tree
[09/22 09:08:43   1041s] No dont_touch hpins found in the clock network.
[09/22 09:08:43   1041s] Checking for illegal sizes of clock logic instances...
[09/22 09:08:43   1041s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Filtering reasons for cell type: buffer
[09/22 09:08:43   1041s] =======================================
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ---------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] Clock trees    Power domain    Reason                         Library cells
[09/22 09:08:43   1041s] ---------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[09/22 09:08:43   1041s]                                                                 CLKBUFX8 }
[09/22 09:08:43   1041s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[09/22 09:08:43   1041s] ---------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Filtering reasons for cell type: inverter
[09/22 09:08:43   1041s] =========================================
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] Clock trees    Power domain    Reason                         Library cells
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[09/22 09:08:43   1041s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[09/22 09:08:43   1041s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[09/22 09:08:43   1041s] --------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/22 09:08:43   1041s] CCOpt configuration status: all checks passed.
[09/22 09:08:43   1041s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[09/22 09:08:43   1041s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[09/22 09:08:43   1041s]   No exclusion drivers are needed.
[09/22 09:08:43   1041s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[09/22 09:08:43   1041s] Antenna diode management...
[09/22 09:08:43   1041s]   Found 0 antenna diodes in the clock trees.
[09/22 09:08:43   1041s]   
[09/22 09:08:43   1041s] Antenna diode management done.
[09/22 09:08:43   1041s] Adding driver cells for primary IOs...
[09/22 09:08:43   1041s] Adding driver cells for primary IOs done.
[09/22 09:08:43   1041s] Adding driver cells for primary IOs...
[09/22 09:08:43   1041s] Adding driver cells for primary IOs done.
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] ----------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] CCOpt reported the following when adding drivers below input ports and above output ports     
[09/22 09:08:43   1041s] ----------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s]   (empty table)
[09/22 09:08:43   1041s] ----------------------------------------------------------------------------------------------
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Adding driver cell for primary IO roots...
[09/22 09:08:43   1041s] Adding driver cell for primary IO roots done.
[09/22 09:08:43   1041s] Maximizing clock DAG abstraction...
[09/22 09:08:43   1041s]   Removing clock DAG drivers
[09/22 09:08:43   1041s] Maximizing clock DAG abstraction done.
[09/22 09:08:43   1041s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.4)
[09/22 09:08:43   1041s] Synthesizing clock trees...
[09/22 09:08:43   1041s]   Preparing To Balance...
[09/22 09:08:43   1041s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:08:43   1041s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4152.3M, EPOCH TIME: 1758546523.203507
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:4152.3M, EPOCH TIME: 1758546523.233581
[09/22 09:08:43   1041s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:43   1041s]   Leaving CCOpt scope - Initializing placement interface...
[09/22 09:08:43   1041s] OPERPROF: Starting DPlace-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546523.233754
[09/22 09:08:43   1041s] Processing tracks to init pin-track alignment.
[09/22 09:08:43   1041s] z: 2, totalTracks: 1
[09/22 09:08:43   1041s] z: 4, totalTracks: 1
[09/22 09:08:43   1041s] z: 6, totalTracks: 1
[09/22 09:08:43   1041s] z: 8, totalTracks: 1
[09/22 09:08:43   1041s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:43   1041s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.239206
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:43   1041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:43   1041s] OPERPROF:     Starting CMU at level 3, MEM:4152.3M, EPOCH TIME: 1758546523.253849
[09/22 09:08:43   1041s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4152.3M, EPOCH TIME: 1758546523.254480
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:43   1041s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4152.3M, EPOCH TIME: 1758546523.255352
[09/22 09:08:43   1041s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.255391
[09/22 09:08:43   1041s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546523.255472
[09/22 09:08:43   1041s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4152.3MB).
[09/22 09:08:43   1041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4152.3M, EPOCH TIME: 1758546523.256620
[09/22 09:08:43   1041s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:43   1041s]   Merging duplicate siblings in DAG...
[09/22 09:08:43   1041s]     Clock DAG hash before merging: d5c8b2fc2c825dd6 7b68192c06e0f6bf
[09/22 09:08:43   1041s]     CTS services accumulated run-time stats before merging:
[09/22 09:08:43   1041s]       delay calculator: calls=4824, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:43   1041s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:43   1041s]     Clock DAG stats before merging:
[09/22 09:08:43   1041s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:08:43   1041s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:08:43   1041s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:08:43   1041s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:08:43   1041s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:43   1041s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:08:43   1041s] UM:*                                                                   before merging
[09/22 09:08:43   1041s]     Resynthesising clock tree into netlist...
[09/22 09:08:43   1041s]       Reset timing graph...
[09/22 09:08:43   1041s] Ignoring AAE DB Resetting ...
[09/22 09:08:43   1041s]       Reset timing graph done.
[09/22 09:08:43   1041s]     Resynthesising clock tree into netlist done.
[09/22 09:08:43   1041s]     Merging duplicate clock dag driver clones in DAG...
[09/22 09:08:43   1041s]     Merging duplicate clock dag driver clones in DAG done.
[09/22 09:08:43   1041s]     
[09/22 09:08:43   1041s]     Disconnecting clock tree from netlist...
[09/22 09:08:43   1041s]     Disconnecting clock tree from netlist done.
[09/22 09:08:43   1041s]   Merging duplicate siblings in DAG done.
[09/22 09:08:43   1041s]   Applying movement limits...
[09/22 09:08:43   1041s]   Applying movement limits done.
[09/22 09:08:43   1041s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/22 09:08:43   1041s]   CCOpt::Phase::Construction...
[09/22 09:08:43   1041s]   Stage::Clustering...
[09/22 09:08:43   1041s]   Clustering...
[09/22 09:08:43   1041s]     Clock DAG hash before 'Clustering': d5c8b2fc2c825dd6 7b68192c06e0f6bf
[09/22 09:08:43   1041s]     CTS services accumulated run-time stats before 'Clustering':
[09/22 09:08:43   1041s]       delay calculator: calls=4824, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:43   1041s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:43   1041s]     Initialize for clustering...
[09/22 09:08:43   1041s]     Clock DAG hash before clustering: d5c8b2fc2c825dd6 7b68192c06e0f6bf
[09/22 09:08:43   1041s]     CTS services accumulated run-time stats before clustering:
[09/22 09:08:43   1041s]       delay calculator: calls=4824, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:43   1041s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:43   1041s]     Clock DAG stats before clustering:
[09/22 09:08:43   1041s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:08:43   1041s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:08:43   1041s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:08:43   1041s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:08:43   1041s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:43   1041s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:08:43   1041s] UM:*                                                                   before clustering
[09/22 09:08:43   1041s]     Computing max distances from locked parents...
[09/22 09:08:43   1041s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[09/22 09:08:43   1041s]     Computing max distances from locked parents done.
[09/22 09:08:43   1041s]     Preplacing multi-input logics...
[09/22 09:08:43   1041s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:43   1041s]     Computing optimal clock node locations...
[09/22 09:08:43   1041s]     : End AAE Lib Interpolated Model. (MEM=3021.218750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:08:43   1041s] ...20% ...40% ...60% ...80% ...100% 
[09/22 09:08:43   1041s]     Optimal path computation stats:
[09/22 09:08:43   1041s]       Successful          : 0
[09/22 09:08:43   1041s]       Unsuccessful        : 0
[09/22 09:08:43   1041s]       Immovable           : 1
[09/22 09:08:43   1041s]       lockedParentLocation: 0
[09/22 09:08:43   1041s]       Region hash         : e4d0d11cb7a6f7ec
[09/22 09:08:43   1041s]     Unsuccessful details:
[09/22 09:08:43   1041s]     
[09/22 09:08:43   1041s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:43   1041s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:08:43   1041s]     Bottom-up phase...
[09/22 09:08:43   1041s]     Clustering bottom-up starting from leaves...
[09/22 09:08:43   1041s]       Clustering clock_tree clk...
[09/22 09:08:43   1041s]       Clustering clock_tree clk done.
[09/22 09:08:43   1041s]     Clustering bottom-up starting from leaves done.
[09/22 09:08:43   1041s]     Rebuilding the clock tree after clustering...
[09/22 09:08:43   1041s]     Rebuilding the clock tree after clustering done.
[09/22 09:08:43   1041s]     Clock DAG hash after bottom-up phase: d5c8b2fc2c825dd6 7b68192c06e0f6bf
[09/22 09:08:43   1041s]     CTS services accumulated run-time stats after bottom-up phase:
[09/22 09:08:43   1041s]       delay calculator: calls=4825, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:43   1041s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:43   1041s]     Clock DAG stats after bottom-up phase:
[09/22 09:08:43   1041s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:08:43   1041s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:08:43   1041s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:08:43   1041s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:08:43   1041s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:43   1041s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:08:43   1041s] UM:*                                                                   after bottom-up phase
[09/22 09:08:43   1041s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:08:43   1041s]     Legalizing clock trees...
[09/22 09:08:43   1041s]     Resynthesising clock tree into netlist...
[09/22 09:08:43   1041s]       Reset timing graph...
[09/22 09:08:43   1041s] Ignoring AAE DB Resetting ...
[09/22 09:08:43   1041s]       Reset timing graph done.
[09/22 09:08:43   1041s]     Resynthesising clock tree into netlist done.
[09/22 09:08:43   1041s]     Commiting net attributes....
[09/22 09:08:43   1041s]     Commiting net attributes. done.
[09/22 09:08:43   1041s]     Leaving CCOpt scope - ClockRefiner...
[09/22 09:08:43   1041s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4152.3M, EPOCH TIME: 1758546523.598739
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:4152.3M, EPOCH TIME: 1758546523.629386
[09/22 09:08:43   1041s]     Assigned high priority to 581 instances.
[09/22 09:08:43   1041s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[09/22 09:08:43   1041s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[09/22 09:08:43   1041s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546523.636877
[09/22 09:08:43   1041s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.636954
[09/22 09:08:43   1041s] Processing tracks to init pin-track alignment.
[09/22 09:08:43   1041s] z: 2, totalTracks: 1
[09/22 09:08:43   1041s] z: 4, totalTracks: 1
[09/22 09:08:43   1041s] z: 6, totalTracks: 1
[09/22 09:08:43   1041s] z: 8, totalTracks: 1
[09/22 09:08:43   1041s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:43   1041s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4152.3M, EPOCH TIME: 1758546523.642406
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:43   1041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:43   1041s] OPERPROF:       Starting CMU at level 4, MEM:4152.3M, EPOCH TIME: 1758546523.656805
[09/22 09:08:43   1041s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4152.3M, EPOCH TIME: 1758546523.657428
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:43   1041s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.016, MEM:4152.3M, EPOCH TIME: 1758546523.658299
[09/22 09:08:43   1041s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4152.3M, EPOCH TIME: 1758546523.658335
[09/22 09:08:43   1041s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546523.658409
[09/22 09:08:43   1041s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4152.3MB).
[09/22 09:08:43   1041s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.023, MEM:4152.3M, EPOCH TIME: 1758546523.659496
[09/22 09:08:43   1041s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.023, REAL:0.023, MEM:4152.3M, EPOCH TIME: 1758546523.659523
[09/22 09:08:43   1041s] TDRefine: refinePlace mode is spiral
[09/22 09:08:43   1041s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:08:43   1041s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.5
[09/22 09:08:43   1041s] OPERPROF: Starting Refine-Place at level 1, MEM:4152.3M, EPOCH TIME: 1758546523.660206
[09/22 09:08:43   1041s] *** Starting refinePlace (0:17:22 mem=4152.3M) ***
[09/22 09:08:43   1041s] Total net bbox length = 3.702e+05 (1.545e+05 2.158e+05) (ext = 1.127e+04)
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:43   1041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:43   1041s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:08:43   1041s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.671621
[09/22 09:08:43   1041s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546523.671979
[09/22 09:08:43   1041s] Set min layer with default ( 2 )
[09/22 09:08:43   1041s] Set max layer with default ( 127 )
[09/22 09:08:43   1041s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:43   1041s] Min route layer (adjusted) = 2
[09/22 09:08:43   1041s] Max route layer (adjusted) = 11
[09/22 09:08:43   1041s] Set min layer with default ( 2 )
[09/22 09:08:43   1041s] Set max layer with default ( 127 )
[09/22 09:08:43   1041s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:43   1041s] Min route layer (adjusted) = 2
[09/22 09:08:43   1041s] Max route layer (adjusted) = 11
[09/22 09:08:43   1041s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.675159
[09/22 09:08:43   1041s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546523.675502
[09/22 09:08:43   1041s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4152.3M, EPOCH TIME: 1758546523.675537
[09/22 09:08:43   1041s] Starting refinePlace ...
[09/22 09:08:43   1041s] Set min layer with default ( 2 )
[09/22 09:08:43   1041s] Set max layer with default ( 127 )
[09/22 09:08:43   1041s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:43   1041s] Min route layer (adjusted) = 2
[09/22 09:08:43   1041s] Max route layer (adjusted) = 11
[09/22 09:08:43   1041s] One DDP V2 for no tweak run.
[09/22 09:08:43   1041s] Set min layer with default ( 2 )
[09/22 09:08:43   1041s] Set max layer with default ( 127 )
[09/22 09:08:43   1041s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:43   1041s] Min route layer (adjusted) = 2
[09/22 09:08:43   1041s] Max route layer (adjusted) = 11
[09/22 09:08:43   1041s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:08:43   1041s] DDP markSite nrRow 147 nrJob 147
[09/22 09:08:43   1041s]   Spread Effort: high, standalone mode, useDDP on.
[09/22 09:08:43   1041s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4168.3MB) @(0:17:22 - 0:17:22).
[09/22 09:08:43   1041s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:08:43   1041s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s]  === Spiral for Logical I: (movable: 14242) ===
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:08:43   1041s] 
[09/22 09:08:43   1041s]  Info: 0 filler has been deleted!
[09/22 09:08:43   1041s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:08:43   1041s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:08:43   1041s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:08:43   1041s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4144.3MB) @(0:17:22 - 0:17:22).
[09/22 09:08:43   1041s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:08:43   1041s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:08:43   1041s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:08:43   1041s] Statistics of distance of Instance movement in refine placement:
[09/22 09:08:43   1041s]   maximum (X+Y) =         0.00 um
[09/22 09:08:43   1041s]   mean    (X+Y) =         0.00 um
[09/22 09:08:43   1041s] Summary Report:
[09/22 09:08:43   1041s] Instances move: 0 (out of 14242 movable)
[09/22 09:08:43   1041s] Instances flipped: 0
[09/22 09:08:43   1041s] Mean displacement: 0.00 um
[09/22 09:08:43   1041s] Max displacement: 0.00 um 
[09/22 09:08:43   1041s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:08:43   1041s] Total instances moved : 0
[09/22 09:08:43   1041s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.274, REAL:0.273, MEM:4144.3M, EPOCH TIME: 1758546523.948646
[09/22 09:08:43   1041s] Total net bbox length = 3.702e+05 (1.545e+05 2.158e+05) (ext = 1.127e+04)
[09/22 09:08:43   1041s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:08:43   1041s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4144.3MB) @(0:17:22 - 0:17:22).
[09/22 09:08:43   1041s] *** Finished refinePlace (0:17:22 mem=4144.3M) ***
[09/22 09:08:43   1041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.5
[09/22 09:08:43   1041s] OPERPROF: Finished Refine-Place at level 1, CPU:0.294, REAL:0.294, MEM:4144.3M, EPOCH TIME: 1758546523.954066
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:08:43   1041s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:08:43   1041s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4144.3M, EPOCH TIME: 1758546523.954804
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:4144.3M, EPOCH TIME: 1758546523.985585
[09/22 09:08:43   1041s]     ClockRefiner summary
[09/22 09:08:43   1041s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:08:43   1041s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[09/22 09:08:43   1041s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:08:43   1041s]     Revert refine place priority changes on 0 instances.
[09/22 09:08:43   1041s] OPERPROF: Starting DPlace-Init at level 1, MEM:4144.3M, EPOCH TIME: 1758546523.993608
[09/22 09:08:43   1041s] Processing tracks to init pin-track alignment.
[09/22 09:08:43   1041s] z: 2, totalTracks: 1
[09/22 09:08:43   1041s] z: 4, totalTracks: 1
[09/22 09:08:43   1041s] z: 6, totalTracks: 1
[09/22 09:08:43   1041s] z: 8, totalTracks: 1
[09/22 09:08:43   1041s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:43   1041s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4144.3M, EPOCH TIME: 1758546523.998956
[09/22 09:08:43   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:43   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:44   1042s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:44   1042s] OPERPROF:     Starting CMU at level 3, MEM:4144.3M, EPOCH TIME: 1758546524.013472
[09/22 09:08:44   1042s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4144.3M, EPOCH TIME: 1758546524.014096
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:44   1042s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4144.3M, EPOCH TIME: 1758546524.014960
[09/22 09:08:44   1042s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4144.3M, EPOCH TIME: 1758546524.015001
[09/22 09:08:44   1042s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4144.3M, EPOCH TIME: 1758546524.015067
[09/22 09:08:44   1042s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4144.3MB).
[09/22 09:08:44   1042s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.023, MEM:4144.3M, EPOCH TIME: 1758546524.016151
[09/22 09:08:44   1042s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/22 09:08:44   1042s]     Disconnecting clock tree from netlist...
[09/22 09:08:44   1042s]     Disconnecting clock tree from netlist done.
[09/22 09:08:44   1042s]     Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:08:44   1042s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4144.3M, EPOCH TIME: 1758546524.017255
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.027, REAL:0.027, MEM:4144.3M, EPOCH TIME: 1758546524.044738
[09/22 09:08:44   1042s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:44   1042s]     Leaving CCOpt scope - Initializing placement interface...
[09/22 09:08:44   1042s] OPERPROF: Starting DPlace-Init at level 1, MEM:4144.3M, EPOCH TIME: 1758546524.044890
[09/22 09:08:44   1042s] Processing tracks to init pin-track alignment.
[09/22 09:08:44   1042s] z: 2, totalTracks: 1
[09/22 09:08:44   1042s] z: 4, totalTracks: 1
[09/22 09:08:44   1042s] z: 6, totalTracks: 1
[09/22 09:08:44   1042s] z: 8, totalTracks: 1
[09/22 09:08:44   1042s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:44   1042s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4144.3M, EPOCH TIME: 1758546524.049831
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:44   1042s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:44   1042s] OPERPROF:     Starting CMU at level 3, MEM:4144.3M, EPOCH TIME: 1758546524.064894
[09/22 09:08:44   1042s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4144.3M, EPOCH TIME: 1758546524.065521
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:08:44   1042s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.017, MEM:4144.3M, EPOCH TIME: 1758546524.066385
[09/22 09:08:44   1042s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4144.3M, EPOCH TIME: 1758546524.066426
[09/22 09:08:44   1042s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4144.3M, EPOCH TIME: 1758546524.066484
[09/22 09:08:44   1042s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4144.3MB).
[09/22 09:08:44   1042s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4144.3M, EPOCH TIME: 1758546524.067564
[09/22 09:08:44   1042s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:44   1042s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:08:44   1042s] End AAE Lib Interpolated Model. (MEM=3028.031250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:08:44   1042s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     Clock tree legalization - Histogram:
[09/22 09:08:44   1042s]     ====================================
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     --------------------------------
[09/22 09:08:44   1042s]     Movement (um)    Number of cells
[09/22 09:08:44   1042s]     --------------------------------
[09/22 09:08:44   1042s]       (empty table)
[09/22 09:08:44   1042s]     --------------------------------
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     Clock tree legalization - There are no Movements:
[09/22 09:08:44   1042s]     =================================================
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     ---------------------------------------------
[09/22 09:08:44   1042s]     Movement (um)    Desired     Achieved    Node
[09/22 09:08:44   1042s]                      location    location    
[09/22 09:08:44   1042s]     ---------------------------------------------
[09/22 09:08:44   1042s]       (empty table)
[09/22 09:08:44   1042s]     ---------------------------------------------
[09/22 09:08:44   1042s]     
[09/22 09:08:44   1042s]     Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:08:44   1042s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:08:44   1042s]     Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:08:44   1042s]     Clock DAG hash after 'Clustering': d5c8b2fc2c825dd6 7b68192c06e0f6bf 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:08:44   1042s]     CTS services accumulated run-time stats after 'Clustering':
[09/22 09:08:44   1042s]       delay calculator: calls=4827, total_wall_time=0.060s, mean_wall_time=0.012ms
[09/22 09:08:44   1042s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:08:44   1042s]     Clock DAG stats after 'Clustering':
[09/22 09:08:44   1042s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:08:44   1042s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:08:44   1042s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:08:44   1042s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:08:44   1042s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:08:44   1042s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:08:44   1042s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:08:44   1042s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:44   1042s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:08:44   1042s]     Clock DAG net violations after 'Clustering':
[09/22 09:08:44   1042s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:08:44   1042s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[09/22 09:08:44   1042s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:08:44   1042s]     Primary reporting skew groups after 'Clustering':
[09/22 09:08:44   1042s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:08:44   1042s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:08:44   1042s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:08:44   1042s]     Skew group summary after 'Clustering':
[09/22 09:08:44   1042s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:08:44   1042s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:08:44   1042s]   Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Post-Clustering Statistics Report
[09/22 09:08:44   1042s]   =================================
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Fanout Statistics:
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   -----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[09/22 09:08:44   1042s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[09/22 09:08:44   1042s]   -----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   Trunk         1        1.000       1         1        0.000      {1 <= 2}
[09/22 09:08:44   1042s]   Leaf          1      581.000     581       581        0.000      {1 <= 582}
[09/22 09:08:44   1042s]   -----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Clustering Failure Statistics:
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   --------------------------------
[09/22 09:08:44   1042s]   Net Type    Clusters    Clusters
[09/22 09:08:44   1042s]               Tried       Failed
[09/22 09:08:44   1042s]   --------------------------------
[09/22 09:08:44   1042s]     (empty table)
[09/22 09:08:44   1042s]   --------------------------------
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Clustering Partition Statistics:
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------------
[09/22 09:08:44   1042s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[09/22 09:08:44   1042s]               Fraction    Fraction    Count        Size    Size    Size    Size
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------------
[09/22 09:08:44   1042s]     (empty table)
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------------
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Longest 5 runtime clustering solutions:
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   6147.294      581         0                  1          clk           clk
[09/22 09:08:44   1042s]   ----------------------------------------------------------------------------
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Bottom-up runtime statistics:
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   -----------------------------------------------------
[09/22 09:08:44   1042s]   Mean        Min         Max         Std. Dev    Count
[09/22 09:08:44   1042s]   -----------------------------------------------------
[09/22 09:08:44   1042s]   6147.294    6147.294    6147.294     0.000         1
[09/22 09:08:44   1042s]   -----------------------------------------------------
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   
[09/22 09:08:44   1042s]   Looking for fanout violations...
[09/22 09:08:44   1042s]   Looking for fanout violations done.
[09/22 09:08:44   1042s]   Removing clustering added virtual delays...
[09/22 09:08:44   1042s]     Resynthesising clock tree into netlist...
[09/22 09:08:44   1042s]       Reset timing graph...
[09/22 09:08:44   1042s] Ignoring AAE DB Resetting ...
[09/22 09:08:44   1042s]       Reset timing graph done.
[09/22 09:08:44   1042s]     Resynthesising clock tree into netlist done.
[09/22 09:08:44   1042s]     Disconnecting clock tree from netlist...
[09/22 09:08:44   1042s]     Disconnecting clock tree from netlist done.
[09/22 09:08:44   1042s]   Removing clustering added virtual delays done.
[09/22 09:08:44   1042s]   CongRepair After Initial Clustering...
[09/22 09:08:44   1042s]   Reset timing graph...
[09/22 09:08:44   1042s] Ignoring AAE DB Resetting ...
[09/22 09:08:44   1042s]   Reset timing graph done.
[09/22 09:08:44   1042s]   Leaving CCOpt scope - Early Global Route...
[09/22 09:08:44   1042s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4144.3M, EPOCH TIME: 1758546524.123483
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:581).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] Cell mytop LLGs are deleted
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] # Resetting pin-track-align track data.
[09/22 09:08:44   1042s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.029, REAL:0.029, MEM:4144.3M, EPOCH TIME: 1758546524.152635
[09/22 09:08:44   1042s]   Clock implementation routing...
[09/22 09:08:44   1042s] Net route status summary:
[09/22 09:08:44   1042s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:08:44   1042s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:08:44   1042s]     Routing using eGR only...
[09/22 09:08:44   1042s]       Early Global Route - eGR only step...
[09/22 09:08:44   1042s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[09/22 09:08:44   1042s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[09/22 09:08:44   1042s] (ccopt eGR): Start to route 1 all nets
[09/22 09:08:44   1042s] (I)      Running eGR regular flow
[09/22 09:08:44   1042s] Running assign ptn pin
[09/22 09:08:44   1042s] Running config msv constraints
[09/22 09:08:44   1042s] Running pre-eGR process
[09/22 09:08:44   1042s] (I)      Started Early Global Route ( Curr Mem: 3.74 MB )
[09/22 09:08:44   1042s] (I)      Initializing eGR engine (clean)
[09/22 09:08:44   1042s] Set min layer with default ( 2 )
[09/22 09:08:44   1042s] Set max layer with default ( 127 )
[09/22 09:08:44   1042s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:44   1042s] Min route layer (adjusted) = 2
[09/22 09:08:44   1042s] Max route layer (adjusted) = 11
[09/22 09:08:44   1042s] (I)      clean place blk overflow:
[09/22 09:08:44   1042s] (I)      H : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      V : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      Initializing eGR engine (clean)
[09/22 09:08:44   1042s] Set min layer with default ( 2 )
[09/22 09:08:44   1042s] Set max layer with default ( 127 )
[09/22 09:08:44   1042s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:44   1042s] Min route layer (adjusted) = 2
[09/22 09:08:44   1042s] Max route layer (adjusted) = 11
[09/22 09:08:44   1042s] (I)      clean place blk overflow:
[09/22 09:08:44   1042s] (I)      H : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      V : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      Started Early Global Route kernel ( Curr Mem: 3.74 MB )
[09/22 09:08:44   1042s] (I)      Running eGR Cong Clean flow
[09/22 09:08:44   1042s] (I)      # wire layers (front) : 12
[09/22 09:08:44   1042s] (I)      # wire layers (back)  : 0
[09/22 09:08:44   1042s] (I)      min wire layer : 1
[09/22 09:08:44   1042s] (I)      max wire layer : 11
[09/22 09:08:44   1042s] (I)      # cut layers (front) : 11
[09/22 09:08:44   1042s] (I)      # cut layers (back)  : 0
[09/22 09:08:44   1042s] (I)      min cut layer : 1
[09/22 09:08:44   1042s] (I)      max cut layer : 10
[09/22 09:08:44   1042s] (I)      ================================ Layers ================================
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:08:44   1042s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:08:44   1042s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:08:44   1042s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      Started Import and model ( Curr Mem: 3.74 MB )
[09/22 09:08:44   1042s] (I)      == Non-default Options ==
[09/22 09:08:44   1042s] (I)      Clean congestion better                            : true
[09/22 09:08:44   1042s] (I)      Estimate vias on DPT layer                         : true
[09/22 09:08:44   1042s] (I)      Rerouting rounds                                   : 10
[09/22 09:08:44   1042s] (I)      Clean congestion layer assignment rounds           : 3
[09/22 09:08:44   1042s] (I)      Layer constraints as soft constraints              : true
[09/22 09:08:44   1042s] (I)      Soft top layer                                     : true
[09/22 09:08:44   1042s] (I)      Skip prospective layer relax nets                  : true
[09/22 09:08:44   1042s] (I)      Better NDR handling                                : true
[09/22 09:08:44   1042s] (I)      Improved NDR modeling in LA                        : true
[09/22 09:08:44   1042s] (I)      Routing cost fix for NDR handling                  : true
[09/22 09:08:44   1042s] (I)      Block tracks for preroutes                         : true
[09/22 09:08:44   1042s] (I)      Assign IRoute by net group key                     : true
[09/22 09:08:44   1042s] (I)      Block unroutable channels                          : true
[09/22 09:08:44   1042s] (I)      Block unroutable channels 3D                       : true
[09/22 09:08:44   1042s] (I)      Bound layer relaxed segment wl                     : true
[09/22 09:08:44   1042s] (I)      Blocked pin reach length threshold                 : 2
[09/22 09:08:44   1042s] (I)      Check blockage within NDR space in TA              : true
[09/22 09:08:44   1042s] (I)      Skip must join for term with via pillar            : true
[09/22 09:08:44   1042s] (I)      Model find APA for IO pin                          : true
[09/22 09:08:44   1042s] (I)      On pin location for off pin term                   : true
[09/22 09:08:44   1042s] (I)      Handle EOL spacing                                 : true
[09/22 09:08:44   1042s] (I)      Merge PG vias by gap                               : true
[09/22 09:08:44   1042s] (I)      Maximum routing layer                              : 11
[09/22 09:08:44   1042s] (I)      Top routing layer                                  : 11
[09/22 09:08:44   1042s] (I)      Ignore routing layer                               : true
[09/22 09:08:44   1042s] (I)      Route selected nets only                           : true
[09/22 09:08:44   1042s] (I)      Refine MST                                         : true
[09/22 09:08:44   1042s] (I)      Honor PRL                                          : true
[09/22 09:08:44   1042s] (I)      Strong congestion aware                            : true
[09/22 09:08:44   1042s] (I)      Improved initial location for IRoutes              : true
[09/22 09:08:44   1042s] (I)      Multi panel TA                                     : true
[09/22 09:08:44   1042s] (I)      Penalize wire overlap                              : true
[09/22 09:08:44   1042s] (I)      Expand small instance blockage                     : true
[09/22 09:08:44   1042s] (I)      Reduce via in TA                                   : true
[09/22 09:08:44   1042s] (I)      SS-aware routing                                   : true
[09/22 09:08:44   1042s] (I)      Improve tree edge sharing                          : true
[09/22 09:08:44   1042s] (I)      Improve 2D via estimation                          : true
[09/22 09:08:44   1042s] (I)      Refine Steiner tree                                : true
[09/22 09:08:44   1042s] (I)      Build spine tree                                   : true
[09/22 09:08:44   1042s] (I)      Model pass through capacity                        : true
[09/22 09:08:44   1042s] (I)      Extend blockages by a half GCell                   : true
[09/22 09:08:44   1042s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[09/22 09:08:44   1042s] (I)      Consider pin shapes                                : true
[09/22 09:08:44   1042s] (I)      Consider pin shapes for all nodes                  : true
[09/22 09:08:44   1042s] (I)      Consider NR APA                                    : true
[09/22 09:08:44   1042s] (I)      Consider IO pin shape                              : true
[09/22 09:08:44   1042s] (I)      Fix pin connection bug                             : true
[09/22 09:08:44   1042s] (I)      Consider layer RC for local wires                  : true
[09/22 09:08:44   1042s] (I)      Honor layer constraint                             : true
[09/22 09:08:44   1042s] (I)      Route to clock mesh pin                            : true
[09/22 09:08:44   1042s] (I)      LA-aware pin escape length                         : 2
[09/22 09:08:44   1042s] (I)      Connect multiple ports                             : true
[09/22 09:08:44   1042s] (I)      Split for must join                                : true
[09/22 09:08:44   1042s] (I)      Number of threads                                  : 1
[09/22 09:08:44   1042s] (I)      Routing effort level                               : 10000
[09/22 09:08:44   1042s] (I)      Prefer layer length threshold                      : 8
[09/22 09:08:44   1042s] (I)      Overflow penalty cost                              : 10
[09/22 09:08:44   1042s] (I)      A-star cost                                        : 0.300000
[09/22 09:08:44   1042s] (I)      Misalignment cost                                  : 10.000000
[09/22 09:08:44   1042s] (I)      Threshold for short IRoute                         : 6
[09/22 09:08:44   1042s] (I)      Via cost during post routing                       : 1.000000
[09/22 09:08:44   1042s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/22 09:08:44   1042s] (I)      Source-to-sink ratio                               : 0.300000
[09/22 09:08:44   1042s] (I)      Scenic ratio bound                                 : 3.000000
[09/22 09:08:44   1042s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/22 09:08:44   1042s] (I)      Net layer relax scenic ratio                       : 1.250000
[09/22 09:08:44   1042s] (I)      Layer demotion scenic scale                        : 1.000000
[09/22 09:08:44   1042s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/22 09:08:44   1042s] (I)      PG-aware similar topology routing                  : true
[09/22 09:08:44   1042s] (I)      Maze routing via cost fix                          : true
[09/22 09:08:44   1042s] (I)      Apply PRL on PG terms                              : true
[09/22 09:08:44   1042s] (I)      Apply PRL on obs objects                           : true
[09/22 09:08:44   1042s] (I)      Handle range-type spacing rules                    : true
[09/22 09:08:44   1042s] (I)      PG gap threshold multiplier                        : 10.000000
[09/22 09:08:44   1042s] (I)      Parallel spacing query fix                         : true
[09/22 09:08:44   1042s] (I)      Force source to root IR                            : true
[09/22 09:08:44   1042s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/22 09:08:44   1042s] (I)      Multi-pass Schedule                                : {{} {} {}}
[09/22 09:08:44   1042s] (I)      Route tie net to shape                             : auto
[09/22 09:08:44   1042s] (I)      Do not relax to DPT layer                          : true
[09/22 09:08:44   1042s] (I)      No DPT in post routing                             : true
[09/22 09:08:44   1042s] (I)      Modeling PG via merging fix                        : true
[09/22 09:08:44   1042s] (I)      Shield aware TA                                    : true
[09/22 09:08:44   1042s] (I)      Strong shield aware TA                             : true
[09/22 09:08:44   1042s] (I)      Overflow calculation fix in LA                     : true
[09/22 09:08:44   1042s] (I)      Post routing fix                                   : true
[09/22 09:08:44   1042s] (I)      Strong post routing                                : true
[09/22 09:08:44   1042s] (I)      Violation on path threshold                        : 1
[09/22 09:08:44   1042s] (I)      Pass through capacity modeling                     : true
[09/22 09:08:44   1042s] (I)      Read layer and via RC                              : true
[09/22 09:08:44   1042s] (I)      Select the non-relaxed segments in post routing stage : true
[09/22 09:08:44   1042s] (I)      Select term pin box for io pin                     : true
[09/22 09:08:44   1042s] (I)      Penalize NDR sharing                               : true
[09/22 09:08:44   1042s] (I)      Enable special modeling                            : false
[09/22 09:08:44   1042s] (I)      Keep fixed segments                                : true
[09/22 09:08:44   1042s] (I)      Reorder net groups by key                          : true
[09/22 09:08:44   1042s] (I)      Increase net scenic ratio                          : true
[09/22 09:08:44   1042s] (I)      Method to set GCell size                           : row
[09/22 09:08:44   1042s] (I)      Connect multiple ports and must join fix           : true
[09/22 09:08:44   1042s] (I)      Avoid high resistance layers                       : true
[09/22 09:08:44   1042s] (I)      Segment length threshold                           : 1
[09/22 09:08:44   1042s] (I)      Model find APA for IO pin fix                      : true
[09/22 09:08:44   1042s] (I)      Avoid connecting non-metal layers                  : true
[09/22 09:08:44   1042s] (I)      Use track pitch for NDR                            : true
[09/22 09:08:44   1042s] (I)      Decide max and min layer to relax with layer difference : true
[09/22 09:08:44   1042s] (I)      Handle non-default track width                     : false
[09/22 09:08:44   1042s] (I)      Block unroutable channels fix                      : true
[09/22 09:08:44   1042s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:08:44   1042s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:08:44   1042s] (I)      ============== Pin Summary ==============
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:08:44   1042s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:08:44   1042s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:08:44   1042s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      Custom ignore net properties:
[09/22 09:08:44   1042s] (I)      1 : NotLegal
[09/22 09:08:44   1042s] (I)      2 : NotSelected
[09/22 09:08:44   1042s] (I)      Default ignore net properties:
[09/22 09:08:44   1042s] (I)      1 : Special
[09/22 09:08:44   1042s] (I)      2 : Analog
[09/22 09:08:44   1042s] (I)      3 : Fixed
[09/22 09:08:44   1042s] (I)      4 : Skipped
[09/22 09:08:44   1042s] (I)      5 : MixedSignal
[09/22 09:08:44   1042s] (I)      Prerouted net properties:
[09/22 09:08:44   1042s] (I)      1 : NotLegal
[09/22 09:08:44   1042s] (I)      2 : Special
[09/22 09:08:44   1042s] (I)      3 : Analog
[09/22 09:08:44   1042s] (I)      4 : Fixed
[09/22 09:08:44   1042s] (I)      5 : Skipped
[09/22 09:08:44   1042s] (I)      6 : MixedSignal
[09/22 09:08:44   1042s] [NR-eGR] Early global route reroute 1 out of 21189 routable nets
[09/22 09:08:44   1042s] (I)      Use row-based GCell size
[09/22 09:08:44   1042s] (I)      Use row-based GCell align
[09/22 09:08:44   1042s] (I)      layer 0 area = 80000
[09/22 09:08:44   1042s] (I)      layer 1 area = 80000
[09/22 09:08:44   1042s] (I)      layer 2 area = 80000
[09/22 09:08:44   1042s] (I)      layer 3 area = 80000
[09/22 09:08:44   1042s] (I)      layer 4 area = 80000
[09/22 09:08:44   1042s] (I)      layer 5 area = 80000
[09/22 09:08:44   1042s] (I)      layer 6 area = 80000
[09/22 09:08:44   1042s] (I)      layer 7 area = 80000
[09/22 09:08:44   1042s] (I)      layer 8 area = 80000
[09/22 09:08:44   1042s] (I)      layer 9 area = 400000
[09/22 09:08:44   1042s] (I)      layer 10 area = 400000
[09/22 09:08:44   1042s] (I)      GCell unit size   : 3420
[09/22 09:08:44   1042s] (I)      GCell multiplier  : 1
[09/22 09:08:44   1042s] (I)      GCell row height  : 3420
[09/22 09:08:44   1042s] (I)      Actual row height : 3420
[09/22 09:08:44   1042s] (I)      GCell align ref   : 6000 6080
[09/22 09:08:44   1042s] [NR-eGR] Track table information for default rule: 
[09/22 09:08:44   1042s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:08:44   1042s] (I)      ================== Default via ===================
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:08:44   1042s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:08:44   1042s] [NR-eGR] Read 5066 PG shapes
[09/22 09:08:44   1042s] [NR-eGR] Read 0 clock shapes
[09/22 09:08:44   1042s] [NR-eGR] Read 0 other shapes
[09/22 09:08:44   1042s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:08:44   1042s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:08:44   1042s] [NR-eGR] #Instance Blockages : 0
[09/22 09:08:44   1042s] [NR-eGR] #PG Blockages       : 5066
[09/22 09:08:44   1042s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:08:44   1042s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:08:44   1042s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:08:44   1042s] [NR-eGR] #Other Blockages    : 0
[09/22 09:08:44   1042s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:08:44   1042s] [NR-eGR] #prerouted nets         : 0
[09/22 09:08:44   1042s] [NR-eGR] #prerouted special nets : 0
[09/22 09:08:44   1042s] [NR-eGR] #prerouted wires        : 0
[09/22 09:08:44   1042s] [NR-eGR] Read 21189 nets ( ignored 21188 )
[09/22 09:08:44   1042s] (I)        Front-side 21189 ( ignored 21188 )
[09/22 09:08:44   1042s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:08:44   1042s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:08:44   1042s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[09/22 09:08:44   1042s] [NR-eGR] #via pillars        : 0
[09/22 09:08:44   1042s] [NR-eGR] #must join all port : 0
[09/22 09:08:44   1042s] [NR-eGR] #multiple ports     : 0
[09/22 09:08:44   1042s] [NR-eGR] #has must join      : 0
[09/22 09:08:44   1042s] (I)      handle routing halo
[09/22 09:08:44   1042s] (I)      Reading macro buffers
[09/22 09:08:44   1042s] (I)      Number of macro buffers: 0
[09/22 09:08:44   1042s] (I)      =========== RC Report:  ============
[09/22 09:08:44   1042s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[09/22 09:08:44   1042s] (I)      ------------------------------------
[09/22 09:08:44   1042s] (I)        Metal2         3.808        0.173 
[09/22 09:08:44   1042s] (I)        Metal3         3.965        0.175 
[09/22 09:08:44   1042s] (I)        Metal4         3.808        0.173 
[09/22 09:08:44   1042s] (I)        Metal5         3.965        0.175 
[09/22 09:08:44   1042s] (I)        Metal6         3.808        0.165 
[09/22 09:08:44   1042s] (I)        Metal7         1.187        0.394 
[09/22 09:08:44   1042s] (I)        Metal8         1.080        0.371 
[09/22 09:08:44   1042s] (I)        Metal9         0.444        0.833 
[09/22 09:08:44   1042s] (I)       Metal10         0.159        0.343 
[09/22 09:08:44   1042s] (I)       Metal11         0.095        1.114 
[09/22 09:08:44   1042s] (I)      early_global_route_priority property id does not exist.
[09/22 09:08:44   1042s] (I)      Read Num Blocks=7942  Num Prerouted Wires=0  Num CS=0
[09/22 09:08:44   1042s] (I)      Layer 1 (V) : #blockages 296 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 2 (H) : #blockages 1480 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 3 (V) : #blockages 296 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 4 (H) : #blockages 1480 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 5 (V) : #blockages 296 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 6 (H) : #blockages 1480 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 7 (V) : #blockages 296 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 8 (H) : #blockages 1776 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 9 (V) : #blockages 526 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Moved 1 terms for better access 
[09/22 09:08:44   1042s] (I)      Number of ignored nets                =  21188
[09/22 09:08:44   1042s] (I)      Number of connected nets              =      0
[09/22 09:08:44   1042s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:08:44   1042s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:08:44   1042s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/22 09:08:44   1042s] (I)      Ndr track 0 does not exist
[09/22 09:08:44   1042s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:08:44   1042s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:08:44   1042s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:08:44   1042s] (I)      Site width          :   400  (dbu)
[09/22 09:08:44   1042s] (I)      Row height          :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell width         :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell height        :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      Grid                :   151   150    11
[09/22 09:08:44   1042s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:08:44   1042s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:08:44   1042s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:08:44   1042s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:08:44   1042s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:08:44   1042s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:08:44   1042s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:08:44   1042s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:08:44   1042s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:08:44   1042s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:08:44   1042s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:08:44   1042s] (I)      --------------------------------------------------------
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] [NR-eGR] ============ Routing rule table ============
[09/22 09:08:44   1042s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[09/22 09:08:44   1042s] [NR-eGR] ========================================
[09/22 09:08:44   1042s] [NR-eGR] 
[09/22 09:08:44   1042s] (I)      ==== NDR : (Default) ====
[09/22 09:08:44   1042s] (I)      +--------------+--------+
[09/22 09:08:44   1042s] (I)      |           ID |      0 |
[09/22 09:08:44   1042s] (I)      |      Default |    yes |
[09/22 09:08:44   1042s] (I)      |  Clk Special |     no |
[09/22 09:08:44   1042s] (I)      | Hard spacing |     no |
[09/22 09:08:44   1042s] (I)      |    NDR track | (none) |
[09/22 09:08:44   1042s] (I)      |      NDR via | (none) |
[09/22 09:08:44   1042s] (I)      |  Extra space |      0 |
[09/22 09:08:44   1042s] (I)      |      Shields |      0 |
[09/22 09:08:44   1042s] (I)      |   Demand (H) |      1 |
[09/22 09:08:44   1042s] (I)      |   Demand (V) |      1 |
[09/22 09:08:44   1042s] (I)      |        #Nets |      1 |
[09/22 09:08:44   1042s] (I)      +--------------+--------+
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      =============== Blocked Tracks ===============
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:08:44   1042s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:08:44   1042s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:08:44   1042s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.75 MB )
[09/22 09:08:44   1042s] (I)      Reset routing kernel
[09/22 09:08:44   1042s] (I)      Started Global Routing ( Curr Mem: 3.75 MB )
[09/22 09:08:44   1042s] (I)      totalPins=582  totalGlobalPin=582 (100.00%)
[09/22 09:08:44   1042s] (I)      ================== Net Group Info ==================
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      |  1 |              1 |    Metal2(2) | Metal11(11) |
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      total 2D Cap : 1733920 = (896687 H, 837233 V)
[09/22 09:08:44   1042s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[09/22 09:08:44   1042s] (I)      init route region map
[09/22 09:08:44   1042s] (I)      #blocked GCells = 0
[09/22 09:08:44   1042s] (I)      #regions = 1
[09/22 09:08:44   1042s] (I)      init safety region map
[09/22 09:08:44   1042s] (I)      #blocked GCells = 0
[09/22 09:08:44   1042s] (I)      #regions = 1
[09/22 09:08:44   1042s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1a Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1b Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.640240e+03um
[09/22 09:08:44   1042s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:08:44   1042s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1c Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1d Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1e Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.640240e+03um
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1f Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1544 = (725 H, 819 V) = (0.08% H, 0.10% V) = (1.240e+03um H, 1.400e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1g Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1538 = (723 H, 815 V) = (0.08% H, 0.10% V) = (1.236e+03um H, 1.394e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1h Route ============
[09/22 09:08:44   1042s] (I)      Usage: 1538 = (723 H, 815 V) = (0.08% H, 0.10% V) = (1.236e+03um H, 1.394e+03um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1l Route ============
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:08:44   1042s] [NR-eGR]                        OverCon            
[09/22 09:08:44   1042s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:08:44   1042s] [NR-eGR]        Layer             (1-0)    OverCon
[09/22 09:08:44   1042s] [NR-eGR] ----------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] ----------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] 
[09/22 09:08:44   1042s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.75 MB )
[09/22 09:08:44   1042s] (I)      Updating congestion map
[09/22 09:08:44   1042s] (I)      total 2D Cap : 1734514 = (896836 H, 837678 V)
[09/22 09:08:44   1042s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:08:44   1042s] (I)      Running track assignment and export wires
[09/22 09:08:44   1042s] (I)      Delete wires for 1 nets 
[09/22 09:08:44   1042s] (I)      ============= Track Assignment ============
[09/22 09:08:44   1042s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.75 MB )
[09/22 09:08:44   1042s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:08:44   1042s] (I)      Run Multi-thread track assignment
[09/22 09:08:44   1042s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.76 MB )
[09/22 09:08:44   1042s] (I)      Started Export ( Curr Mem: 3.76 MB )
[09/22 09:08:44   1042s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:08:44   1042s] [NR-eGR] Total eGR-routed clock nets wire length: 2698um, number of vias: 1424
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR] Report for selected net(s) only.
[09/22 09:08:44   1042s] [NR-eGR]                  Length (um)  Vias 
[09/22 09:08:44   1042s] [NR-eGR] -----------------------------------
[09/22 09:08:44   1042s] [NR-eGR]  Metal1   (1H)             0   581 
[09/22 09:08:44   1042s] [NR-eGR]  Metal2   (2V)          1096   786 
[09/22 09:08:44   1042s] [NR-eGR]  Metal3   (3H)          1200    51 
[09/22 09:08:44   1042s] [NR-eGR]  Metal4   (4V)           317     6 
[09/22 09:08:44   1042s] [NR-eGR]  Metal5   (5H)            85     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal6   (6V)             0     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal7   (7H)             0     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal8   (8V)             0     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal9   (9H)             0     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal10  (10V)            0     0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal11  (11H)            0     0 
[09/22 09:08:44   1042s] [NR-eGR] -----------------------------------
[09/22 09:08:44   1042s] [NR-eGR]           Total         2698  1424 
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR] Total half perimeter of net bounding box: 496um
[09/22 09:08:44   1042s] [NR-eGR] Total length: 2698um, number of vias: 1424
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR] Total routed clock nets wire length: 2698um, number of vias: 1424
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:08:44   1042s] [NR-eGR] -------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:08:44   1042s] [NR-eGR]  Metal2   (2V)        103910   74770 
[09/22 09:08:44   1042s] [NR-eGR]  Metal3   (3H)        122611   11565 
[09/22 09:08:44   1042s] [NR-eGR]  Metal4   (4V)         95478    4823 
[09/22 09:08:44   1042s] [NR-eGR]  Metal5   (5H)         51934    1731 
[09/22 09:08:44   1042s] [NR-eGR]  Metal6   (6V)         40730     103 
[09/22 09:08:44   1042s] [NR-eGR]  Metal7   (7H)          1596      27 
[09/22 09:08:44   1042s] [NR-eGR]  Metal8   (8V)          1141       0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:08:44   1042s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:08:44   1042s] [NR-eGR] -------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]           Total       417400  148661 
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR] Total half perimeter of net bounding box: 370221um
[09/22 09:08:44   1042s] [NR-eGR] Total length: 417400um, number of vias: 148661
[09/22 09:08:44   1042s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:08:44   1042s] (I)      == Layer wire length by net rule ==
[09/22 09:08:44   1042s] (I)                        Default 
[09/22 09:08:44   1042s] (I)      --------------------------
[09/22 09:08:44   1042s] (I)       Metal1   (1H)        0um 
[09/22 09:08:44   1042s] (I)       Metal2   (2V)   103910um 
[09/22 09:08:44   1042s] (I)       Metal3   (3H)   122611um 
[09/22 09:08:44   1042s] (I)       Metal4   (4V)    95478um 
[09/22 09:08:44   1042s] (I)       Metal5   (5H)    51934um 
[09/22 09:08:44   1042s] (I)       Metal6   (6V)    40730um 
[09/22 09:08:44   1042s] (I)       Metal7   (7H)     1596um 
[09/22 09:08:44   1042s] (I)       Metal8   (8V)     1141um 
[09/22 09:08:44   1042s] (I)       Metal9   (9H)        0um 
[09/22 09:08:44   1042s] (I)       Metal10  (10V)       0um 
[09/22 09:08:44   1042s] (I)       Metal11  (11H)       0um 
[09/22 09:08:44   1042s] (I)      --------------------------
[09/22 09:08:44   1042s] (I)                Total  417400um 
[09/22 09:08:44   1042s] (I)      == Layer via count by net rule ==
[09/22 09:08:44   1042s] (I)                       Default 
[09/22 09:08:44   1042s] (I)      -------------------------
[09/22 09:08:44   1042s] (I)       Metal1   (1H)     55642 
[09/22 09:08:44   1042s] (I)       Metal2   (2V)     74770 
[09/22 09:08:44   1042s] (I)       Metal3   (3H)     11565 
[09/22 09:08:44   1042s] (I)       Metal4   (4V)      4823 
[09/22 09:08:44   1042s] (I)       Metal5   (5H)      1731 
[09/22 09:08:44   1042s] (I)       Metal6   (6V)       103 
[09/22 09:08:44   1042s] (I)       Metal7   (7H)        27 
[09/22 09:08:44   1042s] (I)       Metal8   (8V)         0 
[09/22 09:08:44   1042s] (I)       Metal9   (9H)         0 
[09/22 09:08:44   1042s] (I)       Metal10  (10V)        0 
[09/22 09:08:44   1042s] (I)       Metal11  (11H)        0 
[09/22 09:08:44   1042s] (I)      -------------------------
[09/22 09:08:44   1042s] (I)                Total   148661 
[09/22 09:08:44   1042s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.76 MB )
[09/22 09:08:44   1042s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:08:44   1042s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.76 MB )
[09/22 09:08:44   1042s] [NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.75 MB )
[09/22 09:08:44   1042s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:08:44   1042s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:08:44   1042s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:08:44   1042s] (I)       Early Global Route                             100.00%  50407.55 sec  50407.74 sec  0.19 sec  0.19 sec 
[09/22 09:08:44   1042s] (I)       +-Early Global Route kernel                     98.50%  50407.55 sec  50407.74 sec  0.19 sec  0.19 sec 
[09/22 09:08:44   1042s] (I)       | +-Import and model                            43.28%  50407.56 sec  50407.64 sec  0.08 sec  0.08 sec 
[09/22 09:08:44   1042s] (I)       | | +-Create place DB                           18.01%  50407.56 sec  50407.59 sec  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Import place data                       17.97%  50407.56 sec  50407.59 sec  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read instances and placement           3.72%  50407.56 sec  50407.57 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read nets                             13.99%  50407.57 sec  50407.59 sec  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)       | | +-Create route DB                           22.57%  50407.59 sec  50407.64 sec  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Import route data (1T)                  22.18%  50407.59 sec  50407.64 sec  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.20%  50407.61 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read routing blockages               0.00%  50407.61 sec  50407.61 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read bump blockages                  0.00%  50407.61 sec  50407.61 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read instance blockages              1.24%  50407.61 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read PG blockages                    0.63%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read clock blockages                 0.01%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read other blockages                 0.01%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read halo blockages                  0.04%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read blackboxes                        0.00%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read prerouted                         0.03%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Read nets                              0.08%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Set up via pillars                     0.02%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Set up RC info                         0.22%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Initialize 3D grid graph               0.60%  50407.62 sec  50407.62 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Model blockage capacity                7.65%  50407.62 sec  50407.64 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | | | | +-Initialize 3D capacity               7.15%  50407.62 sec  50407.63 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Move terms for access (1T)             0.07%  50407.64 sec  50407.64 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Read aux data                              0.00%  50407.64 sec  50407.64 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Others data preparation                    0.01%  50407.64 sec  50407.64 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Create route kernel                        1.90%  50407.64 sec  50407.64 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Global Routing                              13.71%  50407.64 sec  50407.67 sec  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)       | | +-Initialization                             0.20%  50407.64 sec  50407.64 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Net group 1                               12.07%  50407.64 sec  50407.67 sec  0.02 sec  0.02 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Generate topology                        5.92%  50407.64 sec  50407.65 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1a                                 0.50%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Pattern routing (1T)                   0.18%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Add via demand to 2D                   0.20%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1b                                 0.14%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1c                                 0.01%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1d                                 0.01%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1e                                 0.08%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Route legalization                     0.00%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1f                                 0.00%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1g                                 0.52%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Post Routing                           0.48%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1h                                 0.49%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Post Routing                           0.46%  50407.66 sec  50407.66 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Phase 1l                                 1.04%  50407.66 sec  50407.67 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | | +-Layer assignment (1T)                  0.45%  50407.67 sec  50407.67 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Export cong map                              2.64%  50407.67 sec  50407.67 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | +-Export 2D cong map                         0.79%  50407.67 sec  50407.67 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Extract Global 3D Wires                      0.01%  50407.67 sec  50407.67 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Track Assignment (1T)                        4.42%  50407.67 sec  50407.68 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | +-Initialization                             0.01%  50407.67 sec  50407.67 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Track Assignment Kernel                    4.19%  50407.67 sec  50407.68 sec  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)       | | +-Free Memory                                0.00%  50407.68 sec  50407.68 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Export                                      31.23%  50407.68 sec  50407.74 sec  0.06 sec  0.06 sec 
[09/22 09:08:44   1042s] (I)       | | +-Export DB wires                            0.28%  50407.68 sec  50407.68 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Export all nets                          0.18%  50407.68 sec  50407.68 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | | +-Set wire vias                            0.03%  50407.68 sec  50407.68 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | | +-Report wirelength                         20.24%  50407.68 sec  50407.72 sec  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)       | | +-Update net boxes                          10.55%  50407.72 sec  50407.74 sec  0.02 sec  0.02 sec 
[09/22 09:08:44   1042s] (I)       | | +-Update timing                              0.00%  50407.74 sec  50407.74 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)       | +-Postprocess design                           0.14%  50407.74 sec  50407.74 sec  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)      ====================== Summary by functions ======================
[09/22 09:08:44   1042s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:08:44   1042s] (I)      ------------------------------------------------------------------
[09/22 09:08:44   1042s] (I)        0  Early Global Route               100.00%  0.19 sec  0.19 sec 
[09/22 09:08:44   1042s] (I)        1  Early Global Route kernel         98.50%  0.19 sec  0.19 sec 
[09/22 09:08:44   1042s] (I)        2  Import and model                  43.28%  0.08 sec  0.08 sec 
[09/22 09:08:44   1042s] (I)        2  Export                            31.23%  0.06 sec  0.06 sec 
[09/22 09:08:44   1042s] (I)        2  Global Routing                    13.71%  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)        2  Track Assignment (1T)              4.42%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        2  Export cong map                    2.64%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        2  Postprocess design                 0.14%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Create route DB                   22.57%  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)        3  Report wirelength                 20.24%  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)        3  Create place DB                   18.01%  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)        3  Net group 1                       12.07%  0.02 sec  0.02 sec 
[09/22 09:08:44   1042s] (I)        3  Update net boxes                  10.55%  0.02 sec  0.02 sec 
[09/22 09:08:44   1042s] (I)        3  Track Assignment Kernel            4.19%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        3  Create route kernel                1.90%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Export 2D cong map                 0.79%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Export DB wires                    0.28%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Initialization                     0.21%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Import route data (1T)            22.18%  0.04 sec  0.04 sec 
[09/22 09:08:44   1042s] (I)        4  Import place data                 17.97%  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)        4  Generate topology                  5.92%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1l                           1.04%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1g                           0.52%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1a                           0.50%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1h                           0.49%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Export all nets                    0.18%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1b                           0.14%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1e                           0.08%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        4  Phase 1f                           0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Read nets                         14.07%  0.03 sec  0.03 sec 
[09/22 09:08:44   1042s] (I)        5  Model blockage capacity            7.65%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        5  Read instances and placement       3.72%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        5  Read blockages ( Layer 2-11 )      2.20%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Post Routing                       0.93%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Initialize 3D grid graph           0.60%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Layer assignment (1T)              0.45%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Set up RC info                     0.22%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Add via demand to 2D               0.20%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Pattern routing (1T)               0.18%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Move terms for access (1T)         0.07%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Read prerouted                     0.03%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Initialize 3D capacity             7.15%  0.01 sec  0.01 sec 
[09/22 09:08:44   1042s] (I)        6  Read instance blockages            1.24%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read PG blockages                  0.63%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] (I)        7  Allocate memory for PG via list    0.14%  0.00 sec  0.00 sec 
[09/22 09:08:44   1042s] Running post-eGR process
[09/22 09:08:44   1042s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/22 09:08:44   1042s]     Routing using eGR only done.
[09/22 09:08:44   1042s] Net route status summary:
[09/22 09:08:44   1042s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:08:44   1042s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] CCOPT: Done with clock implementation routing.
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s]   Clock implementation routing done.
[09/22 09:08:44   1042s]   Fixed 1 wires.
[09/22 09:08:44   1042s]   CCOpt: Starting congestion repair using flow wrapper...
[09/22 09:08:44   1042s]     Congestion Repair...
[09/22 09:08:44   1042s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:17:22.4/14:55:20.9 (0.0), mem = 4152.3M
[09/22 09:08:44   1042s] Info: Enable timing driven in postCTS congRepair.
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] *** Start incrementalPlace ***
[09/22 09:08:44   1042s] User Input Parameters:
[09/22 09:08:44   1042s] - Congestion Driven    : On
[09/22 09:08:44   1042s] - Timing Driven        : On
[09/22 09:08:44   1042s] - Area-Violation Based : On
[09/22 09:08:44   1042s] - Start Rollback Level : -5
[09/22 09:08:44   1042s] - Legalized            : On
[09/22 09:08:44   1042s] - Window Based         : Off
[09/22 09:08:44   1042s] - eDen incr mode       : Off
[09/22 09:08:44   1042s] - Small incr mode      : Off
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546524.418651
[09/22 09:08:44   1042s] Enable eGR PG blockage caching
[09/22 09:08:44   1042s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546524.418697
[09/22 09:08:44   1042s] no activity file in design. spp won't run.
[09/22 09:08:44   1042s] Effort level <high> specified for reg2reg path_group
[09/22 09:08:44   1042s] Effort level <high> specified for tdgp_reg2reg_default path_group
[09/22 09:08:44   1042s] No Views given, use default active views for adaptive view pruning
[09/22 09:08:44   1042s] Active views:
[09/22 09:08:44   1042s]   worst_case
[09/22 09:08:44   1042s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546524.627000
[09/22 09:08:44   1042s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:4152.3M, EPOCH TIME: 1758546524.628751
[09/22 09:08:44   1042s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4152.3M, EPOCH TIME: 1758546524.628807
[09/22 09:08:44   1042s] Starting Early Global Route congestion estimation: mem = 4152.3M
[09/22 09:08:44   1042s] (I)      Initializing eGR engine (regular)
[09/22 09:08:44   1042s] Set min layer with default ( 2 )
[09/22 09:08:44   1042s] Set max layer with default ( 127 )
[09/22 09:08:44   1042s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:44   1042s] Min route layer (adjusted) = 2
[09/22 09:08:44   1042s] Max route layer (adjusted) = 11
[09/22 09:08:44   1042s] (I)      clean place blk overflow:
[09/22 09:08:44   1042s] (I)      H : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      V : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      Initializing eGR engine (regular)
[09/22 09:08:44   1042s] Set min layer with default ( 2 )
[09/22 09:08:44   1042s] Set max layer with default ( 127 )
[09/22 09:08:44   1042s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:08:44   1042s] Min route layer (adjusted) = 2
[09/22 09:08:44   1042s] Max route layer (adjusted) = 11
[09/22 09:08:44   1042s] (I)      clean place blk overflow:
[09/22 09:08:44   1042s] (I)      H : enabled 1.00 0
[09/22 09:08:44   1042s] (I)      V : enabled 1.00 0
[09/22 09:08:44   1042s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.77 MB )
[09/22 09:08:44   1042s] (I)      Running eGR Regular flow
[09/22 09:08:44   1042s] (I)      # wire layers (front) : 12
[09/22 09:08:44   1042s] (I)      # wire layers (back)  : 0
[09/22 09:08:44   1042s] (I)      min wire layer : 1
[09/22 09:08:44   1042s] (I)      max wire layer : 11
[09/22 09:08:44   1042s] (I)      # cut layers (front) : 11
[09/22 09:08:44   1042s] (I)      # cut layers (back)  : 0
[09/22 09:08:44   1042s] (I)      min cut layer : 1
[09/22 09:08:44   1042s] (I)      max cut layer : 10
[09/22 09:08:44   1042s] (I)      ================================ Layers ================================
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:08:44   1042s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:08:44   1042s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:08:44   1042s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:08:44   1042s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:08:44   1042s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:08:44   1042s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:08:44   1042s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:08:44   1042s] (I)      Started Import and model ( Curr Mem: 3.77 MB )
[09/22 09:08:44   1042s] (I)      == Non-default Options ==
[09/22 09:08:44   1042s] (I)      Maximum routing layer                              : 11
[09/22 09:08:44   1042s] (I)      Top routing layer                                  : 11
[09/22 09:08:44   1042s] (I)      Number of threads                                  : 1
[09/22 09:08:44   1042s] (I)      Route tie net to shape                             : auto
[09/22 09:08:44   1042s] (I)      Use non-blocking free Dbs wires                    : false
[09/22 09:08:44   1042s] (I)      Method to set GCell size                           : row
[09/22 09:08:44   1042s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:08:44   1042s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:08:44   1042s] (I)      ============== Pin Summary ==============
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:08:44   1042s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:08:44   1042s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:08:44   1042s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:08:44   1042s] (I)      +-------+--------+---------+------------+
[09/22 09:08:44   1042s] (I)      Custom ignore net properties:
[09/22 09:08:44   1042s] (I)      1 : NotLegal
[09/22 09:08:44   1042s] (I)      Default ignore net properties:
[09/22 09:08:44   1042s] (I)      1 : Special
[09/22 09:08:44   1042s] (I)      2 : Analog
[09/22 09:08:44   1042s] (I)      3 : Fixed
[09/22 09:08:44   1042s] (I)      4 : Skipped
[09/22 09:08:44   1042s] (I)      5 : MixedSignal
[09/22 09:08:44   1042s] (I)      Prerouted net properties:
[09/22 09:08:44   1042s] (I)      1 : NotLegal
[09/22 09:08:44   1042s] (I)      2 : Special
[09/22 09:08:44   1042s] (I)      3 : Analog
[09/22 09:08:44   1042s] (I)      4 : Fixed
[09/22 09:08:44   1042s] (I)      5 : Skipped
[09/22 09:08:44   1042s] (I)      6 : MixedSignal
[09/22 09:08:44   1042s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:08:44   1042s] (I)      Use row-based GCell size
[09/22 09:08:44   1042s] (I)      Use row-based GCell align
[09/22 09:08:44   1042s] (I)      layer 0 area = 80000
[09/22 09:08:44   1042s] (I)      layer 1 area = 80000
[09/22 09:08:44   1042s] (I)      layer 2 area = 80000
[09/22 09:08:44   1042s] (I)      layer 3 area = 80000
[09/22 09:08:44   1042s] (I)      layer 4 area = 80000
[09/22 09:08:44   1042s] (I)      layer 5 area = 80000
[09/22 09:08:44   1042s] (I)      layer 6 area = 80000
[09/22 09:08:44   1042s] (I)      layer 7 area = 80000
[09/22 09:08:44   1042s] (I)      layer 8 area = 80000
[09/22 09:08:44   1042s] (I)      layer 9 area = 400000
[09/22 09:08:44   1042s] (I)      layer 10 area = 400000
[09/22 09:08:44   1042s] (I)      GCell unit size   : 3420
[09/22 09:08:44   1042s] (I)      GCell multiplier  : 1
[09/22 09:08:44   1042s] (I)      GCell row height  : 3420
[09/22 09:08:44   1042s] (I)      Actual row height : 3420
[09/22 09:08:44   1042s] (I)      GCell align ref   : 6000 6080
[09/22 09:08:44   1042s] [NR-eGR] Track table information for default rule: 
[09/22 09:08:44   1042s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:08:44   1042s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:08:44   1042s] (I)      ================== Default via ===================
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:08:44   1042s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:08:44   1042s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:08:44   1042s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:08:44   1042s] (I)      +----+------------------+------------------------+
[09/22 09:08:44   1042s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:08:44   1042s] [NR-eGR] Read 5566 PG shapes
[09/22 09:08:44   1042s] [NR-eGR] Read 0 clock shapes
[09/22 09:08:44   1042s] [NR-eGR] Read 0 other shapes
[09/22 09:08:44   1042s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:08:44   1042s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:08:44   1042s] [NR-eGR] #Instance Blockages : 0
[09/22 09:08:44   1042s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:08:44   1042s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:08:44   1042s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:08:44   1042s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:08:44   1042s] [NR-eGR] #Other Blockages    : 0
[09/22 09:08:44   1042s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:08:44   1042s] [NR-eGR] #prerouted nets         : 1
[09/22 09:08:44   1042s] [NR-eGR] #prerouted special nets : 0
[09/22 09:08:44   1042s] [NR-eGR] #prerouted wires        : 1275
[09/22 09:08:44   1042s] [NR-eGR] Read 21189 nets ( ignored 1 )
[09/22 09:08:44   1042s] (I)        Front-side 21189 ( ignored 1 )
[09/22 09:08:44   1042s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:08:44   1042s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:08:44   1042s] (I)      handle routing halo
[09/22 09:08:44   1042s] (I)      Reading macro buffers
[09/22 09:08:44   1042s] (I)      Number of macro buffers: 0
[09/22 09:08:44   1042s] (I)      early_global_route_priority property id does not exist.
[09/22 09:08:44   1042s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1275  Num CS=0
[09/22 09:08:44   1042s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 905
[09/22 09:08:44   1042s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 342
[09/22 09:08:44   1042s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 25
[09/22 09:08:44   1042s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 3
[09/22 09:08:44   1042s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:08:44   1042s] (I)      Number of ignored nets                =      1
[09/22 09:08:44   1042s] (I)      Number of connected nets              =      0
[09/22 09:08:44   1042s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:08:44   1042s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:08:44   1042s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:08:44   1042s] (I)      Ndr track 0 does not exist
[09/22 09:08:44   1042s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:08:44   1042s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:08:44   1042s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:08:44   1042s] (I)      Site width          :   400  (dbu)
[09/22 09:08:44   1042s] (I)      Row height          :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell width         :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      GCell height        :  3420  (dbu)
[09/22 09:08:44   1042s] (I)      Grid                :   151   150    11
[09/22 09:08:44   1042s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:08:44   1042s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:08:44   1042s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:08:44   1042s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:08:44   1042s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:08:44   1042s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:08:44   1042s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:08:44   1042s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:08:44   1042s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:08:44   1042s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:08:44   1042s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:08:44   1042s] (I)      --------------------------------------------------------
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] [NR-eGR] ============ Routing rule table ============
[09/22 09:08:44   1042s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[09/22 09:08:44   1042s] [NR-eGR] ========================================
[09/22 09:08:44   1042s] [NR-eGR] 
[09/22 09:08:44   1042s] (I)      ==== NDR : (Default) ====
[09/22 09:08:44   1042s] (I)      +--------------+--------+
[09/22 09:08:44   1042s] (I)      |           ID |      0 |
[09/22 09:08:44   1042s] (I)      |      Default |    yes |
[09/22 09:08:44   1042s] (I)      |  Clk Special |     no |
[09/22 09:08:44   1042s] (I)      | Hard spacing |     no |
[09/22 09:08:44   1042s] (I)      |    NDR track | (none) |
[09/22 09:08:44   1042s] (I)      |      NDR via | (none) |
[09/22 09:08:44   1042s] (I)      |  Extra space |      0 |
[09/22 09:08:44   1042s] (I)      |      Shields |      0 |
[09/22 09:08:44   1042s] (I)      |   Demand (H) |      1 |
[09/22 09:08:44   1042s] (I)      |   Demand (V) |      1 |
[09/22 09:08:44   1042s] (I)      |        #Nets |  21188 |
[09/22 09:08:44   1042s] (I)      +--------------+--------+
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:08:44   1042s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:08:44   1042s] (I)      =============== Blocked Tracks ===============
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:08:44   1042s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:08:44   1042s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:08:44   1042s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:08:44   1042s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:08:44   1042s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:08:44   1042s] (I)      +-------+---------+----------+---------------+
[09/22 09:08:44   1042s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.78 MB )
[09/22 09:08:44   1042s] (I)      Reset routing kernel
[09/22 09:08:44   1042s] (I)      Started Global Routing ( Curr Mem: 3.78 MB )
[09/22 09:08:44   1042s] (I)      totalPins=55160  totalGlobalPin=53201 (96.45%)
[09/22 09:08:44   1042s] (I)      ================== Net Group Info ==================
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      |  1 |          21188 |    Metal2(2) | Metal11(11) |
[09/22 09:08:44   1042s] (I)      +----+----------------+--------------+-------------+
[09/22 09:08:44   1042s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:08:44   1042s] (I)      total 2D Demand : 4250 = (1024 H, 3226 V)
[09/22 09:08:44   1042s] (I)      init route region map
[09/22 09:08:44   1042s] (I)      #blocked GCells = 0
[09/22 09:08:44   1042s] (I)      #regions = 1
[09/22 09:08:44   1042s] (I)      init safety region map
[09/22 09:08:44   1042s] (I)      #blocked GCells = 0
[09/22 09:08:44   1042s] (I)      #regions = 1
[09/22 09:08:44   1042s] [NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1a Route ============
[09/22 09:08:44   1042s] (I)      Usage: 234749 = (100486 H, 134263 V) = (11.20% H, 16.04% V) = (1.718e+05um H, 2.296e+05um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1b Route ============
[09/22 09:08:44   1042s] (I)      Usage: 234749 = (100486 H, 134263 V) = (11.20% H, 16.04% V) = (1.718e+05um H, 2.296e+05um V)
[09/22 09:08:44   1042s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.014208e+05um
[09/22 09:08:44   1042s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:08:44   1042s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1c Route ============
[09/22 09:08:44   1042s] (I)      Usage: 234749 = (100486 H, 134263 V) = (11.20% H, 16.04% V) = (1.718e+05um H, 2.296e+05um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1d Route ============
[09/22 09:08:44   1042s] (I)      Usage: 234749 = (100486 H, 134263 V) = (11.20% H, 16.04% V) = (1.718e+05um H, 2.296e+05um V)
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1e Route ============
[09/22 09:08:44   1042s] (I)      Usage: 234749 = (100486 H, 134263 V) = (11.20% H, 16.04% V) = (1.718e+05um H, 2.296e+05um V)
[09/22 09:08:44   1042s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.014208e+05um
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] (I)      ============  Phase 1l Route ============
[09/22 09:08:44   1042s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:08:44   1042s] (I)      Layer  2:     192773     78066        10           0      192366    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  3:     202966     74484         1           0      202500    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  4:     192773     57635         0           0      192366    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  5:     202966     30881         0           0      202500    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  6:     192773     23501         0           0      192366    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  7:     202966       883         0           0      202500    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  8:     192773       573         0           0      192366    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      Total:       1723706    266023        11           0     1737410    ( 0.00%) 
[09/22 09:08:44   1042s] (I)      
[09/22 09:08:44   1042s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:08:44   1042s] [NR-eGR]                        OverCon            
[09/22 09:08:44   1042s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:08:44   1042s] [NR-eGR]        Layer               (1)    OverCon
[09/22 09:08:44   1042s] [NR-eGR] ----------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal2 ( 2)        10( 0.04%)   ( 0.04%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] ----------------------------------------------
[09/22 09:08:44   1042s] [NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[09/22 09:08:44   1042s] [NR-eGR] 
[09/22 09:08:44   1042s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.79 MB )
[09/22 09:08:44   1042s] (I)      Updating congestion map
[09/22 09:08:44   1042s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:08:44   1042s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:08:44   1042s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.79 MB )
[09/22 09:08:44   1042s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4152.3M
[09/22 09:08:44   1042s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.256, REAL:0.257, MEM:4152.3M, EPOCH TIME: 1758546524.886060
[09/22 09:08:44   1042s] OPERPROF: Starting HotSpotCal at level 1, MEM:4152.3M, EPOCH TIME: 1758546524.886096
[09/22 09:08:44   1042s] [hotspot] +------------+---------------+---------------+
[09/22 09:08:44   1042s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:08:44   1042s] [hotspot] +------------+---------------+---------------+
[09/22 09:08:44   1042s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:08:44   1042s] [hotspot] +------------+---------------+---------------+
[09/22 09:08:44   1042s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:08:44   1042s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:08:44   1042s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4168.3M, EPOCH TIME: 1758546524.887866
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] === incrementalPlace Internal Loop 1 ===
[09/22 09:08:44   1042s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:08:44   1042s] UM:*                                                                   incrNP_iter_start
[09/22 09:08:44   1042s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[09/22 09:08:44   1042s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4168.3M, EPOCH TIME: 1758546524.968881
[09/22 09:08:44   1042s] Processing tracks to init pin-track alignment.
[09/22 09:08:44   1042s] z: 2, totalTracks: 1
[09/22 09:08:44   1042s] z: 4, totalTracks: 1
[09/22 09:08:44   1042s] z: 6, totalTracks: 1
[09/22 09:08:44   1042s] z: 8, totalTracks: 1
[09/22 09:08:44   1042s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:08:44   1042s] Cell mytop LLGs are deleted
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] # Building mytop llgBox search-tree.
[09/22 09:08:44   1042s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4168.3M, EPOCH TIME: 1758546524.975337
[09/22 09:08:44   1042s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:08:44   1042s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4168.3M, EPOCH TIME: 1758546524.976151
[09/22 09:08:44   1042s] Max number of tech site patterns supported in site array is 256.
[09/22 09:08:44   1042s] Core basic site is CoreSite
[09/22 09:08:44   1042s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:08:44   1042s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:08:44   1042s] Fast DP-INIT is on for default
[09/22 09:08:44   1042s] Keep-away cache is enable on metals: 1-11
[09/22 09:08:44   1042s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:08:44   1042s] Atter site array init, number of instance map data is 0.
[09/22 09:08:44   1042s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.015, MEM:4168.3M, EPOCH TIME: 1758546524.990693
[09/22 09:08:44   1042s] 
[09/22 09:08:44   1042s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:08:44   1042s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:08:44   1042s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:4168.3M, EPOCH TIME: 1758546524.992082
[09/22 09:08:44   1042s] OPERPROF:   Starting post-place ADS at level 2, MEM:4168.3M, EPOCH TIME: 1758546524.992122
[09/22 09:08:45   1043s] ADSU 0.762 -> 0.763. site 186249.000 -> 186191.400. GS 13.680
[09/22 09:08:45   1043s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.025, REAL:0.025, MEM:4168.3M, EPOCH TIME: 1758546525.017304
[09/22 09:08:45   1043s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4168.3M, EPOCH TIME: 1758546525.018090
[09/22 09:08:45   1043s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4168.3M, EPOCH TIME: 1758546525.018457
[09/22 09:08:45   1043s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4168.3M, EPOCH TIME: 1758546525.018490
[09/22 09:08:45   1043s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.003, MEM:4168.3M, EPOCH TIME: 1758546525.020800
[09/22 09:08:45   1043s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4168.3M, EPOCH TIME: 1758546525.023471
[09/22 09:08:45   1043s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4168.3M, EPOCH TIME: 1758546525.023780
[09/22 09:08:45   1043s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4168.3M, EPOCH TIME: 1758546525.024420
[09/22 09:08:45   1043s] no activity file in design. spp won't run.
[09/22 09:08:45   1043s] [spp] 0
[09/22 09:08:45   1043s] [adp] 0:1:1:3
[09/22 09:08:45   1043s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:4168.3M, EPOCH TIME: 1758546525.026907
[09/22 09:08:45   1043s] SP #FI/SF FL/PI 0/0 13661/581
[09/22 09:08:45   1043s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.059, REAL:0.059, MEM:4168.3M, EPOCH TIME: 1758546525.028011
[09/22 09:08:45   1043s] PP off. flexM 0
[09/22 09:08:45   1043s] OPERPROF: Starting CDPad at level 1, MEM:4168.3M, EPOCH TIME: 1758546525.035084
[09/22 09:08:45   1043s] 3DP is on.
[09/22 09:08:45   1043s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[09/22 09:08:45   1043s] design sh 0.146. rd 0.200
[09/22 09:08:45   1043s] design sh 0.146. rd 0.200
[09/22 09:08:45   1043s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[09/22 09:08:45   1043s] design sh 0.146. rd 0.200
[09/22 09:08:45   1043s] CDPadU 0.947 -> 0.808. R=0.762, N=14242, GS=1.710
[09/22 09:08:45   1043s] OPERPROF: Finished CDPad at level 1, CPU:0.126, REAL:0.126, MEM:4168.3M, EPOCH TIME: 1758546525.161278
[09/22 09:08:45   1043s] OPERPROF: Starting InitSKP at level 1, MEM:4168.3M, EPOCH TIME: 1758546525.161372
[09/22 09:08:45   1043s] no activity file in design. spp won't run.
[09/22 09:08:45   1043s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:08:45   1043s] #################################################################################
[09/22 09:08:45   1043s] # Design Stage: PreRoute
[09/22 09:08:45   1043s] # Design Name: mytop
[09/22 09:08:45   1043s] # Design Mode: 90nm
[09/22 09:08:45   1043s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:08:45   1043s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:08:45   1043s] # Signoff Settings: SI Off 
[09/22 09:08:45   1043s] #################################################################################
[09/22 09:08:45   1043s] Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
[09/22 09:08:45   1043s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:08:45   1043s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:08:45   1043s] PreRoute RC Extraction called for design mytop.
[09/22 09:08:45   1043s] RC Extraction called in multi-corner(1) mode.
[09/22 09:08:45   1043s] RCMode: PreRoute
[09/22 09:08:45   1043s]       RC Corner Indexes            0   
[09/22 09:08:45   1043s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:08:45   1043s] Resistance Scaling Factor    : 1.00000 
[09/22 09:08:45   1043s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:08:45   1043s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:08:45   1043s] Shrink Factor                : 0.90000
[09/22 09:08:45   1043s] Using capacitance table file ...
[09/22 09:08:45   1043s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:08:45   1043s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:08:45   1043s] eee: pegSigSF=1.070000
[09/22 09:08:45   1043s] Initializing multi-corner capacitance tables ... 
[09/22 09:08:45   1043s] Initializing multi-corner resistance tables ...
[09/22 09:08:45   1043s] Creating RPSQ from WeeR and WRes ...
[09/22 09:08:45   1043s] eee: Grid unit RC data computation started
[09/22 09:08:45   1043s] eee: Grid unit RC data computation completed
[09/22 09:08:45   1043s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:08:45   1043s] eee: l=2 avDens=0.294129 usedTrk=6186.415963 availTrk=21033.000000 sigTrk=6186.415963
[09/22 09:08:45   1043s] eee: l=3 avDens=0.332058 usedTrk=7411.544685 availTrk=22320.000000 sigTrk=7411.544685
[09/22 09:08:45   1043s] eee: l=4 avDens=0.280475 usedTrk=5611.465873 availTrk=20007.000000 sigTrk=5611.465873
[09/22 09:08:45   1043s] eee: l=5 avDens=0.149194 usedTrk=3088.317621 availTrk=20700.000000 sigTrk=3088.317621
[09/22 09:08:45   1043s] eee: l=6 avDens=0.128974 usedTrk=2381.893857 availTrk=18468.000000 sigTrk=2381.893857
[09/22 09:08:45   1043s] eee: l=7 avDens=0.014399 usedTrk=93.304679 availTrk=6480.000000 sigTrk=93.304679
[09/22 09:08:45   1043s] eee: l=8 avDens=0.014449 usedTrk=66.711696 availTrk=4617.000000 sigTrk=66.711696
[09/22 09:08:45   1043s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:08:45   1043s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:08:45   1043s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:08:45   1043s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:08:45   1043s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:08:45   1043s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318431 uaWl=1.000000 uaWlH=0.459300 aWlH=0.000000 lMod=0 pMax=0.861100 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:08:45   1043s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:08:45   1043s] eee: NetCapCache creation started. (Current Mem: 4166.293M) 
[09/22 09:08:45   1043s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4166.293M) 
[09/22 09:08:45   1043s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:08:45   1043s] eee: Metal Layers Info:
[09/22 09:08:45   1043s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:45   1043s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:08:45   1043s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:45   1043s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:08:45   1043s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:08:45   1043s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:08:45   1043s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:08:45   1043s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:08:45   1043s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:08:45   1043s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:08:45   1043s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:08:45   1043s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:08:45   1043s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:08:45   1043s] eee: +----------------------------------------------------+
[09/22 09:08:45   1043s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:08:45   1043s] eee: +----------------------------------------------------+
[09/22 09:08:45   1043s] eee: +----------------------------------------------------+
[09/22 09:08:45   1043s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:08:45   1043s] eee: +----------------------------------------------------+
[09/22 09:08:45   1043s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4166.293M)
[09/22 09:08:45   1043s] Calculate delays in BcWc mode...
[09/22 09:08:45   1043s] Topological Sorting (REAL = 0:00:00.0, MEM = 4177.8M, InitMEM = 4177.8M)
[09/22 09:08:45   1043s] Start delay calculation (fullDC) (1 T). (MEM=3073.96)
[09/22 09:08:45   1043s] End AAE Lib Interpolated Model. (MEM=3073.957031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:08:47   1045s] Total number of fetched objects 21191
[09/22 09:08:47   1045s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:08:47   1045s] End delay calculation. (MEM=3080.71 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:08:47   1045s] End delay calculation (fullDC). (MEM=3080.71 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:08:47   1045s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 4153.8M) ***
[09/22 09:08:48   1045s] no activity file in design. spp won't run.
[09/22 09:08:48   1046s] *** Finished SKP initialization (cpu=0:00:03.4, real=0:00:03.0)***
[09/22 09:08:48   1046s] OPERPROF: Finished InitSKP at level 1, CPU:3.438, REAL:3.458, MEM:4169.8M, EPOCH TIME: 1758546528.618876
[09/22 09:08:48   1046s] NP #FI/FS/SF FL/PI: 0/0/0 14242/581
[09/22 09:08:48   1046s] no activity file in design. spp won't run.
[09/22 09:08:48   1046s] 
[09/22 09:08:48   1046s] AB Est...
[09/22 09:08:48   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4169.8M, EPOCH TIME: 1758546528.653102
[09/22 09:08:48   1046s] OPERPROF: Finished NP-Place at level 1, CPU:0.021, REAL:0.021, MEM:4169.8M, EPOCH TIME: 1758546528.674403
[09/22 09:08:48   1046s] Iteration  4: Skipped, with CDP Off
[09/22 09:08:48   1046s] 
[09/22 09:08:48   1046s] AB Est...
[09/22 09:08:48   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4169.8M, EPOCH TIME: 1758546528.709004
[09/22 09:08:48   1046s] OPERPROF: Finished NP-Place at level 1, CPU:0.015, REAL:0.015, MEM:4169.8M, EPOCH TIME: 1758546528.724076
[09/22 09:08:48   1046s] Iteration  5: Skipped, with CDP Off
[09/22 09:08:48   1046s] 
[09/22 09:08:48   1046s] AB Est...
[09/22 09:08:48   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4169.8M, EPOCH TIME: 1758546528.751123
[09/22 09:08:48   1046s] OPERPROF: Finished NP-Place at level 1, CPU:0.016, REAL:0.016, MEM:4169.8M, EPOCH TIME: 1758546528.767098
[09/22 09:08:48   1046s] Iteration  6: Skipped, with CDP Off
[09/22 09:08:48   1046s] 
[09/22 09:08:48   1046s] AB Est...
[09/22 09:08:48   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4169.8M, EPOCH TIME: 1758546528.794384
[09/22 09:08:48   1046s] AB param 100.0% (14242/14242).
[09/22 09:08:48   1046s] OPERPROF: Finished NP-Place at level 1, CPU:0.016, REAL:0.016, MEM:4169.8M, EPOCH TIME: 1758546528.810471
[09/22 09:08:48   1046s] AB WA 1.00. HSB #SP 0
[09/22 09:08:48   1046s] AB Full.
[09/22 09:08:48   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4169.8M, EPOCH TIME: 1758546528.868243
[09/22 09:08:48   1046s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/22 09:08:49   1046s] SKP will use view:
[09/22 09:08:49   1046s]   worst_case
[09/22 09:08:51   1048s] Iteration  7: Total net bbox = 3.680e+05 (1.57e+05 2.11e+05)
[09/22 09:08:51   1048s]               Est.  stn bbox = 4.178e+05 (1.79e+05 2.39e+05)
[09/22 09:08:51   1048s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 4201.8M
[09/22 09:08:51   1048s] OPERPROF: Finished NP-Place at level 1, CPU:2.136, REAL:2.145, MEM:4201.8M, EPOCH TIME: 1758546531.012965
[09/22 09:08:51   1048s] Legalizing MH Cells... 0 / 0 (level 5) on mytop
[09/22 09:08:51   1048s] MH legal: No MH instances from GP
[09/22 09:08:51   1048s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/22 09:08:51   1048s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4185.8M, DRC: 0)
[09/22 09:08:51   1048s] no activity file in design. spp won't run.
[09/22 09:08:51   1049s] NP #FI/FS/SF FL/PI: 0/0/0 14242/581
[09/22 09:08:51   1049s] no activity file in design. spp won't run.
[09/22 09:08:51   1049s] OPERPROF: Starting NP-Place at level 1, MEM:4185.8M, EPOCH TIME: 1758546531.099940
[09/22 09:08:51   1049s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/22 09:08:54   1052s] Iteration  8: Total net bbox = 3.628e+05 (1.54e+05 2.08e+05)
[09/22 09:08:54   1052s]               Est.  stn bbox = 4.120e+05 (1.77e+05 2.35e+05)
[09/22 09:08:54   1052s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 4185.8M
[09/22 09:08:54   1052s] OPERPROF: Finished NP-Place at level 1, CPU:3.524, REAL:3.540, MEM:4185.8M, EPOCH TIME: 1758546534.639691
[09/22 09:08:54   1052s] Legalizing MH Cells... 0 / 0 (level 6) on mytop
[09/22 09:08:54   1052s] MH legal: No MH instances from GP
[09/22 09:08:54   1052s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/22 09:08:54   1052s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4185.8M, DRC: 0)
[09/22 09:08:54   1052s] no activity file in design. spp won't run.
[09/22 09:08:54   1052s] NP #FI/FS/SF FL/PI: 0/0/0 14242/581
[09/22 09:08:54   1052s] no activity file in design. spp won't run.
[09/22 09:08:54   1052s] OPERPROF: Starting NP-Place at level 1, MEM:4185.8M, EPOCH TIME: 1758546534.725091
[09/22 09:08:54   1052s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/22 09:09:01   1059s] Iteration  9: Total net bbox = 3.633e+05 (1.56e+05 2.07e+05)
[09/22 09:09:01   1059s]               Est.  stn bbox = 4.116e+05 (1.79e+05 2.33e+05)
[09/22 09:09:01   1059s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 4185.8M
[09/22 09:09:01   1059s] OPERPROF: Finished NP-Place at level 1, CPU:6.760, REAL:6.790, MEM:4185.8M, EPOCH TIME: 1758546541.515045
[09/22 09:09:01   1059s] Legalizing MH Cells... 0 / 0 (level 7) on mytop
[09/22 09:09:01   1059s] MH legal: No MH instances from GP
[09/22 09:09:01   1059s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/22 09:09:01   1059s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4185.8M, DRC: 0)
[09/22 09:09:01   1059s] no activity file in design. spp won't run.
[09/22 09:09:01   1059s] NP #FI/FS/SF FL/PI: 0/0/0 14242/581
[09/22 09:09:01   1059s] no activity file in design. spp won't run.
[09/22 09:09:01   1059s] OPERPROF: Starting NP-Place at level 1, MEM:4185.8M, EPOCH TIME: 1758546541.611167
[09/22 09:09:01   1059s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[09/22 09:09:01   1059s] GP RA stats: MHOnly 0 nrInst 14242 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/22 09:09:04   1062s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4201.8M, EPOCH TIME: 1758546544.578648
[09/22 09:09:04   1062s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4201.8M, EPOCH TIME: 1758546544.578755
[09/22 09:09:04   1062s] Iteration 10: Total net bbox = 3.552e+05 (1.48e+05 2.08e+05)
[09/22 09:09:04   1062s]               Est.  stn bbox = 4.012e+05 (1.68e+05 2.34e+05)
[09/22 09:09:04   1062s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 4201.8M
[09/22 09:09:04   1062s] OPERPROF: Finished NP-Place at level 1, CPU:2.958, REAL:2.970, MEM:4201.8M, EPOCH TIME: 1758546544.581133
[09/22 09:09:04   1062s] Legalizing MH Cells... 0 / 0 (level 8) on mytop
[09/22 09:09:04   1062s] MH legal: No MH instances from GP
[09/22 09:09:04   1062s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[09/22 09:09:04   1062s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4185.8M, DRC: 0)
[09/22 09:09:04   1062s] Move report: Timing Driven Placement moves 14242 insts, mean move: 5.00 um, max move: 126.91 um 
[09/22 09:09:04   1062s] 	Max move on inst (FE_OFC2783_n): (50.20, 146.68) --> (52.29, 21.86)
[09/22 09:09:04   1062s] no activity file in design. spp won't run.
[09/22 09:09:04   1062s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4185.8M, EPOCH TIME: 1758546544.617549
[09/22 09:09:04   1062s] Saved padding area to DB
[09/22 09:09:04   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.004, REAL:0.004, MEM:4185.8M, EPOCH TIME: 1758546544.621289
[09/22 09:09:04   1062s] 
[09/22 09:09:04   1062s] Finished Incremental Placement (cpu=0:00:19.6, real=0:00:20.0, mem=4185.8M)
[09/22 09:09:04   1062s] CongRepair sets shifter mode to gplace
[09/22 09:09:04   1062s] TDRefine: refinePlace mode is spiral
[09/22 09:09:04   1062s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4185.8M, EPOCH TIME: 1758546544.621403
[09/22 09:09:04   1062s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4185.8M, EPOCH TIME: 1758546544.621431
[09/22 09:09:04   1062s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4185.8M, EPOCH TIME: 1758546544.621475
[09/22 09:09:04   1062s] Processing tracks to init pin-track alignment.
[09/22 09:09:04   1062s] z: 2, totalTracks: 1
[09/22 09:09:04   1062s] z: 4, totalTracks: 1
[09/22 09:09:04   1062s] z: 6, totalTracks: 1
[09/22 09:09:04   1062s] z: 8, totalTracks: 1
[09/22 09:09:04   1062s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:04   1062s] Cell mytop LLGs are deleted
[09/22 09:09:04   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] # Building mytop llgBox search-tree.
[09/22 09:09:04   1062s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4185.8M, EPOCH TIME: 1758546544.627076
[09/22 09:09:04   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:04   1062s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4185.8M, EPOCH TIME: 1758546544.628036
[09/22 09:09:04   1062s] Max number of tech site patterns supported in site array is 256.
[09/22 09:09:04   1062s] Core basic site is CoreSite
[09/22 09:09:04   1062s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:09:04   1062s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:09:04   1062s] Fast DP-INIT is on for default
[09/22 09:09:04   1062s] Keep-away cache is enable on metals: 1-11
[09/22 09:09:04   1062s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:09:04   1062s] Atter site array init, number of instance map data is 0.
[09/22 09:09:04   1062s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.015, REAL:0.015, MEM:4185.8M, EPOCH TIME: 1758546544.642633
[09/22 09:09:04   1062s] 
[09/22 09:09:04   1062s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:04   1062s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:04   1062s] 
[09/22 09:09:04   1062s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:04   1062s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.017, MEM:4185.8M, EPOCH TIME: 1758546544.644401
[09/22 09:09:04   1062s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4185.8M, EPOCH TIME: 1758546544.644444
[09/22 09:09:04   1062s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4185.8M, EPOCH TIME: 1758546544.644517
[09/22 09:09:04   1062s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4185.8MB).
[09/22 09:09:04   1062s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.024, REAL:0.024, MEM:4185.8M, EPOCH TIME: 1758546544.645612
[09/22 09:09:04   1062s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.024, REAL:0.024, MEM:4185.8M, EPOCH TIME: 1758546544.645639
[09/22 09:09:04   1062s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:04   1062s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.6
[09/22 09:09:04   1062s] OPERPROF:   Starting Refine-Place at level 2, MEM:4185.8M, EPOCH TIME: 1758546544.646347
[09/22 09:09:04   1062s] *** Starting refinePlace (0:17:43 mem=4185.8M) ***
[09/22 09:09:04   1062s] Total net bbox length = 3.629e+05 (1.532e+05 2.097e+05) (ext = 1.129e+04)
[09/22 09:09:04   1062s] 
[09/22 09:09:04   1062s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:04   1062s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:04   1062s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:04   1062s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4185.8M, EPOCH TIME: 1758546544.657977
[09/22 09:09:04   1062s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4185.8M, EPOCH TIME: 1758546544.658319
[09/22 09:09:04   1062s] Set min layer with default ( 2 )
[09/22 09:09:04   1062s] Set max layer with default ( 127 )
[09/22 09:09:04   1062s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:04   1062s] Min route layer (adjusted) = 2
[09/22 09:09:04   1062s] Max route layer (adjusted) = 11
[09/22 09:09:04   1062s] Set min layer with default ( 2 )
[09/22 09:09:04   1062s] Set max layer with default ( 127 )
[09/22 09:09:04   1062s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:04   1062s] Min route layer (adjusted) = 2
[09/22 09:09:04   1062s] Max route layer (adjusted) = 11
[09/22 09:09:04   1062s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4185.8M, EPOCH TIME: 1758546544.662036
[09/22 09:09:04   1062s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4185.8M, EPOCH TIME: 1758546544.662377
[09/22 09:09:04   1062s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4185.8M, EPOCH TIME: 1758546544.662413
[09/22 09:09:04   1062s] Starting refinePlace ...
[09/22 09:09:04   1062s] Set min layer with default ( 2 )
[09/22 09:09:04   1062s] Set max layer with default ( 127 )
[09/22 09:09:04   1062s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:04   1062s] Min route layer (adjusted) = 2
[09/22 09:09:04   1062s] Max route layer (adjusted) = 11
[09/22 09:09:04   1062s] Set min layer with default ( 2 )
[09/22 09:09:04   1062s] Set max layer with default ( 127 )
[09/22 09:09:04   1062s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:04   1062s] Min route layer (adjusted) = 2
[09/22 09:09:04   1062s] Max route layer (adjusted) = 11
[09/22 09:09:04   1062s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:09:04   1062s] DDP markSite nrRow 147 nrJob 147
[09/22 09:09:04   1062s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[09/22 09:09:04   1062s] ** Cut row section cpu time 0:00:00.0.
[09/22 09:09:04   1062s]  ** Cut row section real time 0:00:00.0.
[09/22 09:09:04   1062s]    Spread Effort: high, pre-route mode, useDDP on.
[09/22 09:09:04   1062s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4185.8MB) @(0:17:43 - 0:17:43).
[09/22 09:09:04   1062s] Move report: preRPlace moves 13719 insts, mean move: 0.12 um, max move: 2.70 um 
[09/22 09:09:04   1062s] 	Max move on inst (instanceL1/WALLACE_CSA_DUMMY_OP_groupi4212_g9423): (173.40, 110.76) --> (172.40, 109.06)
[09/22 09:09:04   1062s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[09/22 09:09:04   1062s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4185.8M, EPOCH TIME: 1758546544.782105
[09/22 09:09:04   1062s] Tweakage: fix icg 1, fix clk 0.
[09/22 09:09:04   1062s] Tweakage: density cost 0, scale 0.4.
[09/22 09:09:04   1062s] Tweakage: activity cost 0, scale 1.0.
[09/22 09:09:04   1062s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4185.8M, EPOCH TIME: 1758546544.795290
[09/22 09:09:04   1062s] Cut to 1 partitions.
[09/22 09:09:04   1062s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4185.8M, EPOCH TIME: 1758546544.800291
[09/22 09:09:04   1062s] Tweakage perm 1210 insts, flip 0 insts.
[09/22 09:09:04   1062s] Tweakage perm 120 insts, flip 0 insts.
[09/22 09:09:04   1062s] Tweakage perm 236 insts, flip 0 insts.
[09/22 09:09:04   1062s] Tweakage perm 51 insts, flip 0 insts.
[09/22 09:09:05   1063s] Tweakage perm 675 insts, flip 0 insts.
[09/22 09:09:05   1063s] Tweakage perm 125 insts, flip 0 insts.
[09/22 09:09:05   1063s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.459, REAL:0.461, MEM:4185.8M, EPOCH TIME: 1758546545.260907
[09/22 09:09:05   1063s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.466, REAL:0.467, MEM:4185.8M, EPOCH TIME: 1758546545.262508
[09/22 09:09:05   1063s] Cleanup congestion map
[09/22 09:09:05   1063s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.484, REAL:0.486, MEM:4185.8M, EPOCH TIME: 1758546545.267701
[09/22 09:09:05   1063s] Move report: Congestion aware Tweak moves 3228 insts, mean move: 2.24 um, max move: 26.60 um 
[09/22 09:09:05   1063s] 	Max move on inst (instanceL1/FE_OFC1536_level_6_sums_16__3__4): (200.20, 45.79) --> (226.80, 45.79)
[09/22 09:09:05   1063s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=4185.8mb) @(0:17:43 - 0:17:43).
[09/22 09:09:05   1063s] Cleanup congestion map
[09/22 09:09:05   1063s] 
[09/22 09:09:05   1063s]  === Spiral for Logical I: (movable: 14242) ===
[09/22 09:09:05   1063s] 
[09/22 09:09:05   1063s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:05   1063s] 
[09/22 09:09:05   1063s]  Info: 0 filler has been deleted!
[09/22 09:09:05   1063s] Move report: legalization moves 907 insts, mean move: 2.07 um, max move: 14.31 um spiral
[09/22 09:09:05   1063s] 	Max move on inst (instanceL1/FE_OFC373_B_222): (122.40, 64.60) --> (135.00, 66.31)
[09/22 09:09:05   1063s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:09:05   1063s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:05   1063s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4153.8MB) @(0:17:43 - 0:17:43).
[09/22 09:09:05   1063s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:05   1063s] Move report: Detail placement moves 14242 insts, mean move: 0.71 um, max move: 26.61 um 
[09/22 09:09:05   1063s] 	Max move on inst (instanceL1/FE_OFC1536_level_6_sums_16__3__4): (200.21, 45.81) --> (226.80, 45.79)
[09/22 09:09:05   1063s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4153.8MB
[09/22 09:09:05   1063s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:05   1063s]   maximum (X+Y) =        26.61 um
[09/22 09:09:05   1063s]   inst (instanceL1/FE_OFC1536_level_6_sums_16__3__4) with max move: (200.215, 45.8105) -> (226.8, 45.79)
[09/22 09:09:05   1063s]   mean    (X+Y) =         0.71 um
[09/22 09:09:05   1063s] Summary Report:
[09/22 09:09:05   1063s] Instances move: 14242 (out of 14242 movable)
[09/22 09:09:05   1063s] Instances flipped: 0
[09/22 09:09:05   1063s] Mean displacement: 0.71 um
[09/22 09:09:05   1063s] Max displacement: 26.61 um (Instance: instanceL1/FE_OFC1536_level_6_sums_16__3__4) (200.215, 45.8105) -> (226.8, 45.79)
[09/22 09:09:05   1063s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[09/22 09:09:05   1063s] 	Violation at original loc: Overlapping with other instance
[09/22 09:09:05   1063s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:05   1063s] Total instances moved : 14242
[09/22 09:09:05   1063s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.857, REAL:0.858, MEM:4153.8M, EPOCH TIME: 1758546545.520579
[09/22 09:09:05   1063s] Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
[09/22 09:09:05   1063s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4153.8MB
[09/22 09:09:05   1063s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=4153.8MB) @(0:17:43 - 0:17:43).
[09/22 09:09:05   1063s] *** Finished refinePlace (0:17:43 mem=4153.8M) ***
[09/22 09:09:05   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.6
[09/22 09:09:05   1063s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.878, REAL:0.880, MEM:4153.8M, EPOCH TIME: 1758546545.526165
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 26.61 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC1536_level_6_sums_16__3__4 cell BUFX3 loc (200.21, 45.81) -> (226.80, 45.79)
RPlace-Summary:     Average move dist: 0.71
RPlace-Summary:     Number of inst moved: 14242
RPlace-Summary:     Number of movable inst: 14242
[09/22 09:09:05   1063s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:05   1063s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4153.8M, EPOCH TIME: 1758546545.526924
[09/22 09:09:05   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:09:05   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:05   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:05   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:05   1063s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.031, REAL:0.032, MEM:4153.8M, EPOCH TIME: 1758546545.558534
[09/22 09:09:05   1063s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.935, REAL:0.937, MEM:4153.8M, EPOCH TIME: 1758546545.558591
[09/22 09:09:05   1063s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4153.8M, EPOCH TIME: 1758546545.559289
[09/22 09:09:05   1063s] Starting Early Global Route congestion estimation: mem = 4153.8M
[09/22 09:09:05   1063s] (I)      Initializing eGR engine (regular)
[09/22 09:09:05   1063s] Set min layer with default ( 2 )
[09/22 09:09:05   1063s] Set max layer with default ( 127 )
[09/22 09:09:05   1063s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:05   1063s] Min route layer (adjusted) = 2
[09/22 09:09:05   1063s] Max route layer (adjusted) = 11
[09/22 09:09:05   1063s] (I)      clean place blk overflow:
[09/22 09:09:05   1063s] (I)      H : enabled 1.00 0
[09/22 09:09:05   1063s] (I)      V : enabled 1.00 0
[09/22 09:09:05   1063s] (I)      Initializing eGR engine (regular)
[09/22 09:09:05   1063s] Set min layer with default ( 2 )
[09/22 09:09:05   1063s] Set max layer with default ( 127 )
[09/22 09:09:05   1063s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:05   1063s] Min route layer (adjusted) = 2
[09/22 09:09:05   1063s] Max route layer (adjusted) = 11
[09/22 09:09:05   1063s] (I)      clean place blk overflow:
[09/22 09:09:05   1063s] (I)      H : enabled 1.00 0
[09/22 09:09:05   1063s] (I)      V : enabled 1.00 0
[09/22 09:09:05   1063s] (I)      Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[09/22 09:09:05   1063s] (I)      Running eGR Regular flow
[09/22 09:09:05   1063s] (I)      # wire layers (front) : 12
[09/22 09:09:05   1063s] (I)      # wire layers (back)  : 0
[09/22 09:09:05   1063s] (I)      min wire layer : 1
[09/22 09:09:05   1063s] (I)      max wire layer : 11
[09/22 09:09:05   1063s] (I)      # cut layers (front) : 11
[09/22 09:09:05   1063s] (I)      # cut layers (back)  : 0
[09/22 09:09:05   1063s] (I)      min cut layer : 1
[09/22 09:09:05   1063s] (I)      max cut layer : 10
[09/22 09:09:05   1063s] (I)      ================================ Layers ================================
[09/22 09:09:05   1063s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:05   1063s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:09:05   1063s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:05   1063s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:09:05   1063s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:05   1063s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:05   1063s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:05   1063s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:05   1063s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:05   1063s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:05   1063s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:05   1063s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:05   1063s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:09:05   1063s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:09:05   1063s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:09:05   1063s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:05   1063s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:09:05   1063s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:09:05   1063s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:09:05   1063s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:09:05   1063s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:05   1063s] (I)      Started Import and model ( Curr Mem: 3.85 MB )
[09/22 09:09:05   1063s] (I)      == Non-default Options ==
[09/22 09:09:05   1063s] (I)      Maximum routing layer                              : 11
[09/22 09:09:05   1063s] (I)      Top routing layer                                  : 11
[09/22 09:09:05   1063s] (I)      Number of threads                                  : 1
[09/22 09:09:05   1063s] (I)      Route tie net to shape                             : auto
[09/22 09:09:05   1063s] (I)      Use non-blocking free Dbs wires                    : false
[09/22 09:09:05   1063s] (I)      Method to set GCell size                           : row
[09/22 09:09:05   1063s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:09:05   1063s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:09:05   1063s] (I)      ============== Pin Summary ==============
[09/22 09:09:05   1063s] (I)      +-------+--------+---------+------------+
[09/22 09:09:05   1063s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:09:05   1063s] (I)      +-------+--------+---------+------------+
[09/22 09:09:05   1063s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:09:05   1063s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:09:05   1063s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:09:05   1063s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:09:05   1063s] (I)      +-------+--------+---------+------------+
[09/22 09:09:05   1063s] (I)      Custom ignore net properties:
[09/22 09:09:05   1063s] (I)      1 : NotLegal
[09/22 09:09:05   1063s] (I)      Default ignore net properties:
[09/22 09:09:05   1063s] (I)      1 : Special
[09/22 09:09:05   1063s] (I)      2 : Analog
[09/22 09:09:05   1063s] (I)      3 : Fixed
[09/22 09:09:05   1063s] (I)      4 : Skipped
[09/22 09:09:05   1063s] (I)      5 : MixedSignal
[09/22 09:09:05   1063s] (I)      Prerouted net properties:
[09/22 09:09:05   1063s] (I)      1 : NotLegal
[09/22 09:09:05   1063s] (I)      2 : Special
[09/22 09:09:05   1063s] (I)      3 : Analog
[09/22 09:09:05   1063s] (I)      4 : Fixed
[09/22 09:09:05   1063s] (I)      5 : Skipped
[09/22 09:09:05   1063s] (I)      6 : MixedSignal
[09/22 09:09:05   1063s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:09:05   1063s] (I)      Use row-based GCell size
[09/22 09:09:05   1063s] (I)      Use row-based GCell align
[09/22 09:09:05   1063s] (I)      layer 0 area = 80000
[09/22 09:09:05   1063s] (I)      layer 1 area = 80000
[09/22 09:09:05   1063s] (I)      layer 2 area = 80000
[09/22 09:09:05   1063s] (I)      layer 3 area = 80000
[09/22 09:09:05   1063s] (I)      layer 4 area = 80000
[09/22 09:09:05   1063s] (I)      layer 5 area = 80000
[09/22 09:09:05   1063s] (I)      layer 6 area = 80000
[09/22 09:09:05   1063s] (I)      layer 7 area = 80000
[09/22 09:09:05   1063s] (I)      layer 8 area = 80000
[09/22 09:09:05   1063s] (I)      layer 9 area = 400000
[09/22 09:09:05   1063s] (I)      layer 10 area = 400000
[09/22 09:09:05   1063s] (I)      GCell unit size   : 3420
[09/22 09:09:05   1063s] (I)      GCell multiplier  : 1
[09/22 09:09:05   1063s] (I)      GCell row height  : 3420
[09/22 09:09:05   1063s] (I)      Actual row height : 3420
[09/22 09:09:05   1063s] (I)      GCell align ref   : 6000 6080
[09/22 09:09:05   1063s] [NR-eGR] Track table information for default rule: 
[09/22 09:09:05   1063s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:09:05   1063s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:09:05   1063s] (I)      ================== Default via ===================
[09/22 09:09:05   1063s] (I)      +----+------------------+------------------------+
[09/22 09:09:05   1063s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:09:05   1063s] (I)      +----+------------------+------------------------+
[09/22 09:09:05   1063s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:09:05   1063s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:09:05   1063s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:09:05   1063s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:09:05   1063s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:09:05   1063s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:09:05   1063s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:09:05   1063s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:09:05   1063s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:09:05   1063s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:09:05   1063s] (I)      +----+------------------+------------------------+
[09/22 09:09:05   1063s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:09:05   1063s] (I)      Read 5566 PG shapes from cache
[09/22 09:09:05   1063s] [NR-eGR] Read 0 clock shapes
[09/22 09:09:05   1063s] [NR-eGR] Read 0 other shapes
[09/22 09:09:05   1063s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:09:05   1063s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:09:05   1063s] [NR-eGR] #Instance Blockages : 0
[09/22 09:09:05   1063s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:09:05   1063s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:09:05   1063s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:09:05   1063s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:09:05   1063s] [NR-eGR] #Other Blockages    : 0
[09/22 09:09:05   1063s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:09:05   1063s] [NR-eGR] #prerouted nets         : 1
[09/22 09:09:05   1063s] [NR-eGR] #prerouted special nets : 0
[09/22 09:09:05   1063s] [NR-eGR] #prerouted wires        : 1275
[09/22 09:09:05   1063s] [NR-eGR] Read 21189 nets ( ignored 1 )
[09/22 09:09:05   1063s] (I)        Front-side 21189 ( ignored 1 )
[09/22 09:09:05   1063s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:09:05   1063s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:09:05   1063s] (I)      handle routing halo
[09/22 09:09:05   1063s] (I)      Reading macro buffers
[09/22 09:09:05   1063s] (I)      Number of macro buffers: 0
[09/22 09:09:05   1063s] (I)      early_global_route_priority property id does not exist.
[09/22 09:09:05   1063s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1275  Num CS=0
[09/22 09:09:05   1063s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 905
[09/22 09:09:05   1063s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 342
[09/22 09:09:05   1063s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 25
[09/22 09:09:05   1063s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 3
[09/22 09:09:05   1063s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:09:05   1063s] (I)      Number of ignored nets                =      1
[09/22 09:09:05   1063s] (I)      Number of connected nets              =      0
[09/22 09:09:05   1063s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:09:05   1063s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:09:05   1063s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:09:05   1063s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:09:05   1063s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:09:05   1063s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:09:05   1063s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:09:05   1063s] (I)      Ndr track 0 does not exist
[09/22 09:09:05   1063s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:09:05   1063s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:09:05   1063s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:09:05   1063s] (I)      Site width          :   400  (dbu)
[09/22 09:09:05   1063s] (I)      Row height          :  3420  (dbu)
[09/22 09:09:05   1063s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:09:05   1063s] (I)      GCell width         :  3420  (dbu)
[09/22 09:09:05   1063s] (I)      GCell height        :  3420  (dbu)
[09/22 09:09:05   1063s] (I)      Grid                :   151   150    11
[09/22 09:09:05   1063s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:09:05   1063s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:09:05   1063s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:09:05   1063s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:09:05   1063s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:09:05   1063s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:09:05   1063s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:09:05   1063s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:09:05   1063s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:09:05   1063s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:09:05   1063s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:09:05   1063s] (I)      --------------------------------------------------------
[09/22 09:09:05   1063s] 
[09/22 09:09:05   1063s] [NR-eGR] ============ Routing rule table ============
[09/22 09:09:05   1063s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[09/22 09:09:05   1063s] [NR-eGR] ========================================
[09/22 09:09:05   1063s] [NR-eGR] 
[09/22 09:09:05   1063s] (I)      ==== NDR : (Default) ====
[09/22 09:09:05   1063s] (I)      +--------------+--------+
[09/22 09:09:05   1063s] (I)      |           ID |      0 |
[09/22 09:09:05   1063s] (I)      |      Default |    yes |
[09/22 09:09:05   1063s] (I)      |  Clk Special |     no |
[09/22 09:09:05   1063s] (I)      | Hard spacing |     no |
[09/22 09:09:05   1063s] (I)      |    NDR track | (none) |
[09/22 09:09:05   1063s] (I)      |      NDR via | (none) |
[09/22 09:09:05   1063s] (I)      |  Extra space |      0 |
[09/22 09:09:05   1063s] (I)      |      Shields |      0 |
[09/22 09:09:05   1063s] (I)      |   Demand (H) |      1 |
[09/22 09:09:05   1063s] (I)      |   Demand (V) |      1 |
[09/22 09:09:05   1063s] (I)      |        #Nets |  21188 |
[09/22 09:09:05   1063s] (I)      +--------------+--------+
[09/22 09:09:05   1063s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:05   1063s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:09:05   1063s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:05   1063s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:09:05   1063s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:05   1063s] (I)      =============== Blocked Tracks ===============
[09/22 09:09:05   1063s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:05   1063s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:09:05   1063s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:05   1063s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:09:05   1063s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:09:05   1063s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:09:05   1063s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:09:05   1063s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:09:05   1063s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:09:05   1063s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:09:05   1063s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:09:05   1063s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:09:05   1063s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:09:05   1063s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:09:05   1063s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:05   1063s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.87 MB )
[09/22 09:09:05   1063s] (I)      Reset routing kernel
[09/22 09:09:05   1063s] (I)      Started Global Routing ( Curr Mem: 3.87 MB )
[09/22 09:09:05   1063s] (I)      totalPins=55160  totalGlobalPin=53095 (96.26%)
[09/22 09:09:05   1063s] (I)      ================== Net Group Info ==================
[09/22 09:09:05   1063s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:05   1063s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:09:05   1063s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:05   1063s] (I)      |  1 |          21188 |    Metal2(2) | Metal11(11) |
[09/22 09:09:05   1063s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:05   1063s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:09:05   1063s] (I)      total 2D Demand : 4349 = (1024 H, 3325 V)
[09/22 09:09:05   1063s] (I)      init route region map
[09/22 09:09:05   1063s] (I)      #blocked GCells = 0
[09/22 09:09:05   1063s] (I)      #regions = 1
[09/22 09:09:05   1063s] (I)      init safety region map
[09/22 09:09:05   1063s] (I)      #blocked GCells = 0
[09/22 09:09:05   1063s] (I)      #regions = 1
[09/22 09:09:05   1063s] [NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1a Route ============
[09/22 09:09:05   1063s] (I)      Usage: 230439 = (99537 H, 130902 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1b Route ============
[09/22 09:09:05   1063s] (I)      Usage: 230439 = (99537 H, 130902 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:05   1063s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[09/22 09:09:05   1063s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:09:05   1063s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1c Route ============
[09/22 09:09:05   1063s] (I)      Usage: 230439 = (99537 H, 130902 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1d Route ============
[09/22 09:09:05   1063s] (I)      Usage: 230439 = (99537 H, 130902 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1e Route ============
[09/22 09:09:05   1063s] (I)      Usage: 230439 = (99537 H, 130902 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:05   1063s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] (I)      ============  Phase 1l Route ============
[09/22 09:09:05   1063s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:09:05   1063s] (I)      Layer  2:     192773     76918         9           0      192366    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  3:     202966     73875         2           0      202500    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  4:     192773     55721         0           0      192366    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  5:     202966     30462         0           0      202500    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  6:     192773     23188         0           0      192366    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  7:     202966      1017         0           0      202500    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  8:     192773       956         0           0      192366    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      Total:       1723706    262137        11           0     1737410    ( 0.00%) 
[09/22 09:09:05   1063s] (I)      
[09/22 09:09:05   1063s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:09:05   1063s] [NR-eGR]                        OverCon            
[09/22 09:09:05   1063s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:09:05   1063s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:09:05   1063s] [NR-eGR] ----------------------------------------------
[09/22 09:09:05   1063s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal2 ( 2)         9( 0.04%)   ( 0.04%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR] ----------------------------------------------
[09/22 09:09:05   1063s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[09/22 09:09:05   1063s] [NR-eGR] 
[09/22 09:09:05   1063s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.87 MB )
[09/22 09:09:05   1063s] (I)      Updating congestion map
[09/22 09:09:05   1063s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:09:05   1063s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:09:05   1063s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.87 MB )
[09/22 09:09:05   1063s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 4153.8M
[09/22 09:09:05   1063s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.265, REAL:0.266, MEM:4153.8M, EPOCH TIME: 1758546545.825124
[09/22 09:09:05   1063s] OPERPROF: Starting HotSpotCal at level 1, MEM:4153.8M, EPOCH TIME: 1758546545.825162
[09/22 09:09:05   1063s] [hotspot] +------------+---------------+---------------+
[09/22 09:09:05   1063s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:09:05   1063s] [hotspot] +------------+---------------+---------------+
[09/22 09:09:05   1063s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:09:05   1063s] [hotspot] +------------+---------------+---------------+
[09/22 09:09:05   1063s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:09:05   1063s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:09:05   1063s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4169.8M, EPOCH TIME: 1758546545.826955
[09/22 09:09:05   1063s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4169.8M, EPOCH TIME: 1758546545.827035
[09/22 09:09:05   1063s] Starting Early Global Route wiring: mem = 4169.8M
[09/22 09:09:05   1063s] (I)      Running track assignment and export wires
[09/22 09:09:05   1063s] (I)      Delete wires for 21188 nets 
[09/22 09:09:05   1063s] (I)      ============= Track Assignment ============
[09/22 09:09:05   1063s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.89 MB )
[09/22 09:09:05   1063s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:09:05   1063s] (I)      Run Multi-thread track assignment
[09/22 09:09:05   1063s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.89 MB )
[09/22 09:09:05   1063s] (I)      Started Export ( Curr Mem: 3.89 MB )
[09/22 09:09:05   1063s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:09:05   1063s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/22 09:09:05   1063s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:06   1063s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:09:06   1063s] [NR-eGR] -------------------------------------
[09/22 09:09:06   1063s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:09:06   1063s] [NR-eGR]  Metal2   (2V)        101587   74290 
[09/22 09:09:06   1063s] [NR-eGR]  Metal3   (3H)        121436   11624 
[09/22 09:09:06   1063s] [NR-eGR]  Metal4   (4V)         92760    4950 
[09/22 09:09:06   1063s] [NR-eGR]  Metal5   (5H)         51218    1865 
[09/22 09:09:06   1063s] [NR-eGR]  Metal6   (6V)         39592     132 
[09/22 09:09:06   1063s] [NR-eGR]  Metal7   (7H)          1724      38 
[09/22 09:09:06   1063s] [NR-eGR]  Metal8   (8V)          1636       0 
[09/22 09:09:06   1063s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:09:06   1063s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:09:06   1063s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:09:06   1063s] [NR-eGR] -------------------------------------
[09/22 09:09:06   1063s] [NR-eGR]           Total       409952  148541 
[09/22 09:09:06   1063s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:06   1063s] [NR-eGR] Total half perimeter of net bounding box: 362980um
[09/22 09:09:06   1063s] [NR-eGR] Total length: 409952um, number of vias: 148541
[09/22 09:09:06   1063s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:06   1063s] (I)      == Layer wire length by net rule ==
[09/22 09:09:06   1063s] (I)                        Default 
[09/22 09:09:06   1063s] (I)      --------------------------
[09/22 09:09:06   1063s] (I)       Metal1   (1H)        0um 
[09/22 09:09:06   1063s] (I)       Metal2   (2V)   101587um 
[09/22 09:09:06   1063s] (I)       Metal3   (3H)   121436um 
[09/22 09:09:06   1063s] (I)       Metal4   (4V)    92760um 
[09/22 09:09:06   1063s] (I)       Metal5   (5H)    51218um 
[09/22 09:09:06   1063s] (I)       Metal6   (6V)    39592um 
[09/22 09:09:06   1063s] (I)       Metal7   (7H)     1724um 
[09/22 09:09:06   1063s] (I)       Metal8   (8V)     1636um 
[09/22 09:09:06   1063s] (I)       Metal9   (9H)        0um 
[09/22 09:09:06   1063s] (I)       Metal10  (10V)       0um 
[09/22 09:09:06   1063s] (I)       Metal11  (11H)       0um 
[09/22 09:09:06   1063s] (I)      --------------------------
[09/22 09:09:06   1063s] (I)                Total  409952um 
[09/22 09:09:06   1063s] (I)      == Layer via count by net rule ==
[09/22 09:09:06   1063s] (I)                       Default 
[09/22 09:09:06   1063s] (I)      -------------------------
[09/22 09:09:06   1063s] (I)       Metal1   (1H)     55642 
[09/22 09:09:06   1063s] (I)       Metal2   (2V)     74290 
[09/22 09:09:06   1063s] (I)       Metal3   (3H)     11624 
[09/22 09:09:06   1063s] (I)       Metal4   (4V)      4950 
[09/22 09:09:06   1063s] (I)       Metal5   (5H)      1865 
[09/22 09:09:06   1063s] (I)       Metal6   (6V)       132 
[09/22 09:09:06   1063s] (I)       Metal7   (7H)        38 
[09/22 09:09:06   1063s] (I)       Metal8   (8V)         0 
[09/22 09:09:06   1063s] (I)       Metal9   (9H)         0 
[09/22 09:09:06   1063s] (I)       Metal10  (10V)        0 
[09/22 09:09:06   1063s] (I)       Metal11  (11H)        0 
[09/22 09:09:06   1063s] (I)      -------------------------
[09/22 09:09:06   1063s] (I)                Total   148541 
[09/22 09:09:06   1063s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3.85 MB )
[09/22 09:09:06   1063s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:06   1063s] (I)      Global routing data unavailable, rerun eGR
[09/22 09:09:06   1063s] (I)      Initializing eGR engine (regular)
[09/22 09:09:06   1064s] Set min layer with default ( 2 )
[09/22 09:09:06   1064s] Set max layer with default ( 127 )
[09/22 09:09:06   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:06   1064s] Min route layer (adjusted) = 2
[09/22 09:09:06   1064s] Max route layer (adjusted) = 11
[09/22 09:09:06   1064s] (I)      clean place blk overflow:
[09/22 09:09:06   1064s] (I)      H : enabled 1.00 0
[09/22 09:09:06   1064s] (I)      V : enabled 1.00 0
[09/22 09:09:06   1064s] Early Global Route wiring runtime: 0.29 seconds, mem = 4160.3M
[09/22 09:09:06   1064s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.285, REAL:0.287, MEM:4160.3M, EPOCH TIME: 1758546546.113631
[09/22 09:09:06   1064s] SKP cleared!
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] *** Finished incrementalPlace (cpu=0:00:21.6, real=0:00:22.0)***
[09/22 09:09:06   1064s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4160.3M, EPOCH TIME: 1758546546.130727
[09/22 09:09:06   1064s] Deleting eGR PG blockage cache
[09/22 09:09:06   1064s] Disable eGR PG blockage caching
[09/22 09:09:06   1064s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546546.130821
[09/22 09:09:06   1064s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:21.6/0:00:21.7 (1.0), totSession cpu/real = 0:17:44.0/14:55:42.6 (0.0), mem = 4160.3M
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] =============================================================================================
[09/22 09:09:06   1064s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.34-s088_1
[09/22 09:09:06   1064s] =============================================================================================
[09/22 09:09:06   1064s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:06   1064s] ---------------------------------------------------------------------------------------------
[09/22 09:09:06   1064s] [ RefinePlace            ]      1   0:00:00.9  (   4.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:09:06   1064s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:06   1064s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:06   1064s] [ FullDelayCalc          ]      1   0:00:02.2  (  10.4 % )     0:00:02.4 /  0:00:02.4    1.0
[09/22 09:09:06   1064s] [ TimingUpdate           ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:06   1064s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:06   1064s] [ MISC                   ]          0:00:18.1  (  83.5 % )     0:00:18.1 /  0:00:18.0    1.0
[09/22 09:09:06   1064s] ---------------------------------------------------------------------------------------------
[09/22 09:09:06   1064s]  IncrReplace #1 TOTAL               0:00:21.7  ( 100.0 % )     0:00:21.7 /  0:00:21.6    1.0
[09/22 09:09:06   1064s] ---------------------------------------------------------------------------------------------
[09/22 09:09:06   1064s]     Congestion Repair done. (took cpu=0:00:21.6 real=0:00:21.7)
[09/22 09:09:06   1064s]   CCOpt: Starting congestion repair using flow wrapper done.
[09/22 09:09:06   1064s] OPERPROF: Starting DPlace-Init at level 1, MEM:4160.3M, EPOCH TIME: 1758546546.153844
[09/22 09:09:06   1064s] Processing tracks to init pin-track alignment.
[09/22 09:09:06   1064s] z: 2, totalTracks: 1
[09/22 09:09:06   1064s] z: 4, totalTracks: 1
[09/22 09:09:06   1064s] z: 6, totalTracks: 1
[09/22 09:09:06   1064s] z: 8, totalTracks: 1
[09/22 09:09:06   1064s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:06   1064s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.159726
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:06   1064s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:06   1064s] OPERPROF:     Starting CMU at level 3, MEM:4160.3M, EPOCH TIME: 1758546546.175154
[09/22 09:09:06   1064s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4160.3M, EPOCH TIME: 1758546546.175757
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:06   1064s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:4160.3M, EPOCH TIME: 1758546546.176612
[09/22 09:09:06   1064s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.176650
[09/22 09:09:06   1064s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546546.176713
[09/22 09:09:06   1064s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4160.3MB).
[09/22 09:09:06   1064s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:4160.3M, EPOCH TIME: 1758546546.177801
[09/22 09:09:06   1064s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:22.0 real=0:00:22.1)
[09/22 09:09:06   1064s]   Leaving CCOpt scope - extractRC...
[09/22 09:09:06   1064s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/22 09:09:06   1064s] Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
[09/22 09:09:06   1064s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:09:06   1064s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:09:06   1064s] PreRoute RC Extraction called for design mytop.
[09/22 09:09:06   1064s] RC Extraction called in multi-corner(1) mode.
[09/22 09:09:06   1064s] RCMode: PreRoute
[09/22 09:09:06   1064s]       RC Corner Indexes            0   
[09/22 09:09:06   1064s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:09:06   1064s] Resistance Scaling Factor    : 1.00000 
[09/22 09:09:06   1064s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:09:06   1064s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:09:06   1064s] Shrink Factor                : 0.90000
[09/22 09:09:06   1064s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:09:06   1064s] Using capacitance table file ...
[09/22 09:09:06   1064s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:06   1064s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:09:06   1064s] eee: pegSigSF=1.070000
[09/22 09:09:06   1064s] Initializing multi-corner capacitance tables ... 
[09/22 09:09:06   1064s] Initializing multi-corner resistance tables ...
[09/22 09:09:06   1064s] Creating RPSQ from WeeR and WRes ...
[09/22 09:09:06   1064s] eee: Grid unit RC data computation started
[09/22 09:09:06   1064s] eee: Grid unit RC data computation completed
[09/22 09:09:06   1064s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:09:06   1064s] eee: l=2 avDens=0.287056 usedTrk=6037.644115 availTrk=21033.000000 sigTrk=6037.644115
[09/22 09:09:06   1064s] eee: l=3 avDens=0.333530 usedTrk=7384.357456 availTrk=22140.000000 sigTrk=7384.357456
[09/22 09:09:06   1064s] eee: l=4 avDens=0.273587 usedTrk=5473.649679 availTrk=20007.000000 sigTrk=5473.649679
[09/22 09:09:06   1064s] eee: l=5 avDens=0.148027 usedTrk=2997.546312 availTrk=20250.000000 sigTrk=2997.546312
[09/22 09:09:06   1064s] eee: l=6 avDens=0.132745 usedTrk=2315.332156 availTrk=17442.000000 sigTrk=2315.332156
[09/22 09:09:06   1064s] eee: l=7 avDens=0.017234 usedTrk=100.819298 availTrk=5850.000000 sigTrk=100.819298
[09/22 09:09:06   1064s] eee: l=8 avDens=0.015981 usedTrk=95.645614 availTrk=5985.000000 sigTrk=95.645614
[09/22 09:09:06   1064s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:06   1064s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:09:06   1064s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:09:06   1064s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:06   1064s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:09:06   1064s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315851 uaWl=1.000000 uaWlH=0.458000 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:09:06   1064s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:09:06   1064s] eee: NetCapCache creation started. (Current Mem: 4160.293M) 
[09/22 09:09:06   1064s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4160.293M) 
[09/22 09:09:06   1064s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:09:06   1064s] eee: Metal Layers Info:
[09/22 09:09:06   1064s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:06   1064s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:09:06   1064s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:06   1064s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:09:06   1064s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:09:06   1064s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:09:06   1064s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:09:06   1064s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:09:06   1064s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:09:06   1064s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:06   1064s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:09:06   1064s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:09:06   1064s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:09:06   1064s] eee: +----------------------------------------------------+
[09/22 09:09:06   1064s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:09:06   1064s] eee: +----------------------------------------------------+
[09/22 09:09:06   1064s] eee: +----------------------------------------------------+
[09/22 09:09:06   1064s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:09:06   1064s] eee: +----------------------------------------------------+
[09/22 09:09:06   1064s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4160.293M)
[09/22 09:09:06   1064s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/22 09:09:06   1064s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:06   1064s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:09:06   1064s] End AAE Lib Interpolated Model. (MEM=3115.132812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:06   1064s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Clock DAG hash after clustering cong repair call: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]   CTS services accumulated run-time stats after clustering cong repair call:
[09/22 09:09:06   1064s]     delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]     steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]   Clock DAG stats after clustering cong repair call:
[09/22 09:09:06   1064s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]     sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]     misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]   Clock DAG net violations after clustering cong repair call:
[09/22 09:09:06   1064s]     Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[09/22 09:09:06   1064s]     Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]   Primary reporting skew groups after clustering cong repair call:
[09/22 09:09:06   1064s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]         min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]         max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]   Skew group summary after clustering cong repair call:
[09/22 09:09:06   1064s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]   CongRepair After Initial Clustering done. (took cpu=0:00:22.1 real=0:00:22.2)
[09/22 09:09:06   1064s]   Stage::Clustering done. (took cpu=0:00:22.9 real=0:00:23.0)
[09/22 09:09:06   1064s]   Stage::DRV Fixing...
[09/22 09:09:06   1064s]   Fixing clock tree slew time and max cap violations...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:06   1064s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Fixing clock tree slew time and max cap violations - detailed pass...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:06   1064s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::Insertion Delay Reduction...
[09/22 09:09:06   1064s]   Removing unnecessary root buffering...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Removing unnecessary root buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Removing unnecessary root buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Removing unnecessary root buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Removing unconstrained drivers...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Removing unconstrained drivers': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Removing unconstrained drivers': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Removing unconstrained drivers':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Reducing insertion delay 1...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Reducing insertion delay 1': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Reducing insertion delay 1': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Reducing insertion delay 1':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Removing longest path buffering...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Removing longest path buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Removing longest path buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Removing longest path buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Reducing delay of long paths...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Reducing delay of long paths': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Reducing delay of long paths': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Reducing delay of long paths':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   CCOpt::Phase::Construction done. (took cpu=0:00:22.9 real=0:00:23.0)
[09/22 09:09:06   1064s]   
[09/22 09:09:06   1064s]   
[09/22 09:09:06   1064s]   CCOpt::Phase::Implementation...
[09/22 09:09:06   1064s]   Stage::Reducing Power...
[09/22 09:09:06   1064s]   Improving clock tree routing...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Improving clock tree routing': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Iteration 1...
[09/22 09:09:06   1064s]     Iteration 1 done.
[09/22 09:09:06   1064s]     Clock DAG hash after 'Improving clock tree routing': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Improving clock tree routing':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Reducing clock tree power 1...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Reducing clock tree power 1': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Resizing gates: 
[09/22 09:09:06   1064s]     Legalizer releasing space for clock trees
[09/22 09:09:06   1064s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/22 09:09:06   1064s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     100% 
[09/22 09:09:06   1064s]     Clock DAG hash after 'Reducing clock tree power 1': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Reducing clock tree power 1':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Reducing clock tree power 2...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Reducing clock tree power 2': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Path optimization required 0 stage delay updates 
[09/22 09:09:06   1064s]     Clock DAG hash after 'Reducing clock tree power 2': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Reducing clock tree power 2':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::Balancing...
[09/22 09:09:06   1064s]   Improving subtree skew...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Improving subtree skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Improving subtree skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Improving subtree skew':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Improving subtree skew':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Improving subtree skew':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Improving subtree skew':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Offloading subtrees by buffering...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Offloading subtrees by buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Offloading subtrees by buffering': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Offloading subtrees by buffering':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   AdjustingMinPinPIDs for balancing...
[09/22 09:09:06   1064s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[09/22 09:09:06   1064s]       delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Approximately balancing fragments step...
[09/22 09:09:06   1064s]       Clock DAG hash before 'Approximately balancing fragments step': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[09/22 09:09:06   1064s]         delay calculator: calls=4828, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4825, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Resolve constraints - Approximately balancing fragments...
[09/22 09:09:06   1064s]       Resolving skew group constraints...
[09/22 09:09:06   1064s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[09/22 09:09:06   1064s]       Resolving skew group constraints done.
[09/22 09:09:06   1064s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[09/22 09:09:06   1064s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[09/22 09:09:06   1064s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Approximately balancing fragments...
[09/22 09:09:06   1064s]         Moving gates to improve sub-tree skew...
[09/22 09:09:06   1064s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[09/22 09:09:06   1064s]             delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]           Tried: 2 Succeeded: 0
[09/22 09:09:06   1064s]           Topology Tried: 0 Succeeded: 0
[09/22 09:09:06   1064s]           0 Succeeded with SS ratio
[09/22 09:09:06   1064s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[09/22 09:09:06   1064s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[09/22 09:09:06   1064s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[09/22 09:09:06   1064s]             delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[09/22 09:09:06   1064s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[09/22 09:09:06   1064s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[09/22 09:09:06   1064s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]         Approximately balancing fragments bottom up...
[09/22 09:09:06   1064s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[09/22 09:09:06   1064s]             delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[09/22 09:09:06   1064s]             delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[09/22 09:09:06   1064s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[09/22 09:09:06   1064s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[09/22 09:09:06   1064s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         Virtual Delay Histogram:
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         ---------
[09/22 09:09:06   1064s]         Histogram
[09/22 09:09:06   1064s]         ---------
[09/22 09:09:06   1064s]         {}
[09/22 09:09:06   1064s]         ---------
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         Virtual delay statistics:
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         --------------------------------------------------
[09/22 09:09:06   1064s]         Mean     Min    Max     Std. Dev    Count    Total
[09/22 09:09:06   1064s]         --------------------------------------------------
[09/22 09:09:06   1064s]         0.000    inf    -inf     0.000      0.000    0.000
[09/22 09:09:06   1064s]         --------------------------------------------------
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         Biggest Virtual delays:
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         ---------------------------------------
[09/22 09:09:06   1064s]         Virtual    Clock Tree    Pin    Pre-CTS
[09/22 09:09:06   1064s]         Delay                           net
[09/22 09:09:06   1064s]         ---------------------------------------
[09/22 09:09:06   1064s]           (empty table)
[09/22 09:09:06   1064s]         ---------------------------------------
[09/22 09:09:06   1064s]         
[09/22 09:09:06   1064s]         Approximately balancing fragments, wire and cell delays...
[09/22 09:09:06   1064s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[09/22 09:09:06   1064s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]             delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[09/22 09:09:06   1064s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Approximately balancing fragments done.
[09/22 09:09:06   1064s]       Clock DAG hash after 'Approximately balancing fragments step': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[09/22 09:09:06   1064s]         delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Clock DAG stats after 'Approximately balancing fragments step':
[09/22 09:09:06   1064s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       Clock DAG net violations after 'Approximately balancing fragments step':
[09/22 09:09:06   1064s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[09/22 09:09:06   1064s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Clock DAG hash after Approximately balancing fragments: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[09/22 09:09:06   1064s]       delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after Approximately balancing fragments:
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after Approximately balancing fragments:
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after Approximately balancing fragments:
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after Approximately balancing fragments:
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Improving fragments clock skew...
[09/22 09:09:06   1064s]       Clock DAG hash before 'Improving fragments clock skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Clock DAG hash after 'Improving fragments clock skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Clock DAG stats after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       Clock DAG net violations after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]       Primary reporting skew groups after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]             min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]             max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]       Skew group summary after 'Improving fragments clock skew':
[09/22 09:09:06   1064s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Approximately balancing step...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Approximately balancing step': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[09/22 09:09:06   1064s]       delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Resolve constraints - Approximately balancing...
[09/22 09:09:06   1064s]     Resolving skew group constraints...
[09/22 09:09:06   1064s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[09/22 09:09:06   1064s]     Resolving skew group constraints done.
[09/22 09:09:06   1064s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Approximately balancing...
[09/22 09:09:06   1064s]       Approximately balancing, wire and cell delays...
[09/22 09:09:06   1064s]       Approximately balancing, wire and cell delays, iteration 1...
[09/22 09:09:06   1064s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]           delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]           sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]           misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]           Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[09/22 09:09:06   1064s]           Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]       Approximately balancing, wire and cell delays, iteration 1 done.
[09/22 09:09:06   1064s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Approximately balancing done.
[09/22 09:09:06   1064s]     Clock DAG hash after 'Approximately balancing step': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[09/22 09:09:06   1064s]       delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Approximately balancing step':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Approximately balancing step':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Approximately balancing step':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Approximately balancing step':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Approximately balancing paths...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Approximately balancing paths': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[09/22 09:09:06   1064s]       delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Added 0 buffers.
[09/22 09:09:06   1064s]     Clock DAG hash after 'Approximately balancing paths': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       delay calculator: calls=4836, total_wall_time=0.060s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Approximately balancing paths':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:06   1064s]   Stage::Polishing...
[09/22 09:09:06   1064s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:09:06   1064s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Clock DAG hash before polishing: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]   CTS services accumulated run-time stats before polishing:
[09/22 09:09:06   1064s]     delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]     steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]   Clock DAG stats before polishing:
[09/22 09:09:06   1064s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]     sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]     misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]   Clock DAG net violations before polishing:
[09/22 09:09:06   1064s]     Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]   Clock DAG primary half-corner transition distribution before polishing:
[09/22 09:09:06   1064s]     Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]   Primary reporting skew groups before polishing:
[09/22 09:09:06   1064s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]         min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]         max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]   Skew group summary before polishing:
[09/22 09:09:06   1064s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]   
[09/22 09:09:06   1064s]   
[09/22 09:09:06   1064s]   Merging balancing drivers for power...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Merging balancing drivers for power': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Tried: 2 Succeeded: 0
[09/22 09:09:06   1064s]     Clock DAG hash after 'Merging balancing drivers for power': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Merging balancing drivers for power':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Improving clock skew...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Improving clock skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Improving clock skew':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Improving clock skew': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Improving clock skew':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Improving clock skew':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Improving clock skew':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Improving clock skew':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Improving clock skew':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Moving gates to reduce wire capacitance...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[09/22 09:09:06   1064s]     Iteration 1...
[09/22 09:09:06   1064s]       Artificially removing short and long paths...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Artificially removing short and long paths': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         For skew_group clk/nn_constraints target band (0.000, 0.000)
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Legalizer releasing space for clock trees
[09/22 09:09:06   1064s]         Legalizing clock trees...
[09/22 09:09:06   1064s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Moving gates: 
[09/22 09:09:06   1064s]         Legalizer releasing space for clock trees
[09/22 09:09:06   1064s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/22 09:09:06   1064s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]         100% 
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Iteration 1 done.
[09/22 09:09:06   1064s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[09/22 09:09:06   1064s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Reducing clock tree power 3...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Reducing clock tree power 3': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Artificially removing short and long paths...
[09/22 09:09:06   1064s]       Clock DAG hash before 'Artificially removing short and long paths': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/22 09:09:06   1064s]         delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       For skew_group clk/nn_constraints target band (0.000, 0.000)
[09/22 09:09:06   1064s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[09/22 09:09:06   1064s]     Resizing gates: 
[09/22 09:09:06   1064s]     Legalizer releasing space for clock trees
[09/22 09:09:06   1064s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/22 09:09:06   1064s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     100% 
[09/22 09:09:06   1064s]     Clock DAG hash after 'Reducing clock tree power 3': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Reducing clock tree power 3':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Improving insertion delay...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Improving insertion delay': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG hash after 'Improving insertion delay': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Improving insertion delay':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Improving insertion delay':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Improving insertion delay':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Improving insertion delay':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Wire Opt OverFix...
[09/22 09:09:06   1064s]     Clock DAG hash before 'Wire Opt OverFix': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Wire Reduction extra effort...
[09/22 09:09:06   1064s]       Clock DAG hash before 'Wire Reduction extra effort': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[09/22 09:09:06   1064s]       Artificially removing short and long paths...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Artificially removing short and long paths': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         For skew_group clk/nn_constraints target band (0.000, 0.000)
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Global shorten wires A0...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Global shorten wires A0': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Move For Wirelength - core...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Move For Wirelength - core': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[09/22 09:09:06   1064s]         Max accepted move=0.000um, total accepted move=0.000um
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Global shorten wires A1...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Global shorten wires A1': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Move For Wirelength - core...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Move For Wirelength - core': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[09/22 09:09:06   1064s]         Max accepted move=0.000um, total accepted move=0.000um
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Global shorten wires B...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Global shorten wires B': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Move For Wirelength - branch...
[09/22 09:09:06   1064s]         Clock DAG hash before 'Move For Wirelength - branch': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:06   1064s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[09/22 09:09:06   1064s]           delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[09/22 09:09:06   1064s]         Max accepted move=0.000um, total accepted move=0.000um
[09/22 09:09:06   1064s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[09/22 09:09:06   1064s]       Clock DAG hash after 'Wire Reduction extra effort': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         delay calculator: calls=4837, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]       Clock DAG stats after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       Clock DAG net violations after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]             min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]             max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]       Skew group summary after 'Wire Reduction extra effort':
[09/22 09:09:06   1064s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Optimizing orientation...
[09/22 09:09:06   1064s]     FlipOpt...
[09/22 09:09:06   1064s]     Disconnecting clock tree from netlist...
[09/22 09:09:06   1064s]     Disconnecting clock tree from netlist done.
[09/22 09:09:06   1064s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[09/22 09:09:06   1064s]     Resynthesising clock tree into netlist...
[09/22 09:09:06   1064s]       Reset timing graph...
[09/22 09:09:06   1064s] Ignoring AAE DB Resetting ...
[09/22 09:09:06   1064s]       Reset timing graph done.
[09/22 09:09:06   1064s]     Resynthesising clock tree into netlist done.
[09/22 09:09:06   1064s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s] End AAE Lib Interpolated Model. (MEM=3115.882812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:06   1064s]     Clock DAG hash after 'Wire Opt OverFix': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:06   1064s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       delay calculator: calls=4838, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:06   1064s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:06   1064s]     Clock DAG stats after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:06   1064s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:06   1064s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:06   1064s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:06   1064s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:06   1064s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:06   1064s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:06   1064s]     Clock DAG net violations after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:06   1064s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:06   1064s]     Primary reporting skew groups after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:06   1064s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:06   1064s]     Skew group summary after 'Wire Opt OverFix':
[09/22 09:09:06   1064s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:06   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:06   1064s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:06   1064s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[09/22 09:09:06   1064s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:06   1064s]   Stage::Updating netlist...
[09/22 09:09:06   1064s]   Reset timing graph...
[09/22 09:09:06   1064s] Ignoring AAE DB Resetting ...
[09/22 09:09:06   1064s]   Reset timing graph done.
[09/22 09:09:06   1064s]   Setting non-default rules before calling refine place.
[09/22 09:09:06   1064s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:09:06   1064s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4160.3M, EPOCH TIME: 1758546546.590872
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:581).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:4160.3M, EPOCH TIME: 1758546546.620786
[09/22 09:09:06   1064s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:06   1064s]   Leaving CCOpt scope - ClockRefiner...
[09/22 09:09:06   1064s]   Assigned high priority to 0 instances.
[09/22 09:09:06   1064s]   Soft fixed 0 clock instances.
[09/22 09:09:06   1064s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[09/22 09:09:06   1064s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[09/22 09:09:06   1064s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4160.3M, EPOCH TIME: 1758546546.629601
[09/22 09:09:06   1064s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.629675
[09/22 09:09:06   1064s] Processing tracks to init pin-track alignment.
[09/22 09:09:06   1064s] z: 2, totalTracks: 1
[09/22 09:09:06   1064s] z: 4, totalTracks: 1
[09/22 09:09:06   1064s] z: 6, totalTracks: 1
[09/22 09:09:06   1064s] z: 8, totalTracks: 1
[09/22 09:09:06   1064s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:06   1064s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4160.3M, EPOCH TIME: 1758546546.635102
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:06   1064s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:06   1064s] OPERPROF:       Starting CMU at level 4, MEM:4160.3M, EPOCH TIME: 1758546546.649584
[09/22 09:09:06   1064s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4160.3M, EPOCH TIME: 1758546546.650203
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:06   1064s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.016, MEM:4160.3M, EPOCH TIME: 1758546546.651055
[09/22 09:09:06   1064s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4160.3M, EPOCH TIME: 1758546546.651100
[09/22 09:09:06   1064s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546546.651164
[09/22 09:09:06   1064s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4160.3MB).
[09/22 09:09:06   1064s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.023, MEM:4160.3M, EPOCH TIME: 1758546546.652271
[09/22 09:09:06   1064s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.023, REAL:0.023, MEM:4160.3M, EPOCH TIME: 1758546546.652298
[09/22 09:09:06   1064s] TDRefine: refinePlace mode is spiral
[09/22 09:09:06   1064s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:06   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.7
[09/22 09:09:06   1064s] OPERPROF: Starting Refine-Place at level 1, MEM:4160.3M, EPOCH TIME: 1758546546.652967
[09/22 09:09:06   1064s] *** Starting refinePlace (0:17:45 mem=4160.3M) ***
[09/22 09:09:06   1064s] Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:06   1064s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:06   1064s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:06   1064s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.664358
[09/22 09:09:06   1064s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546546.664718
[09/22 09:09:06   1064s] Set min layer with default ( 2 )
[09/22 09:09:06   1064s] Set max layer with default ( 127 )
[09/22 09:09:06   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:06   1064s] Min route layer (adjusted) = 2
[09/22 09:09:06   1064s] Max route layer (adjusted) = 11
[09/22 09:09:06   1064s] Set min layer with default ( 2 )
[09/22 09:09:06   1064s] Set max layer with default ( 127 )
[09/22 09:09:06   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:06   1064s] Min route layer (adjusted) = 2
[09/22 09:09:06   1064s] Max route layer (adjusted) = 11
[09/22 09:09:06   1064s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.667828
[09/22 09:09:06   1064s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546546.668182
[09/22 09:09:06   1064s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4160.3M, EPOCH TIME: 1758546546.668219
[09/22 09:09:06   1064s] Starting refinePlace ...
[09/22 09:09:06   1064s] Set min layer with default ( 2 )
[09/22 09:09:06   1064s] Set max layer with default ( 127 )
[09/22 09:09:06   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:06   1064s] Min route layer (adjusted) = 2
[09/22 09:09:06   1064s] Max route layer (adjusted) = 11
[09/22 09:09:06   1064s] One DDP V2 for no tweak run.
[09/22 09:09:06   1064s] Set min layer with default ( 2 )
[09/22 09:09:06   1064s] Set max layer with default ( 127 )
[09/22 09:09:06   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:06   1064s] Min route layer (adjusted) = 2
[09/22 09:09:06   1064s] Max route layer (adjusted) = 11
[09/22 09:09:06   1064s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:09:06   1064s] DDP markSite nrRow 147 nrJob 147
[09/22 09:09:06   1064s]   Spread Effort: high, standalone mode, useDDP on.
[09/22 09:09:06   1064s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4160.3MB) @(0:17:45 - 0:17:45).
[09/22 09:09:06   1064s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:06   1064s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s]  === Spiral for Logical I: (movable: 14242) ===
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:06   1064s] 
[09/22 09:09:06   1064s]  Info: 0 filler has been deleted!
[09/22 09:09:06   1064s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:09:06   1064s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:09:06   1064s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:06   1064s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4144.3MB) @(0:17:45 - 0:17:45).
[09/22 09:09:06   1064s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:06   1064s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:06   1064s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:09:06   1064s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:06   1064s]   maximum (X+Y) =         0.00 um
[09/22 09:09:06   1064s]   mean    (X+Y) =         0.00 um
[09/22 09:09:06   1064s] Summary Report:
[09/22 09:09:06   1064s] Instances move: 0 (out of 14242 movable)
[09/22 09:09:06   1064s] Instances flipped: 0
[09/22 09:09:06   1064s] Mean displacement: 0.00 um
[09/22 09:09:06   1064s] Max displacement: 0.00 um 
[09/22 09:09:06   1064s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:06   1064s] Total instances moved : 0
[09/22 09:09:06   1064s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.274, REAL:0.274, MEM:4144.3M, EPOCH TIME: 1758546546.941855
[09/22 09:09:06   1064s] Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
[09/22 09:09:06   1064s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:09:06   1064s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4144.3MB) @(0:17:45 - 0:17:45).
[09/22 09:09:06   1064s] *** Finished refinePlace (0:17:45 mem=4144.3M) ***
[09/22 09:09:06   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.7
[09/22 09:09:06   1064s] OPERPROF: Finished Refine-Place at level 1, CPU:0.295, REAL:0.294, MEM:4144.3M, EPOCH TIME: 1758546546.947266
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:09:06   1064s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:06   1064s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4144.3M, EPOCH TIME: 1758546546.948024
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:06   1064s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:4144.3M, EPOCH TIME: 1758546546.979086
[09/22 09:09:06   1064s]   ClockRefiner summary
[09/22 09:09:06   1064s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:09:06   1064s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[09/22 09:09:06   1064s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:09:06   1064s]   Restoring pStatusCts on 0 clock instances.
[09/22 09:09:06   1064s]   Revert refine place priority changes on 0 instances.
[09/22 09:09:06   1064s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/22 09:09:06   1064s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/22 09:09:06   1064s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/22 09:09:06   1064s]   CCOpt::Phase::eGRPC...
[09/22 09:09:06   1064s]   eGR Post Conditioning...
[09/22 09:09:06   1064s]     Clock implementation routing...
[09/22 09:09:06   1064s]       Leaving CCOpt scope - Routing Tools...
[09/22 09:09:06   1064s] Net route status summary:
[09/22 09:09:06   1064s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:06   1064s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:06   1064s]       Routing using eGR only...
[09/22 09:09:06   1064s]         Early Global Route - eGR only step...
[09/22 09:09:06   1064s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[09/22 09:09:06   1064s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[09/22 09:09:07   1064s] (ccopt eGR): Start to route 1 all nets
[09/22 09:09:07   1064s] (I)      Running eGR regular flow
[09/22 09:09:07   1064s] Running assign ptn pin
[09/22 09:09:07   1064s] Running config msv constraints
[09/22 09:09:07   1064s] Running pre-eGR process
[09/22 09:09:07   1064s] (I)      Started Early Global Route ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1064s] (I)      Initializing eGR engine (clean)
[09/22 09:09:07   1064s] Set min layer with default ( 2 )
[09/22 09:09:07   1064s] Set max layer with default ( 127 )
[09/22 09:09:07   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1064s] Min route layer (adjusted) = 2
[09/22 09:09:07   1064s] Max route layer (adjusted) = 11
[09/22 09:09:07   1064s] (I)      clean place blk overflow:
[09/22 09:09:07   1064s] (I)      H : enabled 1.00 0
[09/22 09:09:07   1064s] (I)      V : enabled 1.00 0
[09/22 09:09:07   1064s] (I)      Initializing eGR engine (clean)
[09/22 09:09:07   1064s] Set min layer with default ( 2 )
[09/22 09:09:07   1064s] Set max layer with default ( 127 )
[09/22 09:09:07   1064s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1064s] Min route layer (adjusted) = 2
[09/22 09:09:07   1064s] Max route layer (adjusted) = 11
[09/22 09:09:07   1064s] (I)      clean place blk overflow:
[09/22 09:09:07   1064s] (I)      H : enabled 1.00 0
[09/22 09:09:07   1064s] (I)      V : enabled 1.00 0
[09/22 09:09:07   1064s] (I)      Started Early Global Route kernel ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1064s] (I)      Running eGR Cong Clean flow
[09/22 09:09:07   1064s] (I)      # wire layers (front) : 12
[09/22 09:09:07   1064s] (I)      # wire layers (back)  : 0
[09/22 09:09:07   1064s] (I)      min wire layer : 1
[09/22 09:09:07   1064s] (I)      max wire layer : 11
[09/22 09:09:07   1064s] (I)      # cut layers (front) : 11
[09/22 09:09:07   1064s] (I)      # cut layers (back)  : 0
[09/22 09:09:07   1064s] (I)      min cut layer : 1
[09/22 09:09:07   1064s] (I)      max cut layer : 10
[09/22 09:09:07   1064s] (I)      ================================ Layers ================================
[09/22 09:09:07   1064s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1064s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:09:07   1064s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1064s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:09:07   1064s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1064s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1064s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1064s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1064s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1064s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1064s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1064s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1064s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:09:07   1064s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:09:07   1064s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:09:07   1064s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1064s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:09:07   1064s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:09:07   1064s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:09:07   1064s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:09:07   1064s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1064s] (I)      Started Import and model ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1064s] (I)      == Non-default Options ==
[09/22 09:09:07   1064s] (I)      Clean congestion better                            : true
[09/22 09:09:07   1064s] (I)      Estimate vias on DPT layer                         : true
[09/22 09:09:07   1064s] (I)      Rerouting rounds                                   : 10
[09/22 09:09:07   1064s] (I)      Clean congestion layer assignment rounds           : 3
[09/22 09:09:07   1064s] (I)      Layer constraints as soft constraints              : true
[09/22 09:09:07   1064s] (I)      Soft top layer                                     : true
[09/22 09:09:07   1064s] (I)      Skip prospective layer relax nets                  : true
[09/22 09:09:07   1064s] (I)      Better NDR handling                                : true
[09/22 09:09:07   1064s] (I)      Improved NDR modeling in LA                        : true
[09/22 09:09:07   1064s] (I)      Routing cost fix for NDR handling                  : true
[09/22 09:09:07   1064s] (I)      Block tracks for preroutes                         : true
[09/22 09:09:07   1064s] (I)      Assign IRoute by net group key                     : true
[09/22 09:09:07   1064s] (I)      Block unroutable channels                          : true
[09/22 09:09:07   1064s] (I)      Block unroutable channels 3D                       : true
[09/22 09:09:07   1064s] (I)      Bound layer relaxed segment wl                     : true
[09/22 09:09:07   1064s] (I)      Blocked pin reach length threshold                 : 2
[09/22 09:09:07   1064s] (I)      Check blockage within NDR space in TA              : true
[09/22 09:09:07   1064s] (I)      Skip must join for term with via pillar            : true
[09/22 09:09:07   1064s] (I)      Model find APA for IO pin                          : true
[09/22 09:09:07   1064s] (I)      On pin location for off pin term                   : true
[09/22 09:09:07   1064s] (I)      Handle EOL spacing                                 : true
[09/22 09:09:07   1064s] (I)      Merge PG vias by gap                               : true
[09/22 09:09:07   1064s] (I)      Maximum routing layer                              : 11
[09/22 09:09:07   1064s] (I)      Top routing layer                                  : 11
[09/22 09:09:07   1064s] (I)      Ignore routing layer                               : true
[09/22 09:09:07   1064s] (I)      Route selected nets only                           : true
[09/22 09:09:07   1064s] (I)      Refine MST                                         : true
[09/22 09:09:07   1064s] (I)      Honor PRL                                          : true
[09/22 09:09:07   1064s] (I)      Strong congestion aware                            : true
[09/22 09:09:07   1064s] (I)      Improved initial location for IRoutes              : true
[09/22 09:09:07   1064s] (I)      Multi panel TA                                     : true
[09/22 09:09:07   1064s] (I)      Penalize wire overlap                              : true
[09/22 09:09:07   1064s] (I)      Expand small instance blockage                     : true
[09/22 09:09:07   1064s] (I)      Reduce via in TA                                   : true
[09/22 09:09:07   1064s] (I)      SS-aware routing                                   : true
[09/22 09:09:07   1064s] (I)      Improve tree edge sharing                          : true
[09/22 09:09:07   1064s] (I)      Improve 2D via estimation                          : true
[09/22 09:09:07   1064s] (I)      Refine Steiner tree                                : true
[09/22 09:09:07   1064s] (I)      Build spine tree                                   : true
[09/22 09:09:07   1064s] (I)      Model pass through capacity                        : true
[09/22 09:09:07   1064s] (I)      Extend blockages by a half GCell                   : true
[09/22 09:09:07   1064s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[09/22 09:09:07   1064s] (I)      Consider pin shapes                                : true
[09/22 09:09:07   1064s] (I)      Consider pin shapes for all nodes                  : true
[09/22 09:09:07   1064s] (I)      Consider NR APA                                    : true
[09/22 09:09:07   1064s] (I)      Consider IO pin shape                              : true
[09/22 09:09:07   1064s] (I)      Fix pin connection bug                             : true
[09/22 09:09:07   1064s] (I)      Consider layer RC for local wires                  : true
[09/22 09:09:07   1064s] (I)      Honor layer constraint                             : true
[09/22 09:09:07   1064s] (I)      Route to clock mesh pin                            : true
[09/22 09:09:07   1064s] (I)      LA-aware pin escape length                         : 2
[09/22 09:09:07   1064s] (I)      Connect multiple ports                             : true
[09/22 09:09:07   1064s] (I)      Split for must join                                : true
[09/22 09:09:07   1064s] (I)      Number of threads                                  : 1
[09/22 09:09:07   1064s] (I)      Routing effort level                               : 10000
[09/22 09:09:07   1064s] (I)      Prefer layer length threshold                      : 8
[09/22 09:09:07   1064s] (I)      Overflow penalty cost                              : 10
[09/22 09:09:07   1064s] (I)      A-star cost                                        : 0.300000
[09/22 09:09:07   1064s] (I)      Misalignment cost                                  : 10.000000
[09/22 09:09:07   1064s] (I)      Threshold for short IRoute                         : 6
[09/22 09:09:07   1064s] (I)      Via cost during post routing                       : 1.000000
[09/22 09:09:07   1064s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/22 09:09:07   1064s] (I)      Source-to-sink ratio                               : 0.300000
[09/22 09:09:07   1064s] (I)      Scenic ratio bound                                 : 3.000000
[09/22 09:09:07   1064s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/22 09:09:07   1064s] (I)      Net layer relax scenic ratio                       : 1.250000
[09/22 09:09:07   1064s] (I)      Layer demotion scenic scale                        : 1.000000
[09/22 09:09:07   1064s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/22 09:09:07   1064s] (I)      PG-aware similar topology routing                  : true
[09/22 09:09:07   1064s] (I)      Maze routing via cost fix                          : true
[09/22 09:09:07   1064s] (I)      Apply PRL on PG terms                              : true
[09/22 09:09:07   1064s] (I)      Apply PRL on obs objects                           : true
[09/22 09:09:07   1064s] (I)      Handle range-type spacing rules                    : true
[09/22 09:09:07   1064s] (I)      PG gap threshold multiplier                        : 10.000000
[09/22 09:09:07   1064s] (I)      Parallel spacing query fix                         : true
[09/22 09:09:07   1064s] (I)      Force source to root IR                            : true
[09/22 09:09:07   1064s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/22 09:09:07   1064s] (I)      Multi-pass Schedule                                : {{} {} {}}
[09/22 09:09:07   1064s] (I)      Route tie net to shape                             : auto
[09/22 09:09:07   1064s] (I)      Do not relax to DPT layer                          : true
[09/22 09:09:07   1064s] (I)      No DPT in post routing                             : true
[09/22 09:09:07   1064s] (I)      Modeling PG via merging fix                        : true
[09/22 09:09:07   1064s] (I)      Shield aware TA                                    : true
[09/22 09:09:07   1064s] (I)      Strong shield aware TA                             : true
[09/22 09:09:07   1064s] (I)      Overflow calculation fix in LA                     : true
[09/22 09:09:07   1064s] (I)      Post routing fix                                   : true
[09/22 09:09:07   1064s] (I)      Strong post routing                                : true
[09/22 09:09:07   1064s] (I)      Violation on path threshold                        : 1
[09/22 09:09:07   1064s] (I)      Pass through capacity modeling                     : true
[09/22 09:09:07   1064s] (I)      Read layer and via RC                              : true
[09/22 09:09:07   1064s] (I)      Select the non-relaxed segments in post routing stage : true
[09/22 09:09:07   1064s] (I)      Select term pin box for io pin                     : true
[09/22 09:09:07   1064s] (I)      Penalize NDR sharing                               : true
[09/22 09:09:07   1064s] (I)      Enable special modeling                            : false
[09/22 09:09:07   1064s] (I)      Keep fixed segments                                : true
[09/22 09:09:07   1064s] (I)      Reorder net groups by key                          : true
[09/22 09:09:07   1064s] (I)      Increase net scenic ratio                          : true
[09/22 09:09:07   1064s] (I)      Method to set GCell size                           : row
[09/22 09:09:07   1064s] (I)      Connect multiple ports and must join fix           : true
[09/22 09:09:07   1064s] (I)      Avoid high resistance layers                       : true
[09/22 09:09:07   1064s] (I)      Segment length threshold                           : 1
[09/22 09:09:07   1064s] (I)      Model find APA for IO pin fix                      : true
[09/22 09:09:07   1064s] (I)      Avoid connecting non-metal layers                  : true
[09/22 09:09:07   1064s] (I)      Use track pitch for NDR                            : true
[09/22 09:09:07   1064s] (I)      Decide max and min layer to relax with layer difference : true
[09/22 09:09:07   1064s] (I)      Handle non-default track width                     : false
[09/22 09:09:07   1064s] (I)      Block unroutable channels fix                      : true
[09/22 09:09:07   1064s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:09:07   1064s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:09:07   1064s] (I)      ============== Pin Summary ==============
[09/22 09:09:07   1064s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1064s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:09:07   1064s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1064s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:09:07   1064s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:09:07   1064s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:09:07   1064s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:09:07   1064s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1064s] (I)      Custom ignore net properties:
[09/22 09:09:07   1064s] (I)      1 : NotLegal
[09/22 09:09:07   1064s] (I)      2 : NotSelected
[09/22 09:09:07   1064s] (I)      Default ignore net properties:
[09/22 09:09:07   1064s] (I)      1 : Special
[09/22 09:09:07   1064s] (I)      2 : Analog
[09/22 09:09:07   1064s] (I)      3 : Fixed
[09/22 09:09:07   1064s] (I)      4 : Skipped
[09/22 09:09:07   1064s] (I)      5 : MixedSignal
[09/22 09:09:07   1064s] (I)      Prerouted net properties:
[09/22 09:09:07   1064s] (I)      1 : NotLegal
[09/22 09:09:07   1064s] (I)      2 : Special
[09/22 09:09:07   1064s] (I)      3 : Analog
[09/22 09:09:07   1064s] (I)      4 : Fixed
[09/22 09:09:07   1064s] (I)      5 : Skipped
[09/22 09:09:07   1064s] (I)      6 : MixedSignal
[09/22 09:09:07   1064s] [NR-eGR] Early global route reroute 1 out of 21189 routable nets
[09/22 09:09:07   1064s] (I)      Use row-based GCell size
[09/22 09:09:07   1064s] (I)      Use row-based GCell align
[09/22 09:09:07   1064s] (I)      layer 0 area = 80000
[09/22 09:09:07   1064s] (I)      layer 1 area = 80000
[09/22 09:09:07   1064s] (I)      layer 2 area = 80000
[09/22 09:09:07   1064s] (I)      layer 3 area = 80000
[09/22 09:09:07   1064s] (I)      layer 4 area = 80000
[09/22 09:09:07   1064s] (I)      layer 5 area = 80000
[09/22 09:09:07   1064s] (I)      layer 6 area = 80000
[09/22 09:09:07   1064s] (I)      layer 7 area = 80000
[09/22 09:09:07   1064s] (I)      layer 8 area = 80000
[09/22 09:09:07   1064s] (I)      layer 9 area = 400000
[09/22 09:09:07   1064s] (I)      layer 10 area = 400000
[09/22 09:09:07   1064s] (I)      GCell unit size   : 3420
[09/22 09:09:07   1064s] (I)      GCell multiplier  : 1
[09/22 09:09:07   1064s] (I)      GCell row height  : 3420
[09/22 09:09:07   1064s] (I)      Actual row height : 3420
[09/22 09:09:07   1064s] (I)      GCell align ref   : 6000 6080
[09/22 09:09:07   1064s] [NR-eGR] Track table information for default rule: 
[09/22 09:09:07   1064s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:09:07   1064s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:09:07   1064s] (I)      ================== Default via ===================
[09/22 09:09:07   1064s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1064s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:09:07   1064s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1064s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:09:07   1064s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:09:07   1064s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:09:07   1064s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:09:07   1064s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:09:07   1064s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:09:07   1064s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:09:07   1064s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:09:07   1064s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:09:07   1064s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:09:07   1064s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1064s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:09:07   1064s] [NR-eGR] Read 5066 PG shapes
[09/22 09:09:07   1064s] [NR-eGR] Read 0 clock shapes
[09/22 09:09:07   1064s] [NR-eGR] Read 0 other shapes
[09/22 09:09:07   1064s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:09:07   1064s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:09:07   1064s] [NR-eGR] #Instance Blockages : 0
[09/22 09:09:07   1064s] [NR-eGR] #PG Blockages       : 5066
[09/22 09:09:07   1064s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:09:07   1064s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:09:07   1064s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:09:07   1064s] [NR-eGR] #Other Blockages    : 0
[09/22 09:09:07   1064s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:09:07   1064s] [NR-eGR] #prerouted nets         : 0
[09/22 09:09:07   1064s] [NR-eGR] #prerouted special nets : 0
[09/22 09:09:07   1064s] [NR-eGR] #prerouted wires        : 0
[09/22 09:09:07   1064s] [NR-eGR] Read 21189 nets ( ignored 21188 )
[09/22 09:09:07   1064s] (I)        Front-side 21189 ( ignored 21188 )
[09/22 09:09:07   1064s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:09:07   1064s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:09:07   1064s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[09/22 09:09:07   1064s] [NR-eGR] #via pillars        : 0
[09/22 09:09:07   1064s] [NR-eGR] #must join all port : 0
[09/22 09:09:07   1064s] [NR-eGR] #multiple ports     : 0
[09/22 09:09:07   1064s] [NR-eGR] #has must join      : 0
[09/22 09:09:07   1064s] (I)      handle routing halo
[09/22 09:09:07   1064s] (I)      Reading macro buffers
[09/22 09:09:07   1064s] (I)      Number of macro buffers: 0
[09/22 09:09:07   1064s] (I)      =========== RC Report:  ============
[09/22 09:09:07   1064s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[09/22 09:09:07   1064s] (I)      ------------------------------------
[09/22 09:09:07   1064s] (I)        Metal2         3.808        0.173 
[09/22 09:09:07   1064s] (I)        Metal3         3.965        0.175 
[09/22 09:09:07   1064s] (I)        Metal4         3.808        0.173 
[09/22 09:09:07   1064s] (I)        Metal5         3.965        0.175 
[09/22 09:09:07   1064s] (I)        Metal6         3.808        0.165 
[09/22 09:09:07   1064s] (I)        Metal7         1.187        0.394 
[09/22 09:09:07   1064s] (I)        Metal8         1.080        0.371 
[09/22 09:09:07   1064s] (I)        Metal9         0.444        0.833 
[09/22 09:09:07   1064s] (I)       Metal10         0.159        0.343 
[09/22 09:09:07   1064s] (I)       Metal11         0.095        1.114 
[09/22 09:09:07   1064s] (I)      early_global_route_priority property id does not exist.
[09/22 09:09:07   1064s] (I)      Read Num Blocks=7942  Num Prerouted Wires=0  Num CS=0
[09/22 09:09:07   1064s] (I)      Layer 1 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 2 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 3 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 4 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 5 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 6 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 7 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 8 (H) : #blockages 1776 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 9 (V) : #blockages 526 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[09/22 09:09:07   1064s] (I)      Moved 1 terms for better access 
[09/22 09:09:07   1064s] (I)      Number of ignored nets                =  21188
[09/22 09:09:07   1064s] (I)      Number of connected nets              =      0
[09/22 09:09:07   1064s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/22 09:09:07   1064s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:09:07   1064s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:09:07   1064s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:09:07   1064s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:09:07   1064s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:09:07   1064s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:09:07   1064s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/22 09:09:07   1064s] (I)      Ndr track 0 does not exist
[09/22 09:09:07   1064s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:09:07   1064s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:09:07   1064s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:09:07   1064s] (I)      Site width          :   400  (dbu)
[09/22 09:09:07   1064s] (I)      Row height          :  3420  (dbu)
[09/22 09:09:07   1064s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:09:07   1064s] (I)      GCell width         :  3420  (dbu)
[09/22 09:09:07   1064s] (I)      GCell height        :  3420  (dbu)
[09/22 09:09:07   1064s] (I)      Grid                :   151   150    11
[09/22 09:09:07   1064s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:09:07   1064s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:09:07   1064s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:09:07   1064s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:09:07   1064s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:09:07   1064s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:09:07   1064s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:09:07   1064s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:09:07   1064s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:09:07   1064s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:09:07   1064s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:09:07   1064s] (I)      --------------------------------------------------------
[09/22 09:09:07   1064s] 
[09/22 09:09:07   1064s] [NR-eGR] ============ Routing rule table ============
[09/22 09:09:07   1064s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[09/22 09:09:07   1064s] [NR-eGR] ========================================
[09/22 09:09:07   1064s] [NR-eGR] 
[09/22 09:09:07   1064s] (I)      ==== NDR : (Default) ====
[09/22 09:09:07   1064s] (I)      +--------------+--------+
[09/22 09:09:07   1064s] (I)      |           ID |      0 |
[09/22 09:09:07   1064s] (I)      |      Default |    yes |
[09/22 09:09:07   1064s] (I)      |  Clk Special |     no |
[09/22 09:09:07   1064s] (I)      | Hard spacing |     no |
[09/22 09:09:07   1064s] (I)      |    NDR track | (none) |
[09/22 09:09:07   1064s] (I)      |      NDR via | (none) |
[09/22 09:09:07   1064s] (I)      |  Extra space |      0 |
[09/22 09:09:07   1064s] (I)      |      Shields |      0 |
[09/22 09:09:07   1064s] (I)      |   Demand (H) |      1 |
[09/22 09:09:07   1064s] (I)      |   Demand (V) |      1 |
[09/22 09:09:07   1064s] (I)      |        #Nets |      1 |
[09/22 09:09:07   1064s] (I)      +--------------+--------+
[09/22 09:09:07   1064s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:07   1064s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:09:07   1064s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:07   1064s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:09:07   1064s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:07   1064s] (I)      =============== Blocked Tracks ===============
[09/22 09:09:07   1064s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:07   1064s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:09:07   1064s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:07   1064s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:09:07   1064s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:09:07   1064s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:09:07   1064s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:09:07   1064s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:09:07   1064s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:09:07   1064s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:09:07   1064s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:09:07   1064s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:09:07   1064s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:09:07   1064s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:09:07   1064s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:07   1064s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.76 MB )
[09/22 09:09:07   1064s] (I)      Reset routing kernel
[09/22 09:09:07   1064s] (I)      Started Global Routing ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1064s] (I)      totalPins=582  totalGlobalPin=582 (100.00%)
[09/22 09:09:07   1064s] (I)      ================== Net Group Info ==================
[09/22 09:09:07   1064s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:07   1064s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:09:07   1064s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:07   1064s] (I)      |  1 |              1 |    Metal2(2) | Metal11(11) |
[09/22 09:09:07   1064s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:07   1065s] (I)      total 2D Cap : 1733920 = (896687 H, 837233 V)
[09/22 09:09:07   1065s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[09/22 09:09:07   1065s] (I)      init route region map
[09/22 09:09:07   1065s] (I)      #blocked GCells = 0
[09/22 09:09:07   1065s] (I)      #regions = 1
[09/22 09:09:07   1065s] (I)      init safety region map
[09/22 09:09:07   1065s] (I)      #blocked GCells = 0
[09/22 09:09:07   1065s] (I)      #regions = 1
[09/22 09:09:07   1065s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1a Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1b Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[09/22 09:09:07   1065s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:09:07   1065s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1c Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1d Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1e Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1f Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1g Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1508 = (711 H, 797 V) = (0.08% H, 0.10% V) = (1.216e+03um H, 1.363e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1h Route ============
[09/22 09:09:07   1065s] (I)      Usage: 1507 = (711 H, 796 V) = (0.08% H, 0.10% V) = (1.216e+03um H, 1.361e+03um V)
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] (I)      ============  Phase 1l Route ============
[09/22 09:09:07   1065s] (I)      
[09/22 09:09:07   1065s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:09:07   1065s] [NR-eGR]                        OverCon            
[09/22 09:09:07   1065s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:09:07   1065s] [NR-eGR]        Layer             (1-0)    OverCon
[09/22 09:09:07   1065s] [NR-eGR] ----------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR] ----------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/22 09:09:07   1065s] [NR-eGR] 
[09/22 09:09:07   1065s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.76 MB )
[09/22 09:09:07   1065s] (I)      Updating congestion map
[09/22 09:09:07   1065s] (I)      total 2D Cap : 1734514 = (896836 H, 837678 V)
[09/22 09:09:07   1065s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:09:07   1065s] (I)      Running track assignment and export wires
[09/22 09:09:07   1065s] (I)      Delete wires for 1 nets 
[09/22 09:09:07   1065s] (I)      ============= Track Assignment ============
[09/22 09:09:07   1065s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1065s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:09:07   1065s] (I)      Run Multi-thread track assignment
[09/22 09:09:07   1065s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.77 MB )
[09/22 09:09:07   1065s] (I)      Started Export ( Curr Mem: 3.77 MB )
[09/22 09:09:07   1065s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:09:07   1065s] [NR-eGR] Total eGR-routed clock nets wire length: 2642um, number of vias: 1430
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR] Report for selected net(s) only.
[09/22 09:09:07   1065s] [NR-eGR]                  Length (um)  Vias 
[09/22 09:09:07   1065s] [NR-eGR] -----------------------------------
[09/22 09:09:07   1065s] [NR-eGR]  Metal1   (1H)             0   581 
[09/22 09:09:07   1065s] [NR-eGR]  Metal2   (2V)          1061   797 
[09/22 09:09:07   1065s] [NR-eGR]  Metal3   (3H)          1249    48 
[09/22 09:09:07   1065s] [NR-eGR]  Metal4   (4V)           318     4 
[09/22 09:09:07   1065s] [NR-eGR]  Metal5   (5H)            13     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal6   (6V)             0     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal7   (7H)             0     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal8   (8V)             0     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal9   (9H)             0     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal10  (10V)            0     0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal11  (11H)            0     0 
[09/22 09:09:07   1065s] [NR-eGR] -----------------------------------
[09/22 09:09:07   1065s] [NR-eGR]           Total         2642  1430 
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR] Total half perimeter of net bounding box: 494um
[09/22 09:09:07   1065s] [NR-eGR] Total length: 2642um, number of vias: 1430
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR] Total routed clock nets wire length: 2642um, number of vias: 1430
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:09:07   1065s] [NR-eGR] -------------------------------------
[09/22 09:09:07   1065s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:09:07   1065s] [NR-eGR]  Metal2   (2V)        101552   74301 
[09/22 09:09:07   1065s] [NR-eGR]  Metal3   (3H)        121485   11621 
[09/22 09:09:07   1065s] [NR-eGR]  Metal4   (4V)         92761    4948 
[09/22 09:09:07   1065s] [NR-eGR]  Metal5   (5H)         51146    1865 
[09/22 09:09:07   1065s] [NR-eGR]  Metal6   (6V)         39592     132 
[09/22 09:09:07   1065s] [NR-eGR]  Metal7   (7H)          1724      38 
[09/22 09:09:07   1065s] [NR-eGR]  Metal8   (8V)          1636       0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:09:07   1065s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:09:07   1065s] [NR-eGR] -------------------------------------
[09/22 09:09:07   1065s] [NR-eGR]           Total       409896  148547 
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] [NR-eGR] Total half perimeter of net bounding box: 362980um
[09/22 09:09:07   1065s] [NR-eGR] Total length: 409896um, number of vias: 148547
[09/22 09:09:07   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:07   1065s] (I)      == Layer wire length by net rule ==
[09/22 09:09:07   1065s] (I)                        Default 
[09/22 09:09:07   1065s] (I)      --------------------------
[09/22 09:09:07   1065s] (I)       Metal1   (1H)        0um 
[09/22 09:09:07   1065s] (I)       Metal2   (2V)   101552um 
[09/22 09:09:07   1065s] (I)       Metal3   (3H)   121485um 
[09/22 09:09:07   1065s] (I)       Metal4   (4V)    92761um 
[09/22 09:09:07   1065s] (I)       Metal5   (5H)    51146um 
[09/22 09:09:07   1065s] (I)       Metal6   (6V)    39592um 
[09/22 09:09:07   1065s] (I)       Metal7   (7H)     1724um 
[09/22 09:09:07   1065s] (I)       Metal8   (8V)     1636um 
[09/22 09:09:07   1065s] (I)       Metal9   (9H)        0um 
[09/22 09:09:07   1065s] (I)       Metal10  (10V)       0um 
[09/22 09:09:07   1065s] (I)       Metal11  (11H)       0um 
[09/22 09:09:07   1065s] (I)      --------------------------
[09/22 09:09:07   1065s] (I)                Total  409896um 
[09/22 09:09:07   1065s] (I)      == Layer via count by net rule ==
[09/22 09:09:07   1065s] (I)                       Default 
[09/22 09:09:07   1065s] (I)      -------------------------
[09/22 09:09:07   1065s] (I)       Metal1   (1H)     55642 
[09/22 09:09:07   1065s] (I)       Metal2   (2V)     74301 
[09/22 09:09:07   1065s] (I)       Metal3   (3H)     11621 
[09/22 09:09:07   1065s] (I)       Metal4   (4V)      4948 
[09/22 09:09:07   1065s] (I)       Metal5   (5H)      1865 
[09/22 09:09:07   1065s] (I)       Metal6   (6V)       132 
[09/22 09:09:07   1065s] (I)       Metal7   (7H)        38 
[09/22 09:09:07   1065s] (I)       Metal8   (8V)         0 
[09/22 09:09:07   1065s] (I)       Metal9   (9H)         0 
[09/22 09:09:07   1065s] (I)       Metal10  (10V)        0 
[09/22 09:09:07   1065s] (I)       Metal11  (11H)        0 
[09/22 09:09:07   1065s] (I)      -------------------------
[09/22 09:09:07   1065s] (I)                Total   148547 
[09/22 09:09:07   1065s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.77 MB )
[09/22 09:09:07   1065s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:07   1065s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[09/22 09:09:07   1065s] [NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[09/22 09:09:07   1065s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:09:07   1065s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:09:07   1065s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:09:07   1065s] (I)       Early Global Route                             100.00%  50430.38 sec  50430.57 sec  0.19 sec  0.19 sec 
[09/22 09:09:07   1065s] (I)       +-Early Global Route kernel                     98.48%  50430.38 sec  50430.57 sec  0.19 sec  0.19 sec 
[09/22 09:09:07   1065s] (I)       | +-Import and model                            43.96%  50430.39 sec  50430.47 sec  0.08 sec  0.08 sec 
[09/22 09:09:07   1065s] (I)       | | +-Create place DB                           18.37%  50430.39 sec  50430.42 sec  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Import place data                       18.33%  50430.39 sec  50430.42 sec  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read instances and placement           3.83%  50430.39 sec  50430.40 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read nets                             14.24%  50430.40 sec  50430.42 sec  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)       | | +-Create route DB                           22.79%  50430.42 sec  50430.47 sec  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Import route data (1T)                  22.40%  50430.42 sec  50430.47 sec  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.21%  50430.44 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read routing blockages               0.00%  50430.44 sec  50430.44 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read bump blockages                  0.00%  50430.44 sec  50430.44 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read instance blockages              1.24%  50430.44 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read PG blockages                    0.62%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read clock blockages                 0.01%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read other blockages                 0.01%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read halo blockages                  0.04%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read blackboxes                        0.00%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read prerouted                         0.03%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Read nets                              0.08%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Set up via pillars                     0.02%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Set up RC info                         0.22%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Initialize 3D grid graph               0.52%  50430.45 sec  50430.45 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Model blockage capacity                7.77%  50430.45 sec  50430.46 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | | | | +-Initialize 3D capacity               7.28%  50430.45 sec  50430.46 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Move terms for access (1T)             0.08%  50430.47 sec  50430.47 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Read aux data                              0.00%  50430.47 sec  50430.47 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Others data preparation                    0.01%  50430.47 sec  50430.47 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Create route kernel                        1.95%  50430.47 sec  50430.47 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Global Routing                              12.07%  50430.47 sec  50430.50 sec  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)       | | +-Initialization                             0.19%  50430.47 sec  50430.47 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Net group 1                               10.42%  50430.47 sec  50430.49 sec  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Generate topology                        4.00%  50430.47 sec  50430.48 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1a                                 0.51%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Pattern routing (1T)                   0.18%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Add via demand to 2D                   0.21%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1b                                 0.15%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1c                                 0.01%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1d                                 0.01%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1e                                 0.08%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Route legalization                     0.00%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1f                                 0.00%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1g                                 0.54%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Post Routing                           0.50%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1h                                 0.61%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Post Routing                           0.57%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Phase 1l                                 1.14%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | | +-Layer assignment (1T)                  0.55%  50430.49 sec  50430.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Export cong map                              2.66%  50430.50 sec  50430.50 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | +-Export 2D cong map                         0.80%  50430.50 sec  50430.50 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Extract Global 3D Wires                      0.02%  50430.50 sec  50430.50 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Track Assignment (1T)                        4.70%  50430.50 sec  50430.51 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | +-Initialization                             0.01%  50430.50 sec  50430.50 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Track Assignment Kernel                    4.46%  50430.50 sec  50430.51 sec  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)       | | +-Free Memory                                0.00%  50430.51 sec  50430.51 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Export                                      31.88%  50430.51 sec  50430.57 sec  0.06 sec  0.06 sec 
[09/22 09:09:07   1065s] (I)       | | +-Export DB wires                            0.28%  50430.51 sec  50430.51 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Export all nets                          0.18%  50430.51 sec  50430.51 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | | +-Set wire vias                            0.03%  50430.51 sec  50430.51 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | | +-Report wirelength                         20.24%  50430.51 sec  50430.55 sec  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)       | | +-Update net boxes                          11.20%  50430.55 sec  50430.57 sec  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)       | | +-Update timing                              0.00%  50430.57 sec  50430.57 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)       | +-Postprocess design                           0.15%  50430.57 sec  50430.57 sec  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)      ====================== Summary by functions ======================
[09/22 09:09:07   1065s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:09:07   1065s] (I)      ------------------------------------------------------------------
[09/22 09:09:07   1065s] (I)        0  Early Global Route               100.00%  0.19 sec  0.19 sec 
[09/22 09:09:07   1065s] (I)        1  Early Global Route kernel         98.48%  0.19 sec  0.19 sec 
[09/22 09:09:07   1065s] (I)        2  Import and model                  43.96%  0.08 sec  0.08 sec 
[09/22 09:09:07   1065s] (I)        2  Export                            31.88%  0.06 sec  0.06 sec 
[09/22 09:09:07   1065s] (I)        2  Global Routing                    12.07%  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)        2  Track Assignment (1T)              4.70%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        2  Export cong map                    2.66%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        2  Postprocess design                 0.15%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Create route DB                   22.79%  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)        3  Report wirelength                 20.24%  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)        3  Create place DB                   18.37%  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)        3  Update net boxes                  11.20%  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)        3  Net group 1                       10.42%  0.02 sec  0.02 sec 
[09/22 09:09:07   1065s] (I)        3  Track Assignment Kernel            4.46%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        3  Create route kernel                1.95%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Export 2D cong map                 0.80%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Export DB wires                    0.28%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Initialization                     0.20%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Import route data (1T)            22.40%  0.04 sec  0.04 sec 
[09/22 09:09:07   1065s] (I)        4  Import place data                 18.33%  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)        4  Generate topology                  4.00%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1l                           1.14%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1h                           0.61%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1g                           0.54%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1a                           0.51%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Export all nets                    0.18%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1b                           0.15%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1e                           0.08%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        4  Phase 1f                           0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Read nets                         14.32%  0.03 sec  0.03 sec 
[09/22 09:09:07   1065s] (I)        5  Model blockage capacity            7.77%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        5  Read instances and placement       3.83%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        5  Read blockages ( Layer 2-11 )      2.21%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Post Routing                       1.07%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Layer assignment (1T)              0.55%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Initialize 3D grid graph           0.52%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Set up RC info                     0.22%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Add via demand to 2D               0.21%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Pattern routing (1T)               0.18%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Move terms for access (1T)         0.08%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Read prerouted                     0.03%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Initialize 3D capacity             7.28%  0.01 sec  0.01 sec 
[09/22 09:09:07   1065s] (I)        6  Read instance blockages            1.24%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read PG blockages                  0.62%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] (I)        7  Allocate memory for PG via list    0.14%  0.00 sec  0.00 sec 
[09/22 09:09:07   1065s] Running post-eGR process
[09/22 09:09:07   1065s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/22 09:09:07   1065s]       Routing using eGR only done.
[09/22 09:09:07   1065s] Net route status summary:
[09/22 09:09:07   1065s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:07   1065s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] CCOPT: Done with clock implementation routing.
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/22 09:09:07   1065s]     Clock implementation routing done.
[09/22 09:09:07   1065s]     Leaving CCOpt scope - extractRC...
[09/22 09:09:07   1065s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/22 09:09:07   1065s] Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
[09/22 09:09:07   1065s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:09:07   1065s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:09:07   1065s] PreRoute RC Extraction called for design mytop.
[09/22 09:09:07   1065s] RC Extraction called in multi-corner(1) mode.
[09/22 09:09:07   1065s] RCMode: PreRoute
[09/22 09:09:07   1065s]       RC Corner Indexes            0   
[09/22 09:09:07   1065s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:09:07   1065s] Resistance Scaling Factor    : 1.00000 
[09/22 09:09:07   1065s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:09:07   1065s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:09:07   1065s] Shrink Factor                : 0.90000
[09/22 09:09:07   1065s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:09:07   1065s] Using capacitance table file ...
[09/22 09:09:07   1065s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:07   1065s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:09:07   1065s] eee: pegSigSF=1.070000
[09/22 09:09:07   1065s] Initializing multi-corner capacitance tables ... 
[09/22 09:09:07   1065s] Initializing multi-corner resistance tables ...
[09/22 09:09:07   1065s] Creating RPSQ from WeeR and WRes ...
[09/22 09:09:07   1065s] eee: Grid unit RC data computation started
[09/22 09:09:07   1065s] eee: Grid unit RC data computation completed
[09/22 09:09:07   1065s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:09:07   1065s] eee: l=2 avDens=0.286928 usedTrk=6034.966051 availTrk=21033.000000 sigTrk=6034.966051
[09/22 09:09:07   1065s] eee: l=3 avDens=0.333778 usedTrk=7389.842836 availTrk=22140.000000 sigTrk=7389.842836
[09/22 09:09:07   1065s] eee: l=4 avDens=0.272460 usedTrk=5474.394124 availTrk=20092.500000 sigTrk=5474.394124
[09/22 09:09:07   1065s] eee: l=5 avDens=0.147818 usedTrk=2993.319410 availTrk=20250.000000 sigTrk=2993.319410
[09/22 09:09:07   1065s] eee: l=6 avDens=0.132745 usedTrk=2315.332156 availTrk=17442.000000 sigTrk=2315.332156
[09/22 09:09:07   1065s] eee: l=7 avDens=0.017234 usedTrk=100.819298 availTrk=5850.000000 sigTrk=100.819298
[09/22 09:09:07   1065s] eee: l=8 avDens=0.015981 usedTrk=95.645614 availTrk=5985.000000 sigTrk=95.645614
[09/22 09:09:07   1065s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:07   1065s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:09:07   1065s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:09:07   1065s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:07   1065s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:09:07   1065s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315886 uaWl=1.000000 uaWlH=0.458000 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:09:07   1065s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:09:07   1065s] eee: NetCapCache creation started. (Current Mem: 4152.293M) 
[09/22 09:09:07   1065s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4152.293M) 
[09/22 09:09:07   1065s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:09:07   1065s] eee: Metal Layers Info:
[09/22 09:09:07   1065s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:07   1065s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:09:07   1065s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:07   1065s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:09:07   1065s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:09:07   1065s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:09:07   1065s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:09:07   1065s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:09:07   1065s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:09:07   1065s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:07   1065s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:09:07   1065s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:09:07   1065s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:09:07   1065s] eee: +----------------------------------------------------+
[09/22 09:09:07   1065s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:09:07   1065s] eee: +----------------------------------------------------+
[09/22 09:09:07   1065s] eee: +----------------------------------------------------+
[09/22 09:09:07   1065s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:09:07   1065s] eee: +----------------------------------------------------+
[09/22 09:09:07   1065s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4152.293M)
[09/22 09:09:07   1065s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/22 09:09:07   1065s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:07   1065s]     Leaving CCOpt scope - Initializing placement interface...
[09/22 09:09:07   1065s] OPERPROF: Starting DPlace-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546547.382800
[09/22 09:09:07   1065s] Processing tracks to init pin-track alignment.
[09/22 09:09:07   1065s] z: 2, totalTracks: 1
[09/22 09:09:07   1065s] z: 4, totalTracks: 1
[09/22 09:09:07   1065s] z: 6, totalTracks: 1
[09/22 09:09:07   1065s] z: 8, totalTracks: 1
[09/22 09:09:07   1065s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:07   1065s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.388382
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:07   1065s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:07   1065s] OPERPROF:     Starting CMU at level 3, MEM:4152.3M, EPOCH TIME: 1758546547.402858
[09/22 09:09:07   1065s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4152.3M, EPOCH TIME: 1758546547.403475
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:07   1065s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4152.3M, EPOCH TIME: 1758546547.404327
[09/22 09:09:07   1065s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.404363
[09/22 09:09:07   1065s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546547.404443
[09/22 09:09:07   1065s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4152.3MB).
[09/22 09:09:07   1065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4152.3M, EPOCH TIME: 1758546547.405539
[09/22 09:09:07   1065s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]     Legalizer reserving space for clock trees
[09/22 09:09:07   1065s]     Calling post conditioning for eGRPC...
[09/22 09:09:07   1065s]       eGRPC...
[09/22 09:09:07   1065s]         eGRPC active optimizations:
[09/22 09:09:07   1065s]          - Move Down
[09/22 09:09:07   1065s]          - Downsizing before DRV sizing
[09/22 09:09:07   1065s]          - DRV fixing with sizing
[09/22 09:09:07   1065s]          - Move to fanout
[09/22 09:09:07   1065s]          - Cloning
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Currently running CTS, using active skew data
[09/22 09:09:07   1065s]         Loading clock net RC data...
[09/22 09:09:07   1065s]         Preprocessing clock nets...
[09/22 09:09:07   1065s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[09/22 09:09:07   1065s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         ProEngine running disconnected to DB
[09/22 09:09:07   1065s]         Disconnecting...
[09/22 09:09:07   1065s]         Disconnecting Clock Trees
[09/22 09:09:07   1065s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Reset bufferability constraints...
[09/22 09:09:07   1065s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[09/22 09:09:07   1065s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:09:07   1065s] End AAE Lib Interpolated Model. (MEM=3043.085938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:07   1065s]         Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Clock DAG hash eGRPC initial state: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]         CTS services accumulated run-time stats eGRPC initial state:
[09/22 09:09:07   1065s]           delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]         Clock DAG stats eGRPC initial state:
[09/22 09:09:07   1065s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:07   1065s]           sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:07   1065s]           misc counts      : r=1, pp=0, mci=0
[09/22 09:09:07   1065s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:07   1065s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:07   1065s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]         Clock DAG net violations eGRPC initial state:
[09/22 09:09:07   1065s]           Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:07   1065s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[09/22 09:09:07   1065s]           Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:07   1065s]         Primary reporting skew groups eGRPC initial state:
[09/22 09:09:07   1065s]           skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:07   1065s]               min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:07   1065s]               max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:07   1065s]         Skew group summary eGRPC initial state:
[09/22 09:09:07   1065s]           skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:07   1065s]         eGRPC Moving buffers...
[09/22 09:09:07   1065s]           Clock DAG hash before 'eGRPC Moving buffers': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Violation analysis...
[09/22 09:09:07   1065s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]           Clock DAG hash after 'eGRPC Moving buffers': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Clock DAG stats after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:07   1065s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:07   1065s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:07   1065s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:07   1065s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:07   1065s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]           Clock DAG net violations after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:07   1065s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:07   1065s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]                 min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:07   1065s]                 max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:07   1065s]           Skew group summary after 'eGRPC Moving buffers':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:07   1065s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[09/22 09:09:07   1065s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Modifying slew-target multiplier from 1 to 0.9
[09/22 09:09:07   1065s]           Artificially removing short and long paths...
[09/22 09:09:07   1065s]             Clock DAG hash before 'Artificially removing short and long paths': 826b04c6f5828011 db0218af75ce7ac0
[09/22 09:09:07   1065s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/22 09:09:07   1065s]               delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]               steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]             For skew_group clk/nn_constraints target band (0.000, 0.000)
[09/22 09:09:07   1065s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:07   1065s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]           Downsizing prefiltering...
[09/22 09:09:07   1065s]           Downsizing prefiltering done.
[09/22 09:09:07   1065s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[09/22 09:09:07   1065s]           Downsizing Pass 0...
[09/22 09:09:07   1065s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:07   1065s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]           Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
[09/22 09:09:07   1065s]           DoDownSizing Summary : numSized = 0
[09/22 09:09:07   1065s]           Reverting slew-target multiplier from 0.9 to 1
[09/22 09:09:07   1065s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:07   1065s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:07   1065s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:07   1065s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:07   1065s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:07   1065s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:07   1065s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:07   1065s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]                 min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:07   1065s]                 max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:07   1065s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:07   1065s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         eGRPC Fixing DRVs...
[09/22 09:09:07   1065s]           Clock DAG hash before 'eGRPC Fixing DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:07   1065s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/22 09:09:07   1065s]           
[09/22 09:09:07   1065s]           Statistics: Fix DRVs (cell sizing):
[09/22 09:09:07   1065s]           ===================================
[09/22 09:09:07   1065s]           
[09/22 09:09:07   1065s]           Cell changes by Net Type:
[09/22 09:09:07   1065s]           
[09/22 09:09:07   1065s]           -------------------------------------------------------------------------------------------------
[09/22 09:09:07   1065s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/22 09:09:07   1065s]           -------------------------------------------------------------------------------------------------
[09/22 09:09:07   1065s]           top                0            0           0            0                    0                0
[09/22 09:09:07   1065s]           trunk              0            0           0            0                    0                0
[09/22 09:09:07   1065s]           leaf               0            0           0            0                    0                0
[09/22 09:09:07   1065s]           -------------------------------------------------------------------------------------------------
[09/22 09:09:07   1065s]           Total              0            0           0            0                    0                0
[09/22 09:09:07   1065s]           -------------------------------------------------------------------------------------------------
[09/22 09:09:07   1065s]           
[09/22 09:09:07   1065s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[09/22 09:09:07   1065s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/22 09:09:07   1065s]           
[09/22 09:09:07   1065s]           Clock DAG hash after 'eGRPC Fixing DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             delay calculator: calls=4839, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]             steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:07   1065s]             sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:07   1065s]             misc counts      : r=1, pp=0, mci=0
[09/22 09:09:07   1065s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:07   1065s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:07   1065s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:07   1065s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:07   1065s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]                 min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:07   1065s]                 max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:07   1065s]           Skew group summary after 'eGRPC Fixing DRVs':
[09/22 09:09:07   1065s]             skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:07   1065s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:07   1065s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Slew Diagnostics: After DRV fixing
[09/22 09:09:07   1065s]         ==================================
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Global Causes:
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         -------------------------------------
[09/22 09:09:07   1065s]         Cause
[09/22 09:09:07   1065s]         -------------------------------------
[09/22 09:09:07   1065s]         DRV fixing with buffering is disabled
[09/22 09:09:07   1065s]         -------------------------------------
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Top 5 overslews:
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         ---------------------------------
[09/22 09:09:07   1065s]         Overslew    Causes    Driving Pin
[09/22 09:09:07   1065s]         ---------------------------------
[09/22 09:09:07   1065s]           (empty table)
[09/22 09:09:07   1065s]         ---------------------------------
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]         Cause    Occurences
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]           (empty table)
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Violation diagnostics counts from the 0 nodes that have violations:
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]         Cause    Occurences
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]           (empty table)
[09/22 09:09:07   1065s]         -------------------
[09/22 09:09:07   1065s]         
[09/22 09:09:07   1065s]         Reconnecting optimized routes...
[09/22 09:09:07   1065s]         Reset timing graph...
[09/22 09:09:07   1065s] Ignoring AAE DB Resetting ...
[09/22 09:09:07   1065s]         Reset timing graph done.
[09/22 09:09:07   1065s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Violation analysis...
[09/22 09:09:07   1065s] End AAE Lib Interpolated Model. (MEM=3045.214844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:07   1065s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]         Clock instances to consider for cloning: 0
[09/22 09:09:07   1065s]         Reset timing graph...
[09/22 09:09:07   1065s] Ignoring AAE DB Resetting ...
[09/22 09:09:07   1065s]         Reset timing graph done.
[09/22 09:09:07   1065s]         Set dirty flag on 0 instances, 0 nets
[09/22 09:09:07   1065s]         Clock DAG hash before routing clock trees: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:07   1065s]         CTS services accumulated run-time stats before routing clock trees:
[09/22 09:09:07   1065s]           delay calculator: calls=4840, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:07   1065s]           steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:07   1065s]         Clock DAG stats before routing clock trees:
[09/22 09:09:07   1065s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:07   1065s]           sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:07   1065s]           misc counts      : r=1, pp=0, mci=0
[09/22 09:09:07   1065s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:07   1065s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:07   1065s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:07   1065s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:07   1065s]         Clock DAG net violations before routing clock trees:
[09/22 09:09:07   1065s]           Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:07   1065s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[09/22 09:09:07   1065s]           Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:07   1065s]         Primary reporting skew groups before routing clock trees:
[09/22 09:09:07   1065s]           skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:07   1065s]               min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:07   1065s]               max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:07   1065s]         Skew group summary before routing clock trees:
[09/22 09:09:07   1065s]           skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:07   1065s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:07   1065s]       eGRPC done.
[09/22 09:09:07   1065s]     Calling post conditioning for eGRPC done.
[09/22 09:09:07   1065s]   eGR Post Conditioning done.
[09/22 09:09:07   1065s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[09/22 09:09:07   1065s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:09:07   1065s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4152.3M, EPOCH TIME: 1758546547.509288
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.029, REAL:0.029, MEM:4152.3M, EPOCH TIME: 1758546547.538706
[09/22 09:09:07   1065s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:07   1065s]   Leaving CCOpt scope - ClockRefiner...
[09/22 09:09:07   1065s]   Assigned high priority to 0 instances.
[09/22 09:09:07   1065s]   Soft fixed 0 clock instances.
[09/22 09:09:07   1065s]   Performing Single Pass Refine Place.
[09/22 09:09:07   1065s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[09/22 09:09:07   1065s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546547.546252
[09/22 09:09:07   1065s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.546319
[09/22 09:09:07   1065s] Processing tracks to init pin-track alignment.
[09/22 09:09:07   1065s] z: 2, totalTracks: 1
[09/22 09:09:07   1065s] z: 4, totalTracks: 1
[09/22 09:09:07   1065s] z: 6, totalTracks: 1
[09/22 09:09:07   1065s] z: 8, totalTracks: 1
[09/22 09:09:07   1065s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:07   1065s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4152.3M, EPOCH TIME: 1758546547.551600
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:07   1065s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:07   1065s] OPERPROF:       Starting CMU at level 4, MEM:4152.3M, EPOCH TIME: 1758546547.566004
[09/22 09:09:07   1065s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4152.3M, EPOCH TIME: 1758546547.566612
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:07   1065s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.016, MEM:4152.3M, EPOCH TIME: 1758546547.567462
[09/22 09:09:07   1065s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4152.3M, EPOCH TIME: 1758546547.567498
[09/22 09:09:07   1065s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546547.567569
[09/22 09:09:07   1065s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4152.3MB).
[09/22 09:09:07   1065s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4152.3M, EPOCH TIME: 1758546547.568688
[09/22 09:09:07   1065s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4152.3M, EPOCH TIME: 1758546547.568718
[09/22 09:09:07   1065s] TDRefine: refinePlace mode is spiral
[09/22 09:09:07   1065s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:07   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.8
[09/22 09:09:07   1065s] OPERPROF: Starting Refine-Place at level 1, MEM:4152.3M, EPOCH TIME: 1758546547.569389
[09/22 09:09:07   1065s] *** Starting refinePlace (0:17:45 mem=4152.3M) ***
[09/22 09:09:07   1065s] Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:07   1065s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:07   1065s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:07   1065s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.580577
[09/22 09:09:07   1065s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546547.580937
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.584095
[09/22 09:09:07   1065s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546547.584434
[09/22 09:09:07   1065s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4152.3M, EPOCH TIME: 1758546547.584470
[09/22 09:09:07   1065s] Starting refinePlace ...
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] One DDP V2 for no tweak run.
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:09:07   1065s] DDP markSite nrRow 147 nrJob 147
[09/22 09:09:07   1065s]   Spread Effort: high, standalone mode, useDDP on.
[09/22 09:09:07   1065s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4168.3MB) @(0:17:45 - 0:17:45).
[09/22 09:09:07   1065s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:07   1065s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s]  === Spiral for Logical I: (movable: 14242) ===
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:07   1065s] 
[09/22 09:09:07   1065s]  Info: 0 filler has been deleted!
[09/22 09:09:07   1065s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:09:07   1065s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:09:07   1065s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:07   1065s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4144.3MB) @(0:17:45 - 0:17:46).
[09/22 09:09:07   1065s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:07   1065s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:07   1065s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:09:07   1065s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:07   1065s]   maximum (X+Y) =         0.00 um
[09/22 09:09:07   1065s]   mean    (X+Y) =         0.00 um
[09/22 09:09:07   1065s] Summary Report:
[09/22 09:09:07   1065s] Instances move: 0 (out of 14242 movable)
[09/22 09:09:07   1065s] Instances flipped: 0
[09/22 09:09:07   1065s] Mean displacement: 0.00 um
[09/22 09:09:07   1065s] Max displacement: 0.00 um 
[09/22 09:09:07   1065s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:07   1065s] Total instances moved : 0
[09/22 09:09:07   1065s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.277, REAL:0.276, MEM:4144.3M, EPOCH TIME: 1758546547.860783
[09/22 09:09:07   1065s] Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
[09/22 09:09:07   1065s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
[09/22 09:09:07   1065s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4144.3MB) @(0:17:45 - 0:17:46).
[09/22 09:09:07   1065s] *** Finished refinePlace (0:17:46 mem=4144.3M) ***
[09/22 09:09:07   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.8
[09/22 09:09:07   1065s] OPERPROF: Finished Refine-Place at level 1, CPU:0.297, REAL:0.297, MEM:4144.3M, EPOCH TIME: 1758546547.866172
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:09:07   1065s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:07   1065s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4144.3M, EPOCH TIME: 1758546547.866921
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:07   1065s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:4144.3M, EPOCH TIME: 1758546547.898325
[09/22 09:09:07   1065s]   ClockRefiner summary
[09/22 09:09:07   1065s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:09:07   1065s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[09/22 09:09:07   1065s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
[09/22 09:09:07   1065s]   Restoring pStatusCts on 0 clock instances.
[09/22 09:09:07   1065s]   Revert refine place priority changes on 0 instances.
[09/22 09:09:07   1065s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/22 09:09:07   1065s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.9 real=0:00:00.9)
[09/22 09:09:07   1065s]   CCOpt::Phase::Routing...
[09/22 09:09:07   1065s]   Clock implementation routing...
[09/22 09:09:07   1065s]     Leaving CCOpt scope - Routing Tools...
[09/22 09:09:07   1065s] Net route status summary:
[09/22 09:09:07   1065s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:07   1065s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:07   1065s]     Routing using eGR in eGR->NR Step...
[09/22 09:09:07   1065s]       Early Global Route - eGR->Nr High Frequency step...
[09/22 09:09:07   1065s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[09/22 09:09:07   1065s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[09/22 09:09:07   1065s] (ccopt eGR): Start to route 1 all nets
[09/22 09:09:07   1065s] (I)      Running eGR regular flow
[09/22 09:09:07   1065s] Running assign ptn pin
[09/22 09:09:07   1065s] Running config msv constraints
[09/22 09:09:07   1065s] Running pre-eGR process
[09/22 09:09:07   1065s] (I)      Started Early Global Route ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1065s] (I)      Initializing eGR engine (clean)
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] (I)      clean place blk overflow:
[09/22 09:09:07   1065s] (I)      H : enabled 1.00 0
[09/22 09:09:07   1065s] (I)      V : enabled 1.00 0
[09/22 09:09:07   1065s] (I)      Initializing eGR engine (clean)
[09/22 09:09:07   1065s] Set min layer with default ( 2 )
[09/22 09:09:07   1065s] Set max layer with default ( 127 )
[09/22 09:09:07   1065s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:07   1065s] Min route layer (adjusted) = 2
[09/22 09:09:07   1065s] Max route layer (adjusted) = 11
[09/22 09:09:07   1065s] (I)      clean place blk overflow:
[09/22 09:09:07   1065s] (I)      H : enabled 1.00 0
[09/22 09:09:07   1065s] (I)      V : enabled 1.00 0
[09/22 09:09:07   1065s] (I)      Started Early Global Route kernel ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1065s] (I)      Running eGR Cong Clean flow
[09/22 09:09:07   1065s] (I)      # wire layers (front) : 12
[09/22 09:09:07   1065s] (I)      # wire layers (back)  : 0
[09/22 09:09:07   1065s] (I)      min wire layer : 1
[09/22 09:09:07   1065s] (I)      max wire layer : 11
[09/22 09:09:07   1065s] (I)      # cut layers (front) : 11
[09/22 09:09:07   1065s] (I)      # cut layers (back)  : 0
[09/22 09:09:07   1065s] (I)      min cut layer : 1
[09/22 09:09:07   1065s] (I)      max cut layer : 10
[09/22 09:09:07   1065s] (I)      ================================ Layers ================================
[09/22 09:09:07   1065s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1065s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:09:07   1065s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1065s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:09:07   1065s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1065s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1065s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1065s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1065s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1065s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1065s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:07   1065s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:07   1065s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:09:07   1065s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:09:07   1065s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:09:07   1065s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1065s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:09:07   1065s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:09:07   1065s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:09:07   1065s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:09:07   1065s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:07   1065s] (I)      Started Import and model ( Curr Mem: 3.76 MB )
[09/22 09:09:07   1065s] (I)      == Non-default Options ==
[09/22 09:09:07   1065s] (I)      Clean congestion better                            : true
[09/22 09:09:07   1065s] (I)      Estimate vias on DPT layer                         : true
[09/22 09:09:07   1065s] (I)      Rerouting rounds                                   : 10
[09/22 09:09:07   1065s] (I)      Clean congestion layer assignment rounds           : 3
[09/22 09:09:07   1065s] (I)      Layer constraints as soft constraints              : true
[09/22 09:09:07   1065s] (I)      Soft top layer                                     : true
[09/22 09:09:07   1065s] (I)      Skip prospective layer relax nets                  : true
[09/22 09:09:07   1065s] (I)      Better NDR handling                                : true
[09/22 09:09:07   1065s] (I)      Improved NDR modeling in LA                        : true
[09/22 09:09:07   1065s] (I)      Routing cost fix for NDR handling                  : true
[09/22 09:09:07   1065s] (I)      Block tracks for preroutes                         : true
[09/22 09:09:07   1065s] (I)      Assign IRoute by net group key                     : true
[09/22 09:09:07   1065s] (I)      Block unroutable channels                          : true
[09/22 09:09:07   1065s] (I)      Block unroutable channels 3D                       : true
[09/22 09:09:07   1065s] (I)      Bound layer relaxed segment wl                     : true
[09/22 09:09:07   1065s] (I)      Blocked pin reach length threshold                 : 2
[09/22 09:09:07   1065s] (I)      Check blockage within NDR space in TA              : true
[09/22 09:09:07   1065s] (I)      Skip must join for term with via pillar            : true
[09/22 09:09:07   1065s] (I)      Model find APA for IO pin                          : true
[09/22 09:09:07   1065s] (I)      On pin location for off pin term                   : true
[09/22 09:09:07   1065s] (I)      Handle EOL spacing                                 : true
[09/22 09:09:07   1065s] (I)      Merge PG vias by gap                               : true
[09/22 09:09:07   1065s] (I)      Maximum routing layer                              : 11
[09/22 09:09:07   1065s] (I)      Top routing layer                                  : 11
[09/22 09:09:07   1065s] (I)      Ignore routing layer                               : true
[09/22 09:09:07   1065s] (I)      Route selected nets only                           : true
[09/22 09:09:07   1065s] (I)      Refine MST                                         : true
[09/22 09:09:07   1065s] (I)      Honor PRL                                          : true
[09/22 09:09:07   1065s] (I)      Strong congestion aware                            : true
[09/22 09:09:07   1065s] (I)      Improved initial location for IRoutes              : true
[09/22 09:09:07   1065s] (I)      Multi panel TA                                     : true
[09/22 09:09:07   1065s] (I)      Penalize wire overlap                              : true
[09/22 09:09:07   1065s] (I)      Expand small instance blockage                     : true
[09/22 09:09:07   1065s] (I)      Reduce via in TA                                   : true
[09/22 09:09:07   1065s] (I)      SS-aware routing                                   : true
[09/22 09:09:07   1065s] (I)      Improve tree edge sharing                          : true
[09/22 09:09:07   1065s] (I)      Improve 2D via estimation                          : true
[09/22 09:09:07   1065s] (I)      Refine Steiner tree                                : true
[09/22 09:09:07   1065s] (I)      Build spine tree                                   : true
[09/22 09:09:07   1065s] (I)      Model pass through capacity                        : true
[09/22 09:09:07   1065s] (I)      Extend blockages by a half GCell                   : true
[09/22 09:09:07   1065s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[09/22 09:09:07   1065s] (I)      Consider pin shapes                                : true
[09/22 09:09:07   1065s] (I)      Consider pin shapes for all nodes                  : true
[09/22 09:09:07   1065s] (I)      Consider NR APA                                    : true
[09/22 09:09:07   1065s] (I)      Consider IO pin shape                              : true
[09/22 09:09:07   1065s] (I)      Fix pin connection bug                             : true
[09/22 09:09:07   1065s] (I)      Consider layer RC for local wires                  : true
[09/22 09:09:07   1065s] (I)      Honor layer constraint                             : true
[09/22 09:09:07   1065s] (I)      Route to clock mesh pin                            : true
[09/22 09:09:07   1065s] (I)      LA-aware pin escape length                         : 2
[09/22 09:09:07   1065s] (I)      Connect multiple ports                             : true
[09/22 09:09:07   1065s] (I)      Split for must join                                : true
[09/22 09:09:07   1065s] (I)      Number of threads                                  : 1
[09/22 09:09:07   1065s] (I)      Routing effort level                               : 10000
[09/22 09:09:07   1065s] (I)      Prefer layer length threshold                      : 8
[09/22 09:09:07   1065s] (I)      Overflow penalty cost                              : 10
[09/22 09:09:07   1065s] (I)      A-star cost                                        : 0.300000
[09/22 09:09:07   1065s] (I)      Misalignment cost                                  : 10.000000
[09/22 09:09:07   1065s] (I)      Threshold for short IRoute                         : 6
[09/22 09:09:07   1065s] (I)      Via cost during post routing                       : 1.000000
[09/22 09:09:07   1065s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/22 09:09:07   1065s] (I)      Source-to-sink ratio                               : 0.300000
[09/22 09:09:07   1065s] (I)      Scenic ratio bound                                 : 3.000000
[09/22 09:09:07   1065s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/22 09:09:07   1065s] (I)      Net layer relax scenic ratio                       : 1.250000
[09/22 09:09:07   1065s] (I)      Layer demotion scenic scale                        : 1.000000
[09/22 09:09:07   1065s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/22 09:09:07   1065s] (I)      PG-aware similar topology routing                  : true
[09/22 09:09:07   1065s] (I)      Maze routing via cost fix                          : true
[09/22 09:09:07   1065s] (I)      Apply PRL on PG terms                              : true
[09/22 09:09:07   1065s] (I)      Apply PRL on obs objects                           : true
[09/22 09:09:07   1065s] (I)      Handle range-type spacing rules                    : true
[09/22 09:09:07   1065s] (I)      PG gap threshold multiplier                        : 10.000000
[09/22 09:09:07   1065s] (I)      Parallel spacing query fix                         : true
[09/22 09:09:07   1065s] (I)      Force source to root IR                            : true
[09/22 09:09:07   1065s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/22 09:09:07   1065s] (I)      Multi-pass Schedule                                : {{} {} {}}
[09/22 09:09:07   1065s] (I)      Route tie net to shape                             : auto
[09/22 09:09:07   1065s] (I)      Do not relax to DPT layer                          : true
[09/22 09:09:07   1065s] (I)      No DPT in post routing                             : true
[09/22 09:09:07   1065s] (I)      Modeling PG via merging fix                        : true
[09/22 09:09:07   1065s] (I)      Shield aware TA                                    : true
[09/22 09:09:07   1065s] (I)      Strong shield aware TA                             : true
[09/22 09:09:07   1065s] (I)      Overflow calculation fix in LA                     : true
[09/22 09:09:07   1065s] (I)      Post routing fix                                   : true
[09/22 09:09:07   1065s] (I)      Strong post routing                                : true
[09/22 09:09:07   1065s] (I)      Violation on path threshold                        : 1
[09/22 09:09:07   1065s] (I)      Pass through capacity modeling                     : true
[09/22 09:09:07   1065s] (I)      Read layer and via RC                              : true
[09/22 09:09:07   1065s] (I)      Select the non-relaxed segments in post routing stage : true
[09/22 09:09:07   1065s] (I)      Select term pin box for io pin                     : true
[09/22 09:09:07   1065s] (I)      Penalize NDR sharing                               : true
[09/22 09:09:07   1065s] (I)      Enable special modeling                            : false
[09/22 09:09:07   1065s] (I)      Keep fixed segments                                : true
[09/22 09:09:07   1065s] (I)      Reorder net groups by key                          : true
[09/22 09:09:07   1065s] (I)      Increase net scenic ratio                          : true
[09/22 09:09:07   1065s] (I)      Method to set GCell size                           : row
[09/22 09:09:07   1065s] (I)      Connect multiple ports and must join fix           : true
[09/22 09:09:07   1065s] (I)      Avoid high resistance layers                       : true
[09/22 09:09:07   1065s] (I)      Segment length threshold                           : 1
[09/22 09:09:07   1065s] (I)      Model find APA for IO pin fix                      : true
[09/22 09:09:07   1065s] (I)      Avoid connecting non-metal layers                  : true
[09/22 09:09:07   1065s] (I)      Use track pitch for NDR                            : true
[09/22 09:09:07   1065s] (I)      Decide max and min layer to relax with layer difference : true
[09/22 09:09:07   1065s] (I)      Handle non-default track width                     : false
[09/22 09:09:07   1065s] (I)      Block unroutable channels fix                      : true
[09/22 09:09:07   1065s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:09:07   1065s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:09:07   1065s] (I)      ============== Pin Summary ==============
[09/22 09:09:07   1065s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1065s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:09:07   1065s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1065s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:09:07   1065s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:09:07   1065s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:09:07   1065s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:09:07   1065s] (I)      +-------+--------+---------+------------+
[09/22 09:09:07   1065s] (I)      Custom ignore net properties:
[09/22 09:09:07   1065s] (I)      1 : NotLegal
[09/22 09:09:07   1065s] (I)      2 : NotSelected
[09/22 09:09:07   1065s] (I)      Default ignore net properties:
[09/22 09:09:07   1065s] (I)      1 : Special
[09/22 09:09:07   1065s] (I)      2 : Analog
[09/22 09:09:07   1065s] (I)      3 : Fixed
[09/22 09:09:07   1065s] (I)      4 : Skipped
[09/22 09:09:07   1065s] (I)      5 : MixedSignal
[09/22 09:09:07   1065s] (I)      Prerouted net properties:
[09/22 09:09:07   1065s] (I)      1 : NotLegal
[09/22 09:09:07   1065s] (I)      2 : Special
[09/22 09:09:07   1065s] (I)      3 : Analog
[09/22 09:09:07   1065s] (I)      4 : Fixed
[09/22 09:09:07   1065s] (I)      5 : Skipped
[09/22 09:09:07   1065s] (I)      6 : MixedSignal
[09/22 09:09:07   1065s] [NR-eGR] Early global route reroute 1 out of 21189 routable nets
[09/22 09:09:07   1065s] (I)      Use row-based GCell size
[09/22 09:09:07   1065s] (I)      Use row-based GCell align
[09/22 09:09:07   1065s] (I)      layer 0 area = 80000
[09/22 09:09:07   1065s] (I)      layer 1 area = 80000
[09/22 09:09:07   1065s] (I)      layer 2 area = 80000
[09/22 09:09:07   1065s] (I)      layer 3 area = 80000
[09/22 09:09:07   1065s] (I)      layer 4 area = 80000
[09/22 09:09:07   1065s] (I)      layer 5 area = 80000
[09/22 09:09:07   1065s] (I)      layer 6 area = 80000
[09/22 09:09:07   1065s] (I)      layer 7 area = 80000
[09/22 09:09:07   1065s] (I)      layer 8 area = 80000
[09/22 09:09:07   1065s] (I)      layer 9 area = 400000
[09/22 09:09:07   1065s] (I)      layer 10 area = 400000
[09/22 09:09:07   1065s] (I)      GCell unit size   : 3420
[09/22 09:09:07   1065s] (I)      GCell multiplier  : 1
[09/22 09:09:07   1065s] (I)      GCell row height  : 3420
[09/22 09:09:07   1065s] (I)      Actual row height : 3420
[09/22 09:09:07   1065s] (I)      GCell align ref   : 6000 6080
[09/22 09:09:07   1065s] [NR-eGR] Track table information for default rule: 
[09/22 09:09:07   1065s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:09:07   1065s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:09:07   1065s] (I)      ================== Default via ===================
[09/22 09:09:07   1065s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1065s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:09:07   1065s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1065s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[09/22 09:09:07   1065s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:09:07   1065s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:09:07   1065s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:09:07   1065s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[09/22 09:09:07   1065s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:09:07   1065s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[09/22 09:09:07   1065s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:09:07   1065s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:09:07   1065s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:09:07   1065s] (I)      +----+------------------+------------------------+
[09/22 09:09:07   1065s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:09:07   1065s] [NR-eGR] Read 5066 PG shapes
[09/22 09:09:07   1065s] [NR-eGR] Read 0 clock shapes
[09/22 09:09:07   1065s] [NR-eGR] Read 0 other shapes
[09/22 09:09:07   1065s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:09:07   1065s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:09:07   1065s] [NR-eGR] #Instance Blockages : 0
[09/22 09:09:07   1065s] [NR-eGR] #PG Blockages       : 5066
[09/22 09:09:07   1065s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:09:07   1065s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:09:07   1065s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:09:07   1065s] [NR-eGR] #Other Blockages    : 0
[09/22 09:09:07   1065s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:09:07   1065s] [NR-eGR] #prerouted nets         : 0
[09/22 09:09:07   1065s] [NR-eGR] #prerouted special nets : 0
[09/22 09:09:07   1065s] [NR-eGR] #prerouted wires        : 0
[09/22 09:09:07   1065s] [NR-eGR] Read 21189 nets ( ignored 21188 )
[09/22 09:09:07   1065s] (I)        Front-side 21189 ( ignored 21188 )
[09/22 09:09:07   1065s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:09:07   1065s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:09:07   1065s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[09/22 09:09:07   1065s] [NR-eGR] #via pillars        : 0
[09/22 09:09:07   1065s] [NR-eGR] #must join all port : 0
[09/22 09:09:07   1065s] [NR-eGR] #multiple ports     : 0
[09/22 09:09:07   1065s] [NR-eGR] #has must join      : 0
[09/22 09:09:07   1065s] (I)      handle routing halo
[09/22 09:09:07   1065s] (I)      Reading macro buffers
[09/22 09:09:07   1065s] (I)      Number of macro buffers: 0
[09/22 09:09:07   1065s] (I)      =========== RC Report:  ============
[09/22 09:09:07   1065s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[09/22 09:09:07   1065s] (I)      ------------------------------------
[09/22 09:09:07   1065s] (I)        Metal2         3.808        0.173 
[09/22 09:09:07   1065s] (I)        Metal3         3.965        0.175 
[09/22 09:09:07   1065s] (I)        Metal4         3.808        0.173 
[09/22 09:09:07   1065s] (I)        Metal5         3.965        0.175 
[09/22 09:09:07   1065s] (I)        Metal6         3.808        0.165 
[09/22 09:09:07   1065s] (I)        Metal7         1.187        0.394 
[09/22 09:09:07   1065s] (I)        Metal8         1.080        0.371 
[09/22 09:09:07   1065s] (I)        Metal9         0.444        0.833 
[09/22 09:09:07   1065s] (I)       Metal10         0.159        0.343 
[09/22 09:09:07   1065s] (I)       Metal11         0.095        1.114 
[09/22 09:09:07   1065s] (I)      early_global_route_priority property id does not exist.
[09/22 09:09:07   1065s] (I)      Read Num Blocks=7942  Num Prerouted Wires=0  Num CS=0
[09/22 09:09:07   1065s] (I)      Layer 1 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 2 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 3 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 4 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 5 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 6 (H) : #blockages 1480 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 7 (V) : #blockages 296 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 8 (H) : #blockages 1776 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 9 (V) : #blockages 526 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Layer 10 (H) : #blockages 16 : #preroutes 0
[09/22 09:09:08   1065s] (I)      Moved 1 terms for better access 
[09/22 09:09:08   1065s] (I)      Number of ignored nets                =  21188
[09/22 09:09:08   1065s] (I)      Number of connected nets              =      0
[09/22 09:09:08   1065s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/22 09:09:08   1065s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:09:08   1065s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:09:08   1065s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:09:08   1065s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:09:08   1065s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:09:08   1065s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:09:08   1065s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/22 09:09:08   1065s] (I)      Ndr track 0 does not exist
[09/22 09:09:08   1065s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:09:08   1065s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:09:08   1065s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:09:08   1065s] (I)      Site width          :   400  (dbu)
[09/22 09:09:08   1065s] (I)      Row height          :  3420  (dbu)
[09/22 09:09:08   1065s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:09:08   1065s] (I)      GCell width         :  3420  (dbu)
[09/22 09:09:08   1065s] (I)      GCell height        :  3420  (dbu)
[09/22 09:09:08   1065s] (I)      Grid                :   151   150    11
[09/22 09:09:08   1065s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:09:08   1065s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:09:08   1065s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:09:08   1065s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:09:08   1065s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:09:08   1065s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:09:08   1065s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:09:08   1065s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:09:08   1065s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:09:08   1065s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:09:08   1065s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:09:08   1065s] (I)      --------------------------------------------------------
[09/22 09:09:08   1065s] 
[09/22 09:09:08   1065s] [NR-eGR] ============ Routing rule table ============
[09/22 09:09:08   1065s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[09/22 09:09:08   1065s] [NR-eGR] ========================================
[09/22 09:09:08   1065s] [NR-eGR] 
[09/22 09:09:08   1065s] (I)      ==== NDR : (Default) ====
[09/22 09:09:08   1065s] (I)      +--------------+--------+
[09/22 09:09:08   1065s] (I)      |           ID |      0 |
[09/22 09:09:08   1065s] (I)      |      Default |    yes |
[09/22 09:09:08   1065s] (I)      |  Clk Special |     no |
[09/22 09:09:08   1065s] (I)      | Hard spacing |     no |
[09/22 09:09:08   1065s] (I)      |    NDR track | (none) |
[09/22 09:09:08   1065s] (I)      |      NDR via | (none) |
[09/22 09:09:08   1065s] (I)      |  Extra space |      0 |
[09/22 09:09:08   1065s] (I)      |      Shields |      0 |
[09/22 09:09:08   1065s] (I)      |   Demand (H) |      1 |
[09/22 09:09:08   1065s] (I)      |   Demand (V) |      1 |
[09/22 09:09:08   1065s] (I)      |        #Nets |      1 |
[09/22 09:09:08   1065s] (I)      +--------------+--------+
[09/22 09:09:08   1065s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:08   1065s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:09:08   1065s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:08   1065s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:09:08   1065s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:08   1065s] (I)      =============== Blocked Tracks ===============
[09/22 09:09:08   1065s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:08   1065s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:09:08   1065s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:08   1065s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:09:08   1065s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:09:08   1065s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:09:08   1065s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:09:08   1065s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:09:08   1065s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:09:08   1065s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:09:08   1065s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:09:08   1065s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:09:08   1065s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:09:08   1065s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:09:08   1065s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:08   1065s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.76 MB )
[09/22 09:09:08   1065s] (I)      Reset routing kernel
[09/22 09:09:08   1065s] (I)      Started Global Routing ( Curr Mem: 3.76 MB )
[09/22 09:09:08   1065s] (I)      totalPins=582  totalGlobalPin=582 (100.00%)
[09/22 09:09:08   1065s] (I)      ================== Net Group Info ==================
[09/22 09:09:08   1065s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:08   1065s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:09:08   1065s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:08   1065s] (I)      |  1 |              1 |    Metal2(2) | Metal11(11) |
[09/22 09:09:08   1065s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:08   1065s] (I)      total 2D Cap : 1733920 = (896687 H, 837233 V)
[09/22 09:09:08   1065s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[09/22 09:09:08   1065s] (I)      init route region map
[09/22 09:09:08   1065s] (I)      #blocked GCells = 0
[09/22 09:09:08   1065s] (I)      #regions = 1
[09/22 09:09:08   1065s] (I)      init safety region map
[09/22 09:09:08   1065s] (I)      #blocked GCells = 0
[09/22 09:09:08   1065s] (I)      #regions = 1
[09/22 09:09:08   1065s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1a Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1b Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[09/22 09:09:08   1065s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:09:08   1065s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1c Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1d Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1e Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1f Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1510 = (715 H, 795 V) = (0.08% H, 0.09% V) = (1.223e+03um H, 1.359e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1g Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1508 = (711 H, 797 V) = (0.08% H, 0.10% V) = (1.216e+03um H, 1.363e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1h Route ============
[09/22 09:09:08   1065s] (I)      Usage: 1507 = (711 H, 796 V) = (0.08% H, 0.10% V) = (1.216e+03um H, 1.361e+03um V)
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] (I)      ============  Phase 1l Route ============
[09/22 09:09:08   1065s] (I)      
[09/22 09:09:08   1065s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:09:08   1065s] [NR-eGR]                        OverCon            
[09/22 09:09:08   1065s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:09:08   1065s] [NR-eGR]        Layer             (1-0)    OverCon
[09/22 09:09:08   1065s] [NR-eGR] ----------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR] ----------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/22 09:09:08   1065s] [NR-eGR] 
[09/22 09:09:08   1065s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.76 MB )
[09/22 09:09:08   1065s] (I)      Updating congestion map
[09/22 09:09:08   1065s] (I)      total 2D Cap : 1734514 = (896836 H, 837678 V)
[09/22 09:09:08   1065s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:09:08   1065s] (I)      Running track assignment and export wires
[09/22 09:09:08   1065s] (I)      Delete wires for 1 nets 
[09/22 09:09:08   1065s] (I)      ============= Track Assignment ============
[09/22 09:09:08   1065s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.76 MB )
[09/22 09:09:08   1065s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:09:08   1065s] (I)      Run Multi-thread track assignment
[09/22 09:09:08   1065s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.77 MB )
[09/22 09:09:08   1065s] (I)      Started Export ( Curr Mem: 3.77 MB )
[09/22 09:09:08   1065s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:09:08   1065s] [NR-eGR] Total eGR-routed clock nets wire length: 2642um, number of vias: 1430
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR] Report for selected net(s) only.
[09/22 09:09:08   1065s] [NR-eGR]                  Length (um)  Vias 
[09/22 09:09:08   1065s] [NR-eGR] -----------------------------------
[09/22 09:09:08   1065s] [NR-eGR]  Metal1   (1H)             0   581 
[09/22 09:09:08   1065s] [NR-eGR]  Metal2   (2V)          1061   797 
[09/22 09:09:08   1065s] [NR-eGR]  Metal3   (3H)          1249    48 
[09/22 09:09:08   1065s] [NR-eGR]  Metal4   (4V)           318     4 
[09/22 09:09:08   1065s] [NR-eGR]  Metal5   (5H)            13     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal6   (6V)             0     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal7   (7H)             0     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal8   (8V)             0     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal9   (9H)             0     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal10  (10V)            0     0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal11  (11H)            0     0 
[09/22 09:09:08   1065s] [NR-eGR] -----------------------------------
[09/22 09:09:08   1065s] [NR-eGR]           Total         2642  1430 
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR] Total half perimeter of net bounding box: 494um
[09/22 09:09:08   1065s] [NR-eGR] Total length: 2642um, number of vias: 1430
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR] Total routed clock nets wire length: 2642um, number of vias: 1430
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:09:08   1065s] [NR-eGR] -------------------------------------
[09/22 09:09:08   1065s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:09:08   1065s] [NR-eGR]  Metal2   (2V)        101552   74301 
[09/22 09:09:08   1065s] [NR-eGR]  Metal3   (3H)        121485   11621 
[09/22 09:09:08   1065s] [NR-eGR]  Metal4   (4V)         92761    4948 
[09/22 09:09:08   1065s] [NR-eGR]  Metal5   (5H)         51146    1865 
[09/22 09:09:08   1065s] [NR-eGR]  Metal6   (6V)         39592     132 
[09/22 09:09:08   1065s] [NR-eGR]  Metal7   (7H)          1724      38 
[09/22 09:09:08   1065s] [NR-eGR]  Metal8   (8V)          1636       0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:09:08   1065s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:09:08   1065s] [NR-eGR] -------------------------------------
[09/22 09:09:08   1065s] [NR-eGR]           Total       409896  148547 
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] [NR-eGR] Total half perimeter of net bounding box: 362980um
[09/22 09:09:08   1065s] [NR-eGR] Total length: 409896um, number of vias: 148547
[09/22 09:09:08   1065s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:08   1065s] (I)      == Layer wire length by net rule ==
[09/22 09:09:08   1065s] (I)                        Default 
[09/22 09:09:08   1065s] (I)      --------------------------
[09/22 09:09:08   1065s] (I)       Metal1   (1H)        0um 
[09/22 09:09:08   1065s] (I)       Metal2   (2V)   101552um 
[09/22 09:09:08   1065s] (I)       Metal3   (3H)   121485um 
[09/22 09:09:08   1065s] (I)       Metal4   (4V)    92761um 
[09/22 09:09:08   1065s] (I)       Metal5   (5H)    51146um 
[09/22 09:09:08   1065s] (I)       Metal6   (6V)    39592um 
[09/22 09:09:08   1065s] (I)       Metal7   (7H)     1724um 
[09/22 09:09:08   1065s] (I)       Metal8   (8V)     1636um 
[09/22 09:09:08   1065s] (I)       Metal9   (9H)        0um 
[09/22 09:09:08   1065s] (I)       Metal10  (10V)       0um 
[09/22 09:09:08   1065s] (I)       Metal11  (11H)       0um 
[09/22 09:09:08   1065s] (I)      --------------------------
[09/22 09:09:08   1065s] (I)                Total  409896um 
[09/22 09:09:08   1065s] (I)      == Layer via count by net rule ==
[09/22 09:09:08   1065s] (I)                       Default 
[09/22 09:09:08   1065s] (I)      -------------------------
[09/22 09:09:08   1065s] (I)       Metal1   (1H)     55642 
[09/22 09:09:08   1065s] (I)       Metal2   (2V)     74301 
[09/22 09:09:08   1065s] (I)       Metal3   (3H)     11621 
[09/22 09:09:08   1065s] (I)       Metal4   (4V)      4948 
[09/22 09:09:08   1065s] (I)       Metal5   (5H)      1865 
[09/22 09:09:08   1065s] (I)       Metal6   (6V)       132 
[09/22 09:09:08   1065s] (I)       Metal7   (7H)        38 
[09/22 09:09:08   1065s] (I)       Metal8   (8V)         0 
[09/22 09:09:08   1065s] (I)       Metal9   (9H)         0 
[09/22 09:09:08   1065s] (I)       Metal10  (10V)        0 
[09/22 09:09:08   1065s] (I)       Metal11  (11H)        0 
[09/22 09:09:08   1065s] (I)      -------------------------
[09/22 09:09:08   1065s] (I)                Total   148547 
[09/22 09:09:08   1065s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.77 MB )
[09/22 09:09:08   1065s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:08   1065s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[09/22 09:09:08   1066s] [NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[09/22 09:09:08   1066s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:09:08   1066s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:09:08   1066s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:09:08   1066s] (I)       Early Global Route                             100.00%  50431.30 sec  50431.49 sec  0.19 sec  0.19 sec 
[09/22 09:09:08   1066s] (I)       +-Early Global Route kernel                     98.51%  50431.30 sec  50431.49 sec  0.19 sec  0.19 sec 
[09/22 09:09:08   1066s] (I)       | +-Import and model                            43.97%  50431.30 sec  50431.39 sec  0.08 sec  0.08 sec 
[09/22 09:09:08   1066s] (I)       | | +-Create place DB                           18.55%  50431.30 sec  50431.34 sec  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Import place data                       18.51%  50431.30 sec  50431.34 sec  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read instances and placement           3.91%  50431.30 sec  50431.31 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read nets                             14.34%  50431.31 sec  50431.34 sec  0.03 sec  0.03 sec 
[09/22 09:09:08   1066s] (I)       | | +-Create route DB                           22.63%  50431.34 sec  50431.38 sec  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Import route data (1T)                  22.24%  50431.34 sec  50431.38 sec  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.22%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read routing blockages               0.00%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read bump blockages                  0.00%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read instance blockages              1.23%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read PG blockages                    0.64%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | | +-Allocate memory for PG via list    0.14%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read clock blockages                 0.01%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read other blockages                 0.01%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read halo blockages                  0.04%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read blackboxes                        0.00%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read prerouted                         0.03%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Read nets                              0.08%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Set up via pillars                     0.02%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Set up RC info                         0.23%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Initialize 3D grid graph               0.39%  50431.36 sec  50431.36 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Model blockage capacity                7.85%  50431.36 sec  50431.38 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | | | | +-Initialize 3D capacity               7.37%  50431.36 sec  50431.38 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Move terms for access (1T)             0.07%  50431.38 sec  50431.38 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Read aux data                              0.00%  50431.38 sec  50431.38 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Others data preparation                    0.01%  50431.38 sec  50431.38 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Create route kernel                        1.96%  50431.38 sec  50431.39 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Global Routing                              12.02%  50431.39 sec  50431.41 sec  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)       | | +-Initialization                             0.18%  50431.39 sec  50431.39 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Net group 1                               10.38%  50431.39 sec  50431.41 sec  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Generate topology                        4.06%  50431.39 sec  50431.40 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1a                                 0.51%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Pattern routing (1T)                   0.19%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Add via demand to 2D                   0.21%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1b                                 0.14%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1c                                 0.01%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1d                                 0.01%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1e                                 0.08%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Route legalization                     0.00%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1f                                 0.01%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1g                                 0.55%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Post Routing                           0.51%  50431.40 sec  50431.40 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1h                                 0.61%  50431.40 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Post Routing                           0.57%  50431.40 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Phase 1l                                 1.04%  50431.41 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | | +-Layer assignment (1T)                  0.46%  50431.41 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Export cong map                              2.59%  50431.41 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Export 2D cong map                         0.76%  50431.41 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Extract Global 3D Wires                      0.01%  50431.41 sec  50431.41 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Track Assignment (1T)                        4.67%  50431.41 sec  50431.42 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | +-Initialization                             0.01%  50431.41 sec  50431.42 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Track Assignment Kernel                    4.42%  50431.42 sec  50431.42 sec  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)       | | +-Free Memory                                0.00%  50431.42 sec  50431.42 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Export                                      32.03%  50431.42 sec  50431.48 sec  0.06 sec  0.06 sec 
[09/22 09:09:08   1066s] (I)       | | +-Export DB wires                            0.28%  50431.42 sec  50431.42 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Export all nets                          0.18%  50431.42 sec  50431.42 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | | +-Set wire vias                            0.03%  50431.42 sec  50431.42 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | | +-Report wirelength                         20.61%  50431.42 sec  50431.46 sec  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)       | | +-Update net boxes                          10.97%  50431.46 sec  50431.48 sec  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)       | | +-Update timing                              0.00%  50431.48 sec  50431.48 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)       | +-Postprocess design                           0.15%  50431.48 sec  50431.49 sec  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)      ====================== Summary by functions ======================
[09/22 09:09:08   1066s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:09:08   1066s] (I)      ------------------------------------------------------------------
[09/22 09:09:08   1066s] (I)        0  Early Global Route               100.00%  0.19 sec  0.19 sec 
[09/22 09:09:08   1066s] (I)        1  Early Global Route kernel         98.51%  0.19 sec  0.19 sec 
[09/22 09:09:08   1066s] (I)        2  Import and model                  43.97%  0.08 sec  0.08 sec 
[09/22 09:09:08   1066s] (I)        2  Export                            32.03%  0.06 sec  0.06 sec 
[09/22 09:09:08   1066s] (I)        2  Global Routing                    12.02%  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)        2  Track Assignment (1T)              4.67%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        2  Export cong map                    2.59%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        2  Postprocess design                 0.15%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Create route DB                   22.63%  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)        3  Report wirelength                 20.61%  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)        3  Create place DB                   18.55%  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)        3  Update net boxes                  10.97%  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)        3  Net group 1                       10.38%  0.02 sec  0.02 sec 
[09/22 09:09:08   1066s] (I)        3  Track Assignment Kernel            4.42%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        3  Create route kernel                1.96%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Export 2D cong map                 0.76%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Export DB wires                    0.28%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Initialization                     0.19%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Import route data (1T)            22.24%  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)        4  Import place data                 18.51%  0.04 sec  0.04 sec 
[09/22 09:09:08   1066s] (I)        4  Generate topology                  4.06%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1l                           1.04%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1h                           0.61%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1g                           0.55%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1a                           0.51%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Export all nets                    0.18%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1b                           0.14%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1e                           0.08%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        4  Phase 1f                           0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Read nets                         14.42%  0.03 sec  0.03 sec 
[09/22 09:09:08   1066s] (I)        5  Model blockage capacity            7.85%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        5  Read instances and placement       3.91%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        5  Read blockages ( Layer 2-11 )      2.22%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Post Routing                       1.08%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Layer assignment (1T)              0.46%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Initialize 3D grid graph           0.39%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Set up RC info                     0.23%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Add via demand to 2D               0.21%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Pattern routing (1T)               0.19%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Move terms for access (1T)         0.07%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Read prerouted                     0.03%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Initialize 3D capacity             7.37%  0.01 sec  0.01 sec 
[09/22 09:09:08   1066s] (I)        6  Read instance blockages            1.23%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read PG blockages                  0.64%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] (I)        7  Allocate memory for PG via list    0.14%  0.00 sec  0.00 sec 
[09/22 09:09:08   1066s] Running post-eGR process
[09/22 09:09:08   1066s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/22 09:09:08   1066s]     Routing using eGR in eGR->NR Step done.
[09/22 09:09:08   1066s]     Routing using NR in eGR->NR Step...
[09/22 09:09:08   1066s] 
[09/22 09:09:08   1066s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[09/22 09:09:08   1066s]   All net are default rule.
[09/22 09:09:08   1066s]   Preferred NanoRoute mode settings: Current
[09/22 09:09:08   1066s]       Clock detailed routing...
[09/22 09:09:08   1066s]         NanoRoute...
[09/22 09:09:08   1066s] #% Begin globalDetailRoute (date=09/22 09:09:08, mem=3029.9M)
[09/22 09:09:08   1066s] 
[09/22 09:09:08   1066s] globalDetailRoute
[09/22 09:09:08   1066s] 
[09/22 09:09:08   1066s] #Start globalDetailRoute on Mon Sep 22 09:09:08 2025
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] ### Time Record (globalDetailRoute) is installed.
[09/22 09:09:08   1066s] ### Time Record (Pre Callback) is installed.
[09/22 09:09:08   1066s] ### Time Record (Pre Callback) is uninstalled.
[09/22 09:09:08   1066s] ### Time Record (DB Import) is installed.
[09/22 09:09:08   1066s] ### Time Record (Timing Data Generation) is installed.
[09/22 09:09:08   1066s] ### Time Record (Timing Data Generation) is uninstalled.
[09/22 09:09:08   1066s] ### Net info: total nets: 22153
[09/22 09:09:08   1066s] ### Net info: dirty nets: 0
[09/22 09:09:08   1066s] ### Net info: marked as disconnected nets: 0
[09/22 09:09:08   1066s] ### Net info: fully routed nets: 1
[09/22 09:09:08   1066s] ### Net info: trivial (< 2 pins) nets: 964
[09/22 09:09:08   1066s] ### Net info: unrouted nets: 21188
[09/22 09:09:08   1066s] ### Net info: re-extraction nets: 0
[09/22 09:09:08   1066s] ### Net info: selected nets: 1
[09/22 09:09:08   1066s] ### Net info: ignored nets: 0
[09/22 09:09:08   1066s] ### Net info: skip routing nets: 0
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] ### import design signature (54): route=352720506 fixed_route=171550180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1612486547 dirty_area=0 del_dirty_area=0 cell=119305846 placement=281872181 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=171550180 sns=171550180 ppa_info=781912400
[09/22 09:09:08   1066s] ### Time Record (DB Import) is uninstalled.
[09/22 09:09:08   1066s] #NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] ### Before assign design signature (55): route=352720506 fixed_route=171550180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1612486547 dirty_area=0 del_dirty_area=0 cell=119305846 placement=281872181 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=610195162 routing_via=1 timing=171550180 sns=171550180 ppa_info=781912400
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] #Wire/Via statistics before line assignment ...
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] #  Routing Statistics
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] #----------------+-----------+-----+
[09/22 09:09:08   1066s] #  Layer         | Length(um)| Vias|
[09/22 09:09:08   1066s] #----------------+-----------+-----+
[09/22 09:09:08   1066s] #  Poly ( 0H)    |          0|    0|
[09/22 09:09:08   1066s] #  Metal1 ( 1H)  |          0|  581|
[09/22 09:09:08   1066s] #  Metal2 ( 2V)  |       1061|  797|
[09/22 09:09:08   1066s] #  Metal3 ( 3H)  |       1249|   48|
[09/22 09:09:08   1066s] #  Metal4 ( 4V)  |        318|    4|
[09/22 09:09:08   1066s] #  Metal5 ( 5H)  |         13|    0|
[09/22 09:09:08   1066s] #  Metal6 ( 6V)  |          0|    0|
[09/22 09:09:08   1066s] #  Metal7 ( 7H)  |          0|    0|
[09/22 09:09:08   1066s] #  Metal8 ( 8V)  |          0|    0|
[09/22 09:09:08   1066s] #  Metal9 ( 9H)  |          0|    0|
[09/22 09:09:08   1066s] #  Metal10 (10V) |          0|    0|
[09/22 09:09:08   1066s] #  Metal11 (11H) |          0|    0|
[09/22 09:09:08   1066s] #----------------+-----------+-----+
[09/22 09:09:08   1066s] #  Total         |       2642| 1430|
[09/22 09:09:08   1066s] #----------------+-----------+-----+
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] # Total half perimeter of net bounding box: 494 um.
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] ### Time Record (Data Preparation) is installed.
[09/22 09:09:08   1066s] #Start routing data preparation on Mon Sep 22 09:09:08 2025
[09/22 09:09:08   1066s] #
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:08   1066s] ### Time Record (Cell Pin Access) is installed.
[09/22 09:09:08   1066s] #Initial pin access analysis.
[09/22 09:09:10   1068s] #Detail pin access analysis.
[09/22 09:09:10   1068s] ### Time Record (Cell Pin Access) is uninstalled.
[09/22 09:09:10   1068s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/22 09:09:10   1068s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:09:10   1068s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/22 09:09:10   1068s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/22 09:09:10   1068s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[09/22 09:09:10   1068s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[09/22 09:09:10   1068s] #pin_access_rlayer=2(Metal2)
[09/22 09:09:10   1068s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/22 09:09:10   1068s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/22 09:09:10   1068s] #enable_dpt_layer_shield=F
[09/22 09:09:10   1068s] #has_line_end_grid=F
[09/22 09:09:10   1068s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3041.15 (MB), peak = 3274.12 (MB)
[09/22 09:09:10   1068s] #Regenerating Ggrids automatically.
[09/22 09:09:10   1068s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[09/22 09:09:10   1068s] #Using automatically generated G-grids.
[09/22 09:09:11   1069s] #Done routing data preparation.
[09/22 09:09:11   1069s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3053.67 (MB), peak = 3274.12 (MB)
[09/22 09:09:11   1069s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:09:11   1069s] ### Time Record (Data Preparation) is installed.
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:09:11   1069s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:11   1069s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:09:11   1069s] eee: pegSigSF=1.070000
[09/22 09:09:11   1069s] Initializing multi-corner capacitance tables ... 
[09/22 09:09:11   1069s] Initializing multi-corner resistance tables ...
[09/22 09:09:11   1069s] Creating RPSQ from WeeR and WRes ...
[09/22 09:09:11   1069s] eee: Grid unit RC data computation started
[09/22 09:09:11   1069s] eee: Grid unit RC data computation completed
[09/22 09:09:11   1069s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:09:11   1069s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:11   1069s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:09:11   1069s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:09:11   1069s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:11   1069s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:09:11   1069s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259707 uaWl=0.000000 uaWlH=0.458000 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:09:11   1069s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:09:11   1069s] eee: NetCapCache creation started. (Current Mem: 4152.293M) 
[09/22 09:09:11   1069s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4152.293M) 
[09/22 09:09:11   1069s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:09:11   1069s] eee: Metal Layers Info:
[09/22 09:09:11   1069s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:11   1069s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:09:11   1069s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:11   1069s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:09:11   1069s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:09:11   1069s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:09:11   1069s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:09:11   1069s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:09:11   1069s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:09:11   1069s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:11   1069s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:09:11   1069s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:09:11   1069s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:09:11   1069s] eee: +----------------------------------------------------+
[09/22 09:09:11   1069s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:09:11   1069s] eee: +----------------------------------------------------+
[09/22 09:09:11   1069s] eee: +----------------------------------------------------+
[09/22 09:09:11   1069s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:09:11   1069s] eee: +----------------------------------------------------+
[09/22 09:09:11   1069s] ### Successfully loaded pre-route RC model
[09/22 09:09:11   1069s] ### Time Record (Line Assignment) is installed.
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Distribution of nets:
[09/22 09:09:11   1069s] #  
[09/22 09:09:11   1069s] # #pin range           #net       % 
[09/22 09:09:11   1069s] #------------------------------------
[09/22 09:09:11   1069s] #          2           17126 ( 77.3%)
[09/22 09:09:11   1069s] #          3            2145 (  9.7%)
[09/22 09:09:11   1069s] #          4             836 (  3.8%)
[09/22 09:09:11   1069s] #          5             251 (  1.1%)
[09/22 09:09:11   1069s] #          6             139 (  0.6%)
[09/22 09:09:11   1069s] #          7              84 (  0.4%)
[09/22 09:09:11   1069s] #          8              67 (  0.3%)
[09/22 09:09:11   1069s] #          9              64 (  0.3%)
[09/22 09:09:11   1069s] #  10  -  19             418 (  1.9%)
[09/22 09:09:11   1069s] #  20  -  29              44 (  0.2%)
[09/22 09:09:11   1069s] #  30  -  39               5 (  0.0%)
[09/22 09:09:11   1069s] #  40  -  49               6 (  0.0%)
[09/22 09:09:11   1069s] #  50  -  59               3 (  0.0%)
[09/22 09:09:11   1069s] #  500 - 599               1 (  0.0%)
[09/22 09:09:11   1069s] #     >=2000               0 (  0.0%)
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Total: 22153 nets, 21189 non-trivial nets
[09/22 09:09:11   1069s] #                                    #net       % 
[09/22 09:09:11   1069s] #-------------------------------------------------
[09/22 09:09:11   1069s] #  Fully global routed                  1 ( 0.0%)
[09/22 09:09:11   1069s] #  Clock                                1
[09/22 09:09:11   1069s] #  Prefer layer range                   1
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Nets in 1 layer range:
[09/22 09:09:11   1069s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[09/22 09:09:11   1069s] #---------------------------------------------------------
[09/22 09:09:11   1069s] #          *  Metal3          -------           1 (  0.0%)
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #1 net selected.
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] ### 
[09/22 09:09:11   1069s] ### Net length summary before Line Assignment:
[09/22 09:09:11   1069s] ### Layer     H-Len   V-Len         Total       #Up-Via
[09/22 09:09:11   1069s] ### ---------------------------------------------------
[09/22 09:09:11   1069s] ### Metal1        0       0       0(  0%)     581( 40%)
[09/22 09:09:11   1069s] ### Metal2        0    1060    1060( 40%)     813( 56%)
[09/22 09:09:11   1069s] ### Metal3     1249       0    1249( 47%)      48(  3%)
[09/22 09:09:11   1069s] ### Metal4        0     318     318( 12%)       4(  0%)
[09/22 09:09:11   1069s] ### Metal5       13       0      13(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal6        0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal7        0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal8        0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal9        0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal10       0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### Metal11       0       0       0(  0%)       0(  0%)
[09/22 09:09:11   1069s] ### ---------------------------------------------------
[09/22 09:09:11   1069s] ###            1262    1379    2641          1446      
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #..
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
[09/22 09:09:11   1069s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
[09/22 09:09:11   1069s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
[09/22 09:09:11   1069s] ### 
[09/22 09:09:11   1069s] ### Net length and overlap summary after Line Assignment:
[09/22 09:09:11   1069s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[09/22 09:09:11   1069s] ### ----------------------------------------------------------------------------
[09/22 09:09:11   1069s] ### Metal1       11       0      11(  0%)     581( 43%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal2        0    1060    1060( 40%)     708( 53%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal3     1229       0    1229( 47%)      44(  3%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal4        0     318     318( 12%)       3(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal5       12       0      12(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/22 09:09:11   1069s] ### ----------------------------------------------------------------------------
[09/22 09:09:11   1069s] ###            1252    1378    2631          1336          0           0        
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Line Assignment statistics:
[09/22 09:09:11   1069s] #Cpu time = 00:00:00
[09/22 09:09:11   1069s] #Elapsed time = 00:00:00
[09/22 09:09:11   1069s] #Increased memory = 1.50 (MB)
[09/22 09:09:11   1069s] #Total memory = 3058.92 (MB)
[09/22 09:09:11   1069s] #Peak memory = 3274.12 (MB)
[09/22 09:09:11   1069s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
[09/22 09:09:11   1069s] ### Time Record (Line Assignment) is uninstalled.
[09/22 09:09:11   1069s] ### After assign design signature (56): route=1920131041 fixed_route=171550180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2124273704 dirty_area=0 del_dirty_area=0 cell=119305846 placement=285518133 pin_access=1113410438 inst_pattern=1 inst_orient=1 halo=1090275131 via=610195162 routing_via=1945981972 timing=171550180 sns=171550180 ppa_info=781912400
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Wire/Via statistics after line assignment ...
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #  Routing Statistics
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #----------------+-----------+-----+
[09/22 09:09:11   1069s] #  Layer         | Length(um)| Vias|
[09/22 09:09:11   1069s] #----------------+-----------+-----+
[09/22 09:09:11   1069s] #  Poly ( 0H)    |          0|    0|
[09/22 09:09:11   1069s] #  Metal1 ( 1H)  |         11|  581|
[09/22 09:09:11   1069s] #  Metal2 ( 2V)  |       1060|  708|
[09/22 09:09:11   1069s] #  Metal3 ( 3H)  |       1229|   44|
[09/22 09:09:11   1069s] #  Metal4 ( 4V)  |        318|    3|
[09/22 09:09:11   1069s] #  Metal5 ( 5H)  |         12|    0|
[09/22 09:09:11   1069s] #  Metal6 ( 6V)  |          0|    0|
[09/22 09:09:11   1069s] #  Metal7 ( 7H)  |          0|    0|
[09/22 09:09:11   1069s] #  Metal8 ( 8V)  |          0|    0|
[09/22 09:09:11   1069s] #  Metal9 ( 9H)  |          0|    0|
[09/22 09:09:11   1069s] #  Metal10 (10V) |          0|    0|
[09/22 09:09:11   1069s] #  Metal11 (11H) |          0|    0|
[09/22 09:09:11   1069s] #----------------+-----------+-----+
[09/22 09:09:11   1069s] #  Total         |       2631| 1336|
[09/22 09:09:11   1069s] #----------------+-----------+-----+
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] # Total half perimeter of net bounding box: 494 um.
[09/22 09:09:11   1069s] #Routing data preparation, pin analysis, line assignment statistics:
[09/22 09:09:11   1069s] #Cpu time = 00:00:03
[09/22 09:09:11   1069s] #Elapsed time = 00:00:03
[09/22 09:09:11   1069s] #Increased memory = 24.13 (MB)
[09/22 09:09:11   1069s] #Total memory = 3057.82 (MB)
[09/22 09:09:11   1069s] #Peak memory = 3274.12 (MB)
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] #Skip comparing routing design signature in db-snapshot flow
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] ### Time Record (Detail Routing) is installed.
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] ### Time Record (Data Preparation) is installed.
[09/22 09:09:11   1069s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:09:11   1069s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:09:11   1069s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:09:11   1069s] #
[09/22 09:09:11   1069s] #Start Detail Routing..
[09/22 09:09:11   1069s] #start initial detail routing ...
[09/22 09:09:11   1069s] ### Design has 1 dirty net
[09/22 09:09:12   1070s] ### Gcell dirty-map stats: routing = 51.38%, drc-check-only = 9.56%
[09/22 09:09:12   1070s] ### Gcell ext dirty-map stats: fill = 894[10.92%] (Metal1 = 554[6.76%], Metal2 = 683[8.34%], Metal3 = 633[7.73%], Metal4 = 96[1.17%], Metal5 = 5[0.06%]), total gcell = 8190
[09/22 09:09:12   1070s] #   number of violations = 0
[09/22 09:09:12   1070s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3070.35 (MB), peak = 3274.12 (MB)
[09/22 09:09:12   1070s] #Complete Detail Routing.
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #  Routing Statistics
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #----------------+-----------+-----+
[09/22 09:09:12   1070s] #  Layer         | Length(um)| Vias|
[09/22 09:09:12   1070s] #----------------+-----------+-----+
[09/22 09:09:12   1070s] #  Poly ( 0H)    |          0|    0|
[09/22 09:09:12   1070s] #  Metal1 ( 1H)  |          0|  581|
[09/22 09:09:12   1070s] #  Metal2 ( 2V)  |       1096|  536|
[09/22 09:09:12   1070s] #  Metal3 ( 3H)  |       1228|   41|
[09/22 09:09:12   1070s] #  Metal4 ( 4V)  |        323|    3|
[09/22 09:09:12   1070s] #  Metal5 ( 5H)  |         12|    0|
[09/22 09:09:12   1070s] #  Metal6 ( 6V)  |          0|    0|
[09/22 09:09:12   1070s] #  Metal7 ( 7H)  |          0|    0|
[09/22 09:09:12   1070s] #  Metal8 ( 8V)  |          0|    0|
[09/22 09:09:12   1070s] #  Metal9 ( 9H)  |          0|    0|
[09/22 09:09:12   1070s] #  Metal10 (10V) |          0|    0|
[09/22 09:09:12   1070s] #  Metal11 (11H) |          0|    0|
[09/22 09:09:12   1070s] #----------------+-----------+-----+
[09/22 09:09:12   1070s] #  Total         |       2659| 1161|
[09/22 09:09:12   1070s] #----------------+-----------+-----+
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] # Total half perimeter of net bounding box: 494 um.
[09/22 09:09:12   1070s] #Total number of DRC violations = 0
[09/22 09:09:12   1070s] ### Time Record (Detail Routing) is uninstalled.
[09/22 09:09:12   1070s] #Cpu time = 00:00:01
[09/22 09:09:12   1070s] #Elapsed time = 00:00:01
[09/22 09:09:12   1070s] #Increased memory = 10.89 (MB)
[09/22 09:09:12   1070s] #Total memory = 3068.71 (MB)
[09/22 09:09:12   1070s] #Peak memory = 3274.12 (MB)
[09/22 09:09:12   1070s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:12   1070s] #detailRoute Statistics:
[09/22 09:09:12   1070s] #Cpu time = 00:00:01
[09/22 09:09:12   1070s] #Elapsed time = 00:00:01
[09/22 09:09:12   1070s] #Increased memory = 6.82 (MB)
[09/22 09:09:12   1070s] #Total memory = 3064.65 (MB)
[09/22 09:09:12   1070s] #Peak memory = 3274.12 (MB)
[09/22 09:09:12   1070s] ### Time Record (DB Export) is installed.
[09/22 09:09:12   1070s] ### export design design signature (61): route=1421623313 fixed_route=171550180 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1674079069 dirty_area=0 del_dirty_area=0 cell=119305846 placement=285518133 pin_access=1113410438 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=171550180 sns=171550180 ppa_info=781912400
[09/22 09:09:12   1070s] ### Time Record (DB Export) is uninstalled.
[09/22 09:09:12   1070s] ### Time Record (Post Callback) is installed.
[09/22 09:09:12   1070s] ### Time Record (Post Callback) is uninstalled.
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #globalDetailRoute statistics:
[09/22 09:09:12   1070s] #Cpu time = 00:00:04
[09/22 09:09:12   1070s] #Elapsed time = 00:00:04
[09/22 09:09:12   1070s] #Increased memory = 30.85 (MB)
[09/22 09:09:12   1070s] #Total memory = 3061.54 (MB)
[09/22 09:09:12   1070s] #Peak memory = 3274.12 (MB)
[09/22 09:09:12   1070s] #Number of warnings = 14
[09/22 09:09:12   1070s] #Total number of warnings = 111
[09/22 09:09:12   1070s] #Number of fails = 0
[09/22 09:09:12   1070s] #Total number of fails = 0
[09/22 09:09:12   1070s] #Complete globalDetailRoute on Mon Sep 22 09:09:12 2025
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] ### import design signature (62): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1113410438 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[09/22 09:09:12   1070s] ### Time Record (globalDetailRoute) is uninstalled.
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #  Scalability Statistics
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #-------------------------+---------+-------------+------------+
[09/22 09:09:12   1070s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[09/22 09:09:12   1070s] #-------------------------+---------+-------------+------------+
[09/22 09:09:12   1070s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  Cell Pin Access        | 00:00:02|     00:00:02|         1.0|
[09/22 09:09:12   1070s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[09/22 09:09:12   1070s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[09/22 09:09:12   1070s] #  Detail Routing         | 00:00:01|     00:00:01|         1.0|
[09/22 09:09:12   1070s] #  Entire Command         | 00:00:04|     00:00:04|         1.0|
[09/22 09:09:12   1070s] #-------------------------+---------+-------------+------------+
[09/22 09:09:12   1070s] #
[09/22 09:09:12   1070s] #% End globalDetailRoute (date=09/22 09:09:12, total cpu=0:00:04.3, real=0:00:04.0, peak res=3072.9M, current mem=3060.7M)
[09/22 09:09:12   1070s]         NanoRoute done. (took cpu=0:00:04.3 real=0:00:04.3)
[09/22 09:09:12   1070s]       Clock detailed routing done.
[09/22 09:09:12   1070s] Skipping check of guided vs. routed net lengths.
[09/22 09:09:12   1070s] Set FIXED routing status on 1 net(s)
[09/22 09:09:12   1070s]       Route Remaining Unrouted Nets...
[09/22 09:09:12   1070s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[09/22 09:09:12   1070s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4152.3M, EPOCH TIME: 1758546552.463718
[09/22 09:09:12   1070s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:12   1070s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:12   1070s] Cell mytop LLGs are deleted
[09/22 09:09:12   1070s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:12   1070s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:12   1070s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546552.463856
[09/22 09:09:12   1070s] [oiLAM] Zs 11, 12
[09/22 09:09:12   1070s] ### Creating LA Mngr. totSessionCpu=0:17:50 mem=4152.3M
[09/22 09:09:12   1070s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:12   1070s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:09:12   1070s] eee: pegSigSF=1.070000
[09/22 09:09:12   1070s] Initializing multi-corner capacitance tables ... 
[09/22 09:09:12   1070s] Initializing multi-corner resistance tables ...
[09/22 09:09:12   1070s] Creating RPSQ from WeeR and WRes ...
[09/22 09:09:12   1070s] eee: Grid unit RC data computation started
[09/22 09:09:12   1070s] eee: Grid unit RC data computation completed
[09/22 09:09:12   1070s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:09:12   1070s] eee: l=2 avDens=0.007992 usedTrk=64.233333 availTrk=8037.000000 sigTrk=64.233333
[09/22 09:09:12   1070s] eee: l=3 avDens=0.008266 usedTrk=74.393567 availTrk=9000.000000 sigTrk=74.393567
[09/22 09:09:12   1070s] eee: l=4 avDens=0.007889 usedTrk=19.561111 availTrk=2479.500000 sigTrk=19.561111
[09/22 09:09:12   1070s] eee: l=5 avDens=0.007797 usedTrk=0.701754 availTrk=90.000000 sigTrk=0.701754
[09/22 09:09:12   1070s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:12   1070s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:12   1070s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:12   1070s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:12   1070s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:09:12   1070s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:09:12   1070s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:12   1070s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:09:12   1070s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259707 uaWl=0.000000 uaWlH=0.458000 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:09:12   1070s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:09:12   1070s] eee: NetCapCache creation started. (Current Mem: 4152.301M) 
[09/22 09:09:12   1070s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4152.301M) 
[09/22 09:09:12   1070s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:09:12   1070s] eee: Metal Layers Info:
[09/22 09:09:12   1070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:12   1070s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:09:12   1070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:12   1070s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:09:12   1070s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:09:12   1070s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:09:12   1070s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:09:12   1070s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:09:12   1070s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:09:12   1070s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:12   1070s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:09:12   1070s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:09:12   1070s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:09:12   1070s] eee: +----------------------------------------------------+
[09/22 09:09:12   1070s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:09:12   1070s] eee: +----------------------------------------------------+
[09/22 09:09:12   1070s] eee: +----------------------------------------------------+
[09/22 09:09:12   1070s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:09:12   1070s] eee: +----------------------------------------------------+
[09/22 09:09:12   1070s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:12   1070s] ### Creating LA Mngr, finished. totSessionCpu=0:17:50 mem=4152.3M
[09/22 09:09:12   1070s] Running pre-eGR process
[09/22 09:09:12   1070s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.77 MB )
[09/22 09:09:12   1070s] (I)      Initializing eGR engine (regular)
[09/22 09:09:12   1070s] Set min layer with default ( 2 )
[09/22 09:09:12   1070s] Set max layer with default ( 127 )
[09/22 09:09:12   1070s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:12   1070s] Min route layer (adjusted) = 2
[09/22 09:09:12   1070s] Max route layer (adjusted) = 11
[09/22 09:09:12   1070s] (I)      clean place blk overflow:
[09/22 09:09:12   1070s] (I)      H : enabled 1.00 0
[09/22 09:09:12   1070s] (I)      V : enabled 1.00 0
[09/22 09:09:12   1070s] (I)      Initializing eGR engine (regular)
[09/22 09:09:12   1070s] Set min layer with default ( 2 )
[09/22 09:09:12   1070s] Set max layer with default ( 127 )
[09/22 09:09:12   1070s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:12   1070s] Min route layer (adjusted) = 2
[09/22 09:09:12   1070s] Max route layer (adjusted) = 11
[09/22 09:09:12   1070s] (I)      clean place blk overflow:
[09/22 09:09:12   1070s] (I)      H : enabled 1.00 0
[09/22 09:09:12   1070s] (I)      V : enabled 1.00 0
[09/22 09:09:12   1070s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.77 MB )
[09/22 09:09:12   1070s] (I)      Running eGR Regular flow
[09/22 09:09:12   1070s] (I)      # wire layers (front) : 12
[09/22 09:09:12   1070s] (I)      # wire layers (back)  : 0
[09/22 09:09:12   1070s] (I)      min wire layer : 1
[09/22 09:09:12   1070s] (I)      max wire layer : 11
[09/22 09:09:12   1070s] (I)      # cut layers (front) : 11
[09/22 09:09:12   1070s] (I)      # cut layers (back)  : 0
[09/22 09:09:12   1070s] (I)      min cut layer : 1
[09/22 09:09:12   1070s] (I)      max cut layer : 10
[09/22 09:09:12   1070s] (I)      ================================ Layers ================================
[09/22 09:09:12   1070s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:12   1070s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:09:12   1070s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:12   1070s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:09:12   1070s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:12   1070s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:12   1070s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:12   1070s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:12   1070s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:12   1070s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:12   1070s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:09:12   1070s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:09:12   1070s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:09:12   1070s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:09:12   1070s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:09:12   1070s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:12   1070s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:09:12   1070s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:09:12   1070s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:09:12   1070s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:09:12   1070s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:09:12   1070s] (I)      Started Import and model ( Curr Mem: 3.77 MB )
[09/22 09:09:12   1070s] (I)      == Non-default Options ==
[09/22 09:09:12   1070s] (I)      Maximum routing layer                              : 11
[09/22 09:09:12   1070s] (I)      Top routing layer                                  : 11
[09/22 09:09:12   1070s] (I)      Number of threads                                  : 1
[09/22 09:09:12   1070s] (I)      Route tie net to shape                             : auto
[09/22 09:09:12   1070s] (I)      Method to set GCell size                           : row
[09/22 09:09:12   1070s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:09:12   1070s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:09:12   1070s] (I)      ============== Pin Summary ==============
[09/22 09:09:12   1070s] (I)      +-------+--------+---------+------------+
[09/22 09:09:12   1070s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:09:12   1070s] (I)      +-------+--------+---------+------------+
[09/22 09:09:12   1070s] (I)      |     1 |  55602 |  100.00 |        Pin |
[09/22 09:09:12   1070s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:09:12   1070s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:09:12   1070s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:09:12   1070s] (I)      +-------+--------+---------+------------+
[09/22 09:09:12   1070s] (I)      Custom ignore net properties:
[09/22 09:09:12   1070s] (I)      1 : NotLegal
[09/22 09:09:12   1070s] (I)      Default ignore net properties:
[09/22 09:09:12   1070s] (I)      1 : Special
[09/22 09:09:12   1070s] (I)      2 : Analog
[09/22 09:09:12   1070s] (I)      3 : Fixed
[09/22 09:09:12   1070s] (I)      4 : Skipped
[09/22 09:09:12   1070s] (I)      5 : MixedSignal
[09/22 09:09:12   1070s] (I)      Prerouted net properties:
[09/22 09:09:12   1070s] (I)      1 : NotLegal
[09/22 09:09:12   1070s] (I)      2 : Special
[09/22 09:09:12   1070s] (I)      3 : Analog
[09/22 09:09:12   1070s] (I)      4 : Fixed
[09/22 09:09:12   1070s] (I)      5 : Skipped
[09/22 09:09:12   1070s] (I)      6 : MixedSignal
[09/22 09:09:12   1070s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:09:12   1070s] (I)      Use row-based GCell size
[09/22 09:09:12   1070s] (I)      Use row-based GCell align
[09/22 09:09:12   1070s] (I)      layer 0 area = 80000
[09/22 09:09:12   1070s] (I)      layer 1 area = 80000
[09/22 09:09:12   1070s] (I)      layer 2 area = 80000
[09/22 09:09:12   1070s] (I)      layer 3 area = 80000
[09/22 09:09:12   1070s] (I)      layer 4 area = 80000
[09/22 09:09:12   1070s] (I)      layer 5 area = 80000
[09/22 09:09:12   1070s] (I)      layer 6 area = 80000
[09/22 09:09:12   1070s] (I)      layer 7 area = 80000
[09/22 09:09:12   1070s] (I)      layer 8 area = 80000
[09/22 09:09:12   1070s] (I)      layer 9 area = 400000
[09/22 09:09:12   1070s] (I)      layer 10 area = 400000
[09/22 09:09:12   1070s] (I)      GCell unit size   : 3420
[09/22 09:09:12   1070s] (I)      GCell multiplier  : 1
[09/22 09:09:12   1070s] (I)      GCell row height  : 3420
[09/22 09:09:12   1070s] (I)      Actual row height : 3420
[09/22 09:09:12   1070s] (I)      GCell align ref   : 6000 6080
[09/22 09:09:12   1070s] [NR-eGR] Track table information for default rule: 
[09/22 09:09:12   1070s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:09:12   1070s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:09:12   1070s] (I)      ================== Default via ===================
[09/22 09:09:12   1070s] (I)      +----+------------------+------------------------+
[09/22 09:09:12   1070s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:09:12   1070s] (I)      +----+------------------+------------------------+
[09/22 09:09:12   1070s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:09:12   1070s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:09:12   1070s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:09:12   1070s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:09:12   1070s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:09:12   1070s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:09:12   1070s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:09:12   1070s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:09:12   1070s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:09:12   1070s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:09:12   1070s] (I)      +----+------------------+------------------------+
[09/22 09:09:12   1070s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:09:12   1070s] [NR-eGR] Read 5566 PG shapes
[09/22 09:09:12   1070s] [NR-eGR] Read 0 clock shapes
[09/22 09:09:12   1070s] [NR-eGR] Read 0 other shapes
[09/22 09:09:12   1070s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:09:12   1070s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:09:12   1070s] [NR-eGR] #Instance Blockages : 0
[09/22 09:09:12   1070s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:09:12   1070s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:09:12   1070s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:09:12   1070s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:09:12   1070s] [NR-eGR] #Other Blockages    : 0
[09/22 09:09:12   1070s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:09:12   1070s] [NR-eGR] #prerouted nets         : 1
[09/22 09:09:12   1070s] [NR-eGR] #prerouted special nets : 0
[09/22 09:09:12   1070s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:09:12   1070s] [NR-eGR] Read 21189 nets ( ignored 1 )
[09/22 09:09:12   1070s] (I)        Front-side 21189 ( ignored 1 )
[09/22 09:09:12   1070s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:09:12   1070s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:09:12   1070s] (I)      handle routing halo
[09/22 09:09:12   1070s] (I)      Reading macro buffers
[09/22 09:09:12   1070s] (I)      Number of macro buffers: 0
[09/22 09:09:12   1070s] (I)      early_global_route_priority property id does not exist.
[09/22 09:09:12   1070s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:09:12   1070s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:09:12   1070s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:09:12   1070s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:09:12   1070s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:09:12   1070s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:09:12   1070s] (I)      Number of ignored nets                =      1
[09/22 09:09:12   1070s] (I)      Number of connected nets              =      0
[09/22 09:09:12   1070s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:09:12   1070s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:09:12   1070s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:09:12   1070s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:09:12   1070s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:09:12   1070s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:09:12   1070s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:09:12   1070s] (I)      Ndr track 0 does not exist
[09/22 09:09:12   1070s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:09:12   1070s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:09:12   1070s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:09:12   1070s] (I)      Site width          :   400  (dbu)
[09/22 09:09:12   1070s] (I)      Row height          :  3420  (dbu)
[09/22 09:09:12   1070s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:09:12   1070s] (I)      GCell width         :  3420  (dbu)
[09/22 09:09:12   1070s] (I)      GCell height        :  3420  (dbu)
[09/22 09:09:12   1070s] (I)      Grid                :   151   150    11
[09/22 09:09:12   1070s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:09:12   1070s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:09:12   1070s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:09:12   1070s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:09:12   1070s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:09:12   1070s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:09:12   1070s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:09:12   1070s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:09:12   1070s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:09:12   1070s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:09:12   1070s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:09:12   1070s] (I)      --------------------------------------------------------
[09/22 09:09:12   1070s] 
[09/22 09:09:12   1070s] [NR-eGR] ============ Routing rule table ============
[09/22 09:09:12   1070s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[09/22 09:09:12   1070s] [NR-eGR] ========================================
[09/22 09:09:12   1070s] [NR-eGR] 
[09/22 09:09:12   1070s] (I)      ==== NDR : (Default) ====
[09/22 09:09:12   1070s] (I)      +--------------+--------+
[09/22 09:09:12   1070s] (I)      |           ID |      0 |
[09/22 09:09:12   1070s] (I)      |      Default |    yes |
[09/22 09:09:12   1070s] (I)      |  Clk Special |     no |
[09/22 09:09:12   1070s] (I)      | Hard spacing |     no |
[09/22 09:09:12   1070s] (I)      |    NDR track | (none) |
[09/22 09:09:12   1070s] (I)      |      NDR via | (none) |
[09/22 09:09:12   1070s] (I)      |  Extra space |      0 |
[09/22 09:09:12   1070s] (I)      |      Shields |      0 |
[09/22 09:09:12   1070s] (I)      |   Demand (H) |      1 |
[09/22 09:09:12   1070s] (I)      |   Demand (V) |      1 |
[09/22 09:09:12   1070s] (I)      |        #Nets |  21188 |
[09/22 09:09:12   1070s] (I)      +--------------+--------+
[09/22 09:09:12   1070s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:12   1070s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:09:12   1070s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:12   1070s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:09:12   1070s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:09:12   1070s] (I)      =============== Blocked Tracks ===============
[09/22 09:09:12   1070s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:12   1070s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:09:12   1070s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:12   1070s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:09:12   1070s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:09:12   1070s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:09:12   1070s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:09:12   1070s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:09:12   1070s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:09:12   1070s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:09:12   1070s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:09:12   1070s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:09:12   1070s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:09:12   1070s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:09:12   1070s] (I)      +-------+---------+----------+---------------+
[09/22 09:09:12   1070s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.78 MB )
[09/22 09:09:12   1070s] (I)      Reset routing kernel
[09/22 09:09:12   1070s] (I)      Started Global Routing ( Curr Mem: 3.78 MB )
[09/22 09:09:12   1070s] (I)      totalPins=55160  totalGlobalPin=53095 (96.26%)
[09/22 09:09:12   1070s] (I)      ================== Net Group Info ==================
[09/22 09:09:12   1070s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:12   1070s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:09:12   1070s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:12   1070s] (I)      |  1 |          21188 |    Metal2(2) | Metal11(11) |
[09/22 09:09:12   1070s] (I)      +----+----------------+--------------+-------------+
[09/22 09:09:12   1070s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:09:12   1070s] (I)      total 2D Demand : 4212 = (895 H, 3317 V)
[09/22 09:09:12   1070s] (I)      init route region map
[09/22 09:09:12   1070s] (I)      #blocked GCells = 0
[09/22 09:09:12   1070s] (I)      #regions = 1
[09/22 09:09:12   1070s] (I)      init safety region map
[09/22 09:09:12   1070s] (I)      #blocked GCells = 0
[09/22 09:09:12   1070s] (I)      #regions = 1
[09/22 09:09:12   1070s] [NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1a Route ============
[09/22 09:09:12   1070s] (I)      Usage: 230439 = (99535 H, 130904 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1b Route ============
[09/22 09:09:12   1070s] (I)      Usage: 230439 = (99535 H, 130904 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:12   1070s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[09/22 09:09:12   1070s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:09:12   1070s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1c Route ============
[09/22 09:09:12   1070s] (I)      Usage: 230439 = (99535 H, 130904 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1d Route ============
[09/22 09:09:12   1070s] (I)      Usage: 230439 = (99535 H, 130904 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1e Route ============
[09/22 09:09:12   1070s] (I)      Usage: 230439 = (99535 H, 130904 V) = (11.09% H, 15.64% V) = (1.702e+05um H, 2.238e+05um V)
[09/22 09:09:12   1070s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] (I)      ============  Phase 1l Route ============
[09/22 09:09:12   1070s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:09:12   1070s] (I)      Layer  2:     192773     76845         9           0      192366    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  3:     202966     73971         2           0      202500    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  4:     192773     55739         0           0      192366    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  5:     202966     30383         0           0      202500    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  6:     192773     23340         0           0      192366    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  7:     202966       954         0           0      202500    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  8:     192773       825         0           0      192366    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      Total:       1723706    262057        11           0     1737410    ( 0.00%) 
[09/22 09:09:12   1070s] (I)      
[09/22 09:09:12   1070s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:09:12   1070s] [NR-eGR]                        OverCon            
[09/22 09:09:12   1070s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:09:12   1070s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:09:12   1070s] [NR-eGR] ----------------------------------------------
[09/22 09:09:12   1070s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal2 ( 2)         9( 0.04%)   ( 0.04%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR] ----------------------------------------------
[09/22 09:09:12   1070s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[09/22 09:09:12   1070s] [NR-eGR] 
[09/22 09:09:12   1070s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] (I)      Updating congestion map
[09/22 09:09:12   1070s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:09:12   1070s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:09:12   1070s] (I)      Running track assignment and export wires
[09/22 09:09:12   1070s] (I)      Delete wires for 21188 nets 
[09/22 09:09:12   1070s] (I)      ============= Track Assignment ============
[09/22 09:09:12   1070s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:09:12   1070s] (I)      Run Multi-thread track assignment
[09/22 09:09:12   1070s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] (I)      Started Export ( Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:09:12   1070s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/22 09:09:12   1070s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:12   1070s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:09:12   1070s] [NR-eGR] -------------------------------------
[09/22 09:09:12   1070s] [NR-eGR]  Metal1   (1H)             0   55642 
[09/22 09:09:12   1070s] [NR-eGR]  Metal2   (2V)        101574   74031 
[09/22 09:09:12   1070s] [NR-eGR]  Metal3   (3H)        121630   11609 
[09/22 09:09:12   1070s] [NR-eGR]  Metal4   (4V)         92757    4946 
[09/22 09:09:12   1070s] [NR-eGR]  Metal5   (5H)         51073    1867 
[09/22 09:09:12   1070s] [NR-eGR]  Metal6   (6V)         39860     131 
[09/22 09:09:12   1070s] [NR-eGR]  Metal7   (7H)          1621      36 
[09/22 09:09:12   1070s] [NR-eGR]  Metal8   (8V)          1413       0 
[09/22 09:09:12   1070s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:09:12   1070s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:09:12   1070s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:09:12   1070s] [NR-eGR] -------------------------------------
[09/22 09:09:12   1070s] [NR-eGR]           Total       409928  148262 
[09/22 09:09:12   1070s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:12   1070s] [NR-eGR] Total half perimeter of net bounding box: 362980um
[09/22 09:09:12   1070s] [NR-eGR] Total length: 409928um, number of vias: 148262
[09/22 09:09:12   1070s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:09:12   1070s] (I)      == Layer wire length by net rule ==
[09/22 09:09:12   1070s] (I)                        Default 
[09/22 09:09:12   1070s] (I)      --------------------------
[09/22 09:09:12   1070s] (I)       Metal1   (1H)        0um 
[09/22 09:09:12   1070s] (I)       Metal2   (2V)   101574um 
[09/22 09:09:12   1070s] (I)       Metal3   (3H)   121630um 
[09/22 09:09:12   1070s] (I)       Metal4   (4V)    92757um 
[09/22 09:09:12   1070s] (I)       Metal5   (5H)    51073um 
[09/22 09:09:12   1070s] (I)       Metal6   (6V)    39860um 
[09/22 09:09:12   1070s] (I)       Metal7   (7H)     1621um 
[09/22 09:09:12   1070s] (I)       Metal8   (8V)     1413um 
[09/22 09:09:12   1070s] (I)       Metal9   (9H)        0um 
[09/22 09:09:12   1070s] (I)       Metal10  (10V)       0um 
[09/22 09:09:12   1070s] (I)       Metal11  (11H)       0um 
[09/22 09:09:12   1070s] (I)      --------------------------
[09/22 09:09:12   1070s] (I)                Total  409928um 
[09/22 09:09:12   1070s] (I)      == Layer via count by net rule ==
[09/22 09:09:12   1070s] (I)                       Default 
[09/22 09:09:12   1070s] (I)      -------------------------
[09/22 09:09:12   1070s] (I)       Metal1   (1H)     55642 
[09/22 09:09:12   1070s] (I)       Metal2   (2V)     74031 
[09/22 09:09:12   1070s] (I)       Metal3   (3H)     11609 
[09/22 09:09:12   1070s] (I)       Metal4   (4V)      4946 
[09/22 09:09:12   1070s] (I)       Metal5   (5H)      1867 
[09/22 09:09:12   1070s] (I)       Metal6   (6V)       131 
[09/22 09:09:12   1070s] (I)       Metal7   (7H)        36 
[09/22 09:09:12   1070s] (I)       Metal8   (8V)         0 
[09/22 09:09:12   1070s] (I)       Metal9   (9H)         0 
[09/22 09:09:12   1070s] (I)       Metal10  (10V)        0 
[09/22 09:09:12   1070s] (I)       Metal11  (11H)        0 
[09/22 09:09:12   1070s] (I)      -------------------------
[09/22 09:09:12   1070s] (I)                Total   148262 
[09/22 09:09:12   1070s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 3.79 MB )
[09/22 09:09:12   1070s] [NR-eGR] Finished Early Global Route ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 3.77 MB )
[09/22 09:09:12   1070s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:09:12   1070s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:09:12   1070s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:09:12   1070s] (I)       Early Global Route                             100.00%  50435.88 sec  50436.35 sec  0.47 sec  0.47 sec 
[09/22 09:09:12   1070s] (I)       +-Early Global Route kernel                     98.97%  50435.88 sec  50436.35 sec  0.46 sec  0.46 sec 
[09/22 09:09:12   1070s] (I)       | +-Import and model                            17.69%  50435.89 sec  50435.97 sec  0.08 sec  0.08 sec 
[09/22 09:09:12   1070s] (I)       | | +-Create place DB                            7.23%  50435.89 sec  50435.92 sec  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Import place data                        7.22%  50435.89 sec  50435.92 sec  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read instances and placement           1.66%  50435.89 sec  50435.89 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read nets                              5.44%  50435.90 sec  50435.92 sec  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)       | | +-Create route DB                            9.32%  50435.92 sec  50435.96 sec  0.04 sec  0.04 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Import route data (1T)                   9.27%  50435.92 sec  50435.96 sec  0.04 sec  0.04 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.80%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read routing blockages               0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read bump blockages                  0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read instance blockages              0.49%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read PG blockages                    0.17%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read clock blockages                 0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read other blockages                 0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read halo blockages                  0.01%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read blackboxes                        0.00%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read prerouted                         0.08%  50435.93 sec  50435.93 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Read nets                              0.91%  50435.93 sec  50435.94 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Set up via pillars                     0.98%  50435.94 sec  50435.95 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Initialize 3D grid graph               0.12%  50435.95 sec  50435.95 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Model blockage capacity                2.86%  50435.95 sec  50435.96 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | | | | +-Initialize 3D capacity               2.73%  50435.95 sec  50435.96 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | +-Read aux data                              0.00%  50435.96 sec  50435.96 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | +-Others data preparation                    0.00%  50435.96 sec  50435.96 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | +-Create route kernel                        0.78%  50435.96 sec  50435.97 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | +-Global Routing                              33.42%  50435.97 sec  50436.13 sec  0.16 sec  0.16 sec 
[09/22 09:09:12   1070s] (I)       | | +-Initialization                             1.00%  50435.97 sec  50435.98 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | +-Net group 1                               31.34%  50435.98 sec  50436.12 sec  0.15 sec  0.15 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Generate topology                        2.42%  50435.98 sec  50435.99 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1a                                 5.63%  50435.99 sec  50436.02 sec  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Pattern routing (1T)                   4.78%  50435.99 sec  50436.02 sec  0.02 sec  0.02 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Add via demand to 2D                   0.78%  50436.02 sec  50436.02 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1b                                 1.60%  50436.02 sec  50436.03 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1c                                 0.00%  50436.03 sec  50436.03 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1d                                 0.00%  50436.03 sec  50436.03 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1e                                 0.04%  50436.03 sec  50436.03 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Route legalization                     0.00%  50436.03 sec  50436.03 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Phase 1l                                20.14%  50436.03 sec  50436.12 sec  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)       | | | | +-Layer assignment (1T)                 19.88%  50436.03 sec  50436.12 sec  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)       | +-Export cong map                              1.19%  50436.13 sec  50436.13 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | +-Export 2D cong map                         0.33%  50436.13 sec  50436.13 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | +-Extract Global 3D Wires                      0.87%  50436.13 sec  50436.14 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | +-Track Assignment (1T)                       20.29%  50436.14 sec  50436.23 sec  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)       | | +-Initialization                             0.26%  50436.14 sec  50436.14 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | | +-Track Assignment Kernel                   19.40%  50436.14 sec  50436.23 sec  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)       | | +-Free Memory                                0.00%  50436.23 sec  50436.23 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | +-Export                                      24.16%  50436.23 sec  50436.35 sec  0.11 sec  0.11 sec 
[09/22 09:09:12   1070s] (I)       | | +-Export DB wires                           13.13%  50436.23 sec  50436.29 sec  0.06 sec  0.06 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Export all nets                          9.86%  50436.23 sec  50436.28 sec  0.05 sec  0.05 sec 
[09/22 09:09:12   1070s] (I)       | | | +-Set wire vias                            2.76%  50436.28 sec  50436.29 sec  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)       | | +-Report wirelength                          6.73%  50436.29 sec  50436.33 sec  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)       | | +-Update net boxes                           4.22%  50436.33 sec  50436.35 sec  0.02 sec  0.02 sec 
[09/22 09:09:12   1070s] (I)       | | +-Update timing                              0.00%  50436.35 sec  50436.35 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)       | +-Postprocess design                           0.02%  50436.35 sec  50436.35 sec  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)      ====================== Summary by functions ======================
[09/22 09:09:12   1070s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:09:12   1070s] (I)      ------------------------------------------------------------------
[09/22 09:09:12   1070s] (I)        0  Early Global Route               100.00%  0.47 sec  0.47 sec 
[09/22 09:09:12   1070s] (I)        1  Early Global Route kernel         98.97%  0.46 sec  0.46 sec 
[09/22 09:09:12   1070s] (I)        2  Global Routing                    33.42%  0.16 sec  0.16 sec 
[09/22 09:09:12   1070s] (I)        2  Export                            24.16%  0.11 sec  0.11 sec 
[09/22 09:09:12   1070s] (I)        2  Track Assignment (1T)             20.29%  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)        2  Import and model                  17.69%  0.08 sec  0.08 sec 
[09/22 09:09:12   1070s] (I)        2  Export cong map                    1.19%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        2  Extract Global 3D Wires            0.87%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        2  Postprocess design                 0.02%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Net group 1                       31.34%  0.15 sec  0.15 sec 
[09/22 09:09:12   1070s] (I)        3  Track Assignment Kernel           19.40%  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)        3  Export DB wires                   13.13%  0.06 sec  0.06 sec 
[09/22 09:09:12   1070s] (I)        3  Create route DB                    9.32%  0.04 sec  0.04 sec 
[09/22 09:09:12   1070s] (I)        3  Create place DB                    7.23%  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)        3  Report wirelength                  6.73%  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)        3  Update net boxes                   4.22%  0.02 sec  0.02 sec 
[09/22 09:09:12   1070s] (I)        3  Initialization                     1.26%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        3  Create route kernel                0.78%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Export 2D cong map                 0.33%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1l                          20.14%  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)        4  Export all nets                    9.86%  0.05 sec  0.05 sec 
[09/22 09:09:12   1070s] (I)        4  Import route data (1T)             9.27%  0.04 sec  0.04 sec 
[09/22 09:09:12   1070s] (I)        4  Import place data                  7.22%  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1a                           5.63%  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)        4  Set wire vias                      2.76%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        4  Generate topology                  2.42%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1b                           1.60%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1e                           0.04%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Layer assignment (1T)             19.88%  0.09 sec  0.09 sec 
[09/22 09:09:12   1070s] (I)        5  Read nets                          6.36%  0.03 sec  0.03 sec 
[09/22 09:09:12   1070s] (I)        5  Pattern routing (1T)               4.78%  0.02 sec  0.02 sec 
[09/22 09:09:12   1070s] (I)        5  Model blockage capacity            2.86%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        5  Read instances and placement       1.66%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        5  Set up via pillars                 0.98%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Read blockages ( Layer 2-11 )      0.80%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Add via demand to 2D               0.78%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Initialize 3D capacity             2.73%  0.01 sec  0.01 sec 
[09/22 09:09:12   1070s] (I)        6  Read instance blockages            0.49%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read PG blockages                  0.17%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[09/22 09:09:12   1070s] Running post-eGR process
[09/22 09:09:12   1070s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/22 09:09:12   1070s]     Routing using NR in eGR->NR Step done.
[09/22 09:09:12   1070s] Net route status summary:
[09/22 09:09:12   1070s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:12   1070s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:12   1070s] 
[09/22 09:09:12   1070s] CCOPT: Done with clock implementation routing.
[09/22 09:09:12   1070s] 
[09/22 09:09:12   1070s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.1 real=0:00:05.1)
[09/22 09:09:12   1070s]   Clock implementation routing done.
[09/22 09:09:12   1070s]   Leaving CCOpt scope - extractRC...
[09/22 09:09:12   1070s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/22 09:09:12   1070s] Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
[09/22 09:09:12   1070s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:09:12   1070s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:09:12   1070s] PreRoute RC Extraction called for design mytop.
[09/22 09:09:12   1070s] RC Extraction called in multi-corner(1) mode.
[09/22 09:09:12   1070s] RCMode: PreRoute
[09/22 09:09:12   1070s]       RC Corner Indexes            0   
[09/22 09:09:12   1070s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:09:12   1070s] Resistance Scaling Factor    : 1.00000 
[09/22 09:09:12   1070s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:09:12   1070s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:09:12   1070s] Shrink Factor                : 0.90000
[09/22 09:09:12   1070s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:09:12   1070s] Using capacitance table file ...
[09/22 09:09:12   1070s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:09:13   1070s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:09:13   1070s] eee: pegSigSF=1.070000
[09/22 09:09:13   1070s] Initializing multi-corner capacitance tables ... 
[09/22 09:09:13   1070s] Initializing multi-corner resistance tables ...
[09/22 09:09:13   1070s] Creating RPSQ from WeeR and WRes ...
[09/22 09:09:13   1070s] eee: Grid unit RC data computation started
[09/22 09:09:13   1070s] eee: Grid unit RC data computation completed
[09/22 09:09:13   1070s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:09:13   1070s] eee: l=2 avDens=0.286993 usedTrk=6036.329490 availTrk=21033.000000 sigTrk=6036.329490
[09/22 09:09:13   1070s] eee: l=3 avDens=0.333954 usedTrk=7393.746351 availTrk=22140.000000 sigTrk=7393.746351
[09/22 09:09:13   1070s] eee: l=4 avDens=0.272447 usedTrk=5474.139458 availTrk=20092.500000 sigTrk=5474.139458
[09/22 09:09:13   1070s] eee: l=5 avDens=0.148934 usedTrk=2989.095439 availTrk=20070.000000 sigTrk=2989.095439
[09/22 09:09:13   1070s] eee: l=6 avDens=0.133641 usedTrk=2330.969868 availTrk=17442.000000 sigTrk=2330.969868
[09/22 09:09:13   1070s] eee: l=7 avDens=0.017269 usedTrk=94.805263 availTrk=5490.000000 sigTrk=94.805263
[09/22 09:09:13   1070s] eee: l=8 avDens=0.015098 usedTrk=82.615497 availTrk=5472.000000 sigTrk=82.615497
[09/22 09:09:13   1070s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:09:13   1070s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:09:13   1070s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:09:13   1070s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:13   1070s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:09:13   1070s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316432 uaWl=1.000000 uaWlH=0.457700 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:09:13   1070s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:09:13   1070s] eee: NetCapCache creation started. (Current Mem: 4152.301M) 
[09/22 09:09:13   1071s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4152.301M) 
[09/22 09:09:13   1071s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:09:13   1071s] eee: Metal Layers Info:
[09/22 09:09:13   1071s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:13   1071s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:09:13   1071s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:13   1071s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:09:13   1071s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:09:13   1071s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:09:13   1071s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:09:13   1071s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:09:13   1071s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:09:13   1071s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:09:13   1071s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:09:13   1071s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:09:13   1071s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:09:13   1071s] eee: +----------------------------------------------------+
[09/22 09:09:13   1071s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:09:13   1071s] eee: +----------------------------------------------------+
[09/22 09:09:13   1071s] eee: +----------------------------------------------------+
[09/22 09:09:13   1071s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:09:13   1071s] eee: +----------------------------------------------------+
[09/22 09:09:13   1071s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4152.301M)
[09/22 09:09:13   1071s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/22 09:09:13   1071s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:13   1071s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:09:13   1071s] End AAE Lib Interpolated Model. (MEM=3072.804688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:13   1071s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]   Clock DAG hash after routing clock trees: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]   CTS services accumulated run-time stats after routing clock trees:
[09/22 09:09:13   1071s]     delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]     steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]   Clock DAG stats after routing clock trees:
[09/22 09:09:13   1071s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]     sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]     misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]   Clock DAG net violations after routing clock trees:
[09/22 09:09:13   1071s]     Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[09/22 09:09:13   1071s]     Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]   Primary reporting skew groups after routing clock trees:
[09/22 09:09:13   1071s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]         min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]         max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]   Skew group summary after routing clock trees:
[09/22 09:09:13   1071s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.3 real=0:00:05.3)
[09/22 09:09:13   1071s]   CCOpt::Phase::PostConditioning...
[09/22 09:09:13   1071s]   Leaving CCOpt scope - Initializing placement interface...
[09/22 09:09:13   1071s] OPERPROF: Starting DPlace-Init at level 1, MEM:4152.3M, EPOCH TIME: 1758546553.173428
[09/22 09:09:13   1071s] Processing tracks to init pin-track alignment.
[09/22 09:09:13   1071s] z: 2, totalTracks: 1
[09/22 09:09:13   1071s] z: 4, totalTracks: 1
[09/22 09:09:13   1071s] z: 6, totalTracks: 1
[09/22 09:09:13   1071s] z: 8, totalTracks: 1
[09/22 09:09:13   1071s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:13   1071s] Cell mytop LLGs are deleted
[09/22 09:09:13   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:13   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:13   1071s] # Building mytop llgBox search-tree.
[09/22 09:09:13   1071s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4152.3M, EPOCH TIME: 1758546553.179937
[09/22 09:09:13   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:13   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:13   1071s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4152.3M, EPOCH TIME: 1758546553.180871
[09/22 09:09:13   1071s] Max number of tech site patterns supported in site array is 256.
[09/22 09:09:13   1071s] Core basic site is CoreSite
[09/22 09:09:13   1071s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:09:13   1071s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:09:13   1071s] Fast DP-INIT is on for default
[09/22 09:09:13   1071s] Keep-away cache is enable on metals: 1-11
[09/22 09:09:13   1071s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:09:13   1071s] Atter site array init, number of instance map data is 0.
[09/22 09:09:13   1071s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4152.3M, EPOCH TIME: 1758546553.195662
[09/22 09:09:13   1071s] 
[09/22 09:09:13   1071s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:13   1071s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:13   1071s] OPERPROF:     Starting CMU at level 3, MEM:4152.3M, EPOCH TIME: 1758546553.197604
[09/22 09:09:13   1071s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4152.3M, EPOCH TIME: 1758546553.198223
[09/22 09:09:13   1071s] 
[09/22 09:09:13   1071s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:13   1071s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:4152.3M, EPOCH TIME: 1758546553.199095
[09/22 09:09:13   1071s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4152.3M, EPOCH TIME: 1758546553.199134
[09/22 09:09:13   1071s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4152.3M, EPOCH TIME: 1758546553.199200
[09/22 09:09:13   1071s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4152.3MB).
[09/22 09:09:13   1071s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:4152.3M, EPOCH TIME: 1758546553.200353
[09/22 09:09:13   1071s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]   Removing CTS place status from clock tree and sinks.
[09/22 09:09:13   1071s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[09/22 09:09:13   1071s]   Legalizer reserving space for clock trees
[09/22 09:09:13   1071s]   PostConditioning...
[09/22 09:09:13   1071s]     PostConditioning active optimizations:
[09/22 09:09:13   1071s]      - DRV fixing with initial upsizing, sizing and buffering
[09/22 09:09:13   1071s]      - Skew fixing with sizing
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Currently running CTS, using active skew data
[09/22 09:09:13   1071s]     ProEngine running partially connected to DB
[09/22 09:09:13   1071s]     Reset bufferability constraints...
[09/22 09:09:13   1071s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[09/22 09:09:13   1071s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     PostConditioning Upsizing To Fix DRVs...
[09/22 09:09:13   1071s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:13   1071s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Statistics: Fix DRVs (initial upsizing):
[09/22 09:09:13   1071s]       ========================================
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Cell changes by Net Type:
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       top                0            0           0            0                    0                0
[09/22 09:09:13   1071s]       trunk              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       leaf               0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Total              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[09/22 09:09:13   1071s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:13   1071s]             min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]             max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:13   1071s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:13   1071s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     Recomputing CTS skew targets...
[09/22 09:09:13   1071s]     Resolving skew group constraints...
[09/22 09:09:13   1071s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[09/22 09:09:13   1071s]     Resolving skew group constraints done.
[09/22 09:09:13   1071s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     PostConditioning Fixing DRVs...
[09/22 09:09:13   1071s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:13   1071s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Statistics: Fix DRVs (cell sizing):
[09/22 09:09:13   1071s]       ===================================
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Cell changes by Net Type:
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       top                0            0           0            0                    0                0
[09/22 09:09:13   1071s]       trunk              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       leaf               0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Total              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[09/22 09:09:13   1071s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:13   1071s]             min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]             max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]       Skew group summary after 'PostConditioning Fixing DRVs':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
[09/22 09:09:13   1071s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:13   1071s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     Buffering to fix DRVs...
[09/22 09:09:13   1071s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[09/22 09:09:13   1071s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/22 09:09:13   1071s]     Inserted 0 buffers and inverters.
[09/22 09:09:13   1071s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[09/22 09:09:13   1071s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[09/22 09:09:13   1071s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]       steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]       sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]       misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]           min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]           max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[09/22 09:09:13   1071s]       skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Slew Diagnostics: After DRV fixing
[09/22 09:09:13   1071s]     ==================================
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Global Causes:
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     -----
[09/22 09:09:13   1071s]     Cause
[09/22 09:09:13   1071s]     -----
[09/22 09:09:13   1071s]       (empty table)
[09/22 09:09:13   1071s]     -----
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Top 5 overslews:
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     ---------------------------------
[09/22 09:09:13   1071s]     Overslew    Causes    Driving Pin
[09/22 09:09:13   1071s]     ---------------------------------
[09/22 09:09:13   1071s]       (empty table)
[09/22 09:09:13   1071s]     ---------------------------------
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]     Cause    Occurences
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]       (empty table)
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     Violation diagnostics counts from the 0 nodes that have violations:
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]     Cause    Occurences
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]       (empty table)
[09/22 09:09:13   1071s]     -------------------
[09/22 09:09:13   1071s]     
[09/22 09:09:13   1071s]     PostConditioning Fixing Skew by cell sizing...
[09/22 09:09:13   1071s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Path optimization required 0 stage delay updates 
[09/22 09:09:13   1071s]       Resized 0 clock insts to decrease delay.
[09/22 09:09:13   1071s]       Fixing short paths with downsize only
[09/22 09:09:13   1071s]       Path optimization required 0 stage delay updates 
[09/22 09:09:13   1071s]       Resized 0 clock insts to increase delay.
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Statistics: Fix Skew (cell sizing):
[09/22 09:09:13   1071s]       ===================================
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Cell changes by Net Type:
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       top                0            0           0            0                    0                0
[09/22 09:09:13   1071s]       trunk              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       leaf               0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       Total              0            0           0            0                    0                0
[09/22 09:09:13   1071s]       -------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[09/22 09:09:13   1071s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/22 09:09:13   1071s]       
[09/22 09:09:13   1071s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         delay calculator: calls=4841, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]         steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]         sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]         misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]             min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]             max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[09/22 09:09:13   1071s]         skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:13   1071s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]     Reconnecting optimized routes...
[09/22 09:09:13   1071s]     Reset timing graph...
[09/22 09:09:13   1071s] Ignoring AAE DB Resetting ...
[09/22 09:09:13   1071s]     Reset timing graph done.
[09/22 09:09:13   1071s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[09/22 09:09:13   1071s]     Set dirty flag on 0 instances, 0 nets
[09/22 09:09:13   1071s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/22 09:09:13   1071s]   PostConditioning done.
[09/22 09:09:13   1071s] Net route status summary:
[09/22 09:09:13   1071s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:13   1071s]   Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
[09/22 09:09:13   1071s]   Update timing and DAG stats after post-conditioning...
[09/22 09:09:13   1071s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:09:13   1071s] End AAE Lib Interpolated Model. (MEM=3076.359375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:13   1071s]   Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s]   Clock DAG hash after post-conditioning: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]   CTS services accumulated run-time stats after post-conditioning:
[09/22 09:09:13   1071s]     delay calculator: calls=4842, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]     steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]   Clock DAG stats after post-conditioning:
[09/22 09:09:13   1071s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:13   1071s]     sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:13   1071s]     misc counts      : r=1, pp=0, mci=0
[09/22 09:09:13   1071s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:13   1071s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:13   1071s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:13   1071s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:13   1071s]   Clock DAG net violations after post-conditioning:
[09/22 09:09:13   1071s]     Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:13   1071s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[09/22 09:09:13   1071s]     Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:13   1071s]   Primary reporting skew groups after post-conditioning:
[09/22 09:09:13   1071s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]         min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:13   1071s]         max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:13   1071s]   Skew group summary after post-conditioning:
[09/22 09:09:13   1071s]     skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:13   1071s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:09:13   1071s]   Setting CTS place status to fixed for clock tree and sinks.
[09/22 09:09:13   1071s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/22 09:09:13   1071s]   Post-balance tidy up or trial balance steps...
[09/22 09:09:13   1071s]   Clock DAG hash at end of CTS: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:13   1071s]   CTS services accumulated run-time stats at end of CTS:
[09/22 09:09:13   1071s]     delay calculator: calls=4842, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:13   1071s]     steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG stats at end of CTS:
[09/22 09:09:13   1071s]   ==============================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -------------------------------------------------------
[09/22 09:09:13   1071s]   Cell type                 Count    Area     Capacitance
[09/22 09:09:13   1071s]   -------------------------------------------------------
[09/22 09:09:13   1071s]   Buffers                     0      0.000       0.000
[09/22 09:09:13   1071s]   Inverters                   0      0.000       0.000
[09/22 09:09:13   1071s]   Integrated Clock Gates      0      0.000       0.000
[09/22 09:09:13   1071s]   Discrete Clock Gates        0      0.000       0.000
[09/22 09:09:13   1071s]   Clock Logic                 0      0.000       0.000
[09/22 09:09:13   1071s]   All                         0      0.000       0.000
[09/22 09:09:13   1071s]   -------------------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG miscellaneous counts at end of CTS:
[09/22 09:09:13   1071s]   =============================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   ------------------------------
[09/22 09:09:13   1071s]   Type                     Count
[09/22 09:09:13   1071s]   ------------------------------
[09/22 09:09:13   1071s]   Roots                      1
[09/22 09:09:13   1071s]   Preserved Ports            0
[09/22 09:09:13   1071s]   Multiple Clock Inputs      0
[09/22 09:09:13   1071s]   ------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG sink counts at end of CTS:
[09/22 09:09:13   1071s]   ====================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -------------------------
[09/22 09:09:13   1071s]   Sink type           Count
[09/22 09:09:13   1071s]   -------------------------
[09/22 09:09:13   1071s]   Regular              581
[09/22 09:09:13   1071s]   Enable Latch           0
[09/22 09:09:13   1071s]   Load Capacitance       0
[09/22 09:09:13   1071s]   Antenna Diode          0
[09/22 09:09:13   1071s]   Node Sink              0
[09/22 09:09:13   1071s]   Total                581
[09/22 09:09:13   1071s]   -------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG wire lengths at end of CTS:
[09/22 09:09:13   1071s]   =====================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   --------------------
[09/22 09:09:13   1071s]   Type     Wire Length
[09/22 09:09:13   1071s]   --------------------
[09/22 09:09:13   1071s]   Top         0.000
[09/22 09:09:13   1071s]   Trunk       0.000
[09/22 09:09:13   1071s]   Leaf        0.000
[09/22 09:09:13   1071s]   Total       0.000
[09/22 09:09:13   1071s]   --------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG hp wire lengths at end of CTS:
[09/22 09:09:13   1071s]   ========================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -----------------------
[09/22 09:09:13   1071s]   Type     hp Wire Length
[09/22 09:09:13   1071s]   -----------------------
[09/22 09:09:13   1071s]   Top          0.000
[09/22 09:09:13   1071s]   Trunk        0.000
[09/22 09:09:13   1071s]   Leaf         0.000
[09/22 09:09:13   1071s]   Total        0.000
[09/22 09:09:13   1071s]   -----------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG capacitances at end of CTS:
[09/22 09:09:13   1071s]   =====================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   --------------------------------
[09/22 09:09:13   1071s]   Type     Gate     Wire     Total
[09/22 09:09:13   1071s]   --------------------------------
[09/22 09:09:13   1071s]   Top      0.000    0.000    0.000
[09/22 09:09:13   1071s]   Trunk    0.000    0.000    0.000
[09/22 09:09:13   1071s]   Leaf     0.000    0.000    0.000
[09/22 09:09:13   1071s]   Total    0.000    0.000    0.000
[09/22 09:09:13   1071s]   --------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG sink capacitances at end of CTS:
[09/22 09:09:13   1071s]   ==========================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -----------------------------------------------
[09/22 09:09:13   1071s]   Total    Average    Std. Dev.    Min      Max
[09/22 09:09:13   1071s]   -----------------------------------------------
[09/22 09:09:13   1071s]   0.000     0.000       0.000      0.000    0.000
[09/22 09:09:13   1071s]   -----------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG net violations at end of CTS:
[09/22 09:09:13   1071s]   =======================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   ----------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[09/22 09:09:13   1071s]   ----------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Fanout      -        1        481          0        481    [481]
[09/22 09:09:13   1071s]   ----------------------------------------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Clock DAG primary half-corner transition distribution at end of CTS:
[09/22 09:09:13   1071s]   ====================================================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[09/22 09:09:13   1071s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Leaf        0.088       1       0.000       0.000      0.000    0.000    {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}         -
[09/22 09:09:13   1071s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Primary reporting skew groups summary at end of CTS:
[09/22 09:09:13   1071s]   ====================================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Half-corner                    Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   max_delay_corner:setup.late    clk/nn_constraints    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Skew group summary at end of CTS:
[09/22 09:09:13   1071s]   =================================
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   Half-corner                    Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   max_delay_corner:setup.late    clk/nn_constraints    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[09/22 09:09:13   1071s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Found a total of 0 clock tree pins with a slew violation.
[09/22 09:09:13   1071s]   
[09/22 09:09:13   1071s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:13   1071s] Synthesizing clock trees done.
[09/22 09:09:13   1071s] Tidy Up And Update Timing...
[09/22 09:09:13   1071s] External - Set all clocks to propagated mode...
[09/22 09:09:13   1071s] Innovus updating I/O latencies
[09/22 09:09:13   1071s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:09:13   1071s] #################################################################################
[09/22 09:09:13   1071s] # Design Stage: PreRoute
[09/22 09:09:13   1071s] # Design Name: mytop
[09/22 09:09:13   1071s] # Design Mode: 90nm
[09/22 09:09:13   1071s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:09:13   1071s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:09:13   1071s] # Signoff Settings: SI Off 
[09/22 09:09:13   1071s] #################################################################################
[09/22 09:09:14   1072s] Topological Sorting (REAL = 0:00:00.0, MEM = 4161.9M, InitMEM = 4161.9M)
[09/22 09:09:14   1072s] Start delay calculation (fullDC) (1 T). (MEM=3115.16)
[09/22 09:09:14   1072s] End AAE Lib Interpolated Model. (MEM=3115.164062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:14   1072s] Total number of fetched objects 21191
[09/22 09:09:14   1072s] Total number of fetched objects 21191
[09/22 09:09:14   1072s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:14   1072s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:14   1072s] End delay calculation. (MEM=3122.7 CPU=0:00:00.2 REAL=0:00:00.0)
[09/22 09:09:14   1072s] End delay calculation (fullDC). (MEM=3122.7 CPU=0:00:00.7 REAL=0:00:00.0)
[09/22 09:09:14   1072s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4153.9M) ***
[09/22 09:09:15   1072s] Setting all clocks to propagated mode.
[09/22 09:09:15   1072s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
[09/22 09:09:15   1072s] Clock DAG hash after update timingGraph: 826b04c6f5828011 db0218af75ce7ac0 490dc6bca343be24 e6546b64 e6546b64
[09/22 09:09:15   1072s] CTS services accumulated run-time stats after update timingGraph:
[09/22 09:09:15   1072s]   delay calculator: calls=4842, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:09:15   1072s]   steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:09:15   1072s] Clock DAG stats after update timingGraph:
[09/22 09:09:15   1072s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/22 09:09:15   1072s]   sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
[09/22 09:09:15   1072s]   misc counts      : r=1, pp=0, mci=0
[09/22 09:09:15   1072s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/22 09:09:15   1072s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[09/22 09:09:15   1072s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[09/22 09:09:15   1072s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[09/22 09:09:15   1072s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:15   1072s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/22 09:09:15   1072s] Clock DAG net violations after update timingGraph:
[09/22 09:09:15   1072s]   Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
[09/22 09:09:15   1072s] Clock DAG primary half-corner transition distribution after update timingGraph:
[09/22 09:09:15   1072s]   Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
[09/22 09:09:15   1072s] Primary reporting skew groups after update timingGraph:
[09/22 09:09:15   1072s]   skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:15   1072s]       min path sink: instanceL2_out_reg_reg[1][15]/CK
[09/22 09:09:15   1072s]       max path sink: instanceL1/out_reg_reg[2][5]/CK
[09/22 09:09:15   1072s] Skew group summary after update timingGraph:
[09/22 09:09:15   1072s]   skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[09/22 09:09:15   1072s] Logging CTS constraint violations...
[09/22 09:09:15   1072s]   Clock tree clk has 1 cts_max_fanout violation.
[09/22 09:09:15   1072s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (170.900,257.450), in power domain auto-default, has 581 fanout.
[09/22 09:09:15   1072s] 
[09/22 09:09:15   1072s] Type 'man IMPCCOPT-1157' for more detail.
[09/22 09:09:15   1072s] Logging CTS constraint violations done.
[09/22 09:09:15   1072s] Tidy Up And Update Timing done. (took cpu=0:00:01.8 real=0:00:01.8)
[09/22 09:09:15   1072s] Runtime done. (took cpu=0:00:34.3 real=0:00:34.4)
[09/22 09:09:15   1072s] Runtime Report Coverage % = 99.9
[09/22 09:09:15   1072s] Runtime Summary
[09/22 09:09:15   1072s] ===============
[09/22 09:09:15   1072s] Clock Runtime:   (9%) Core CTS           3.26 (Init 1.99, Construction 0.39, Implementation 0.24, eGRPC 0.19, PostConditioning 0.13, Other 0.32)
[09/22 09:09:15   1072s] Clock Runtime:  (18%) CTS services       6.40 (RefinePlace 1.12, EarlyGlobalClock 0.56, NanoRoute 4.29, ExtractRC 0.43, TimingAnalysis 0.00)
[09/22 09:09:15   1072s] Clock Runtime:  (71%) Other CTS         24.67 (Init 0.62, CongRepair/EGR-DP 22.26, TimingUpdate 1.79, Other 0.00)
[09/22 09:09:15   1072s] Clock Runtime: (100%) Total             34.33
[09/22 09:09:15   1072s] 
[09/22 09:09:15   1072s] 
[09/22 09:09:15   1072s] Runtime Summary:
[09/22 09:09:15   1072s] ================
[09/22 09:09:15   1072s] 
[09/22 09:09:15   1072s] ---------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:15   1072s] wall   % time  children  called  name
[09/22 09:09:15   1072s] ---------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:15   1072s] 34.35  100.00   34.35      0       
[09/22 09:09:15   1072s] 34.35  100.00   34.33      1     Runtime
[09/22 09:09:15   1072s]  0.55    1.59    0.00      1     Updating ideal nets and annotations
[09/22 09:09:15   1072s]  0.52    1.50    0.52      1     CCOpt::Phase::Initialization
[09/22 09:09:15   1072s]  0.52    1.50    0.09      1       Check Prerequisites
[09/22 09:09:15   1072s]  0.09    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[09/22 09:09:15   1072s]  1.37    3.99    1.36      1     CCOpt::Phase::PreparingToBalance
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[09/22 09:09:15   1072s]  0.53    1.56    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[09/22 09:09:15   1072s]  0.10    0.29    0.08      1       Legalization setup
[09/22 09:09:15   1072s]  0.05    0.15    0.00      2         Leaving CCOpt scope - Initializing placement interface
[09/22 09:09:15   1072s]  0.03    0.08    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/22 09:09:15   1072s]  0.73    2.12    0.00      1       Validating CTS configuration
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1         Checking module port directions
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[09/22 09:09:15   1072s]  0.18    0.54    0.05      1     Preparing To Balance
[09/22 09:09:15   1072s]  0.03    0.09    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/22 09:09:15   1072s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/22 09:09:15   1072s] 23.01   66.98   23.01      1     CCOpt::Phase::Construction
[09/22 09:09:15   1072s] 22.97   66.87   22.94      1       Stage::Clustering
[09/22 09:09:15   1072s]  0.70    2.05    0.69      1         Clustering
[09/22 09:09:15   1072s]  0.09    0.26    0.01      1           Initialize for clustering
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1             Computing optimal clock node locations
[09/22 09:09:15   1072s]  0.09    0.25    0.00      1           Bottom-up phase
[09/22 09:09:15   1072s]  0.51    1.49    0.48      1           Legalizing clock trees
[09/22 09:09:15   1072s]  0.42    1.22    0.00      1             Leaving CCOpt scope - ClockRefiner
[09/22 09:09:15   1072s]  0.03    0.08    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[09/22 09:09:15   1072s]  0.02    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[09/22 09:09:15   1072s]  0.01    0.03    0.00      1             Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s] 22.23   64.73   22.22      1         CongRepair After Initial Clustering
[09/22 09:09:15   1072s] 22.05   64.21   21.97      1           Leaving CCOpt scope - Early Global Route
[09/22 09:09:15   1072s]  0.24    0.69    0.00      1             Early Global Route - eGR only step
[09/22 09:09:15   1072s] 21.73   63.26    0.00      1             Congestion Repair
[09/22 09:09:15   1072s]  0.15    0.42    0.00      1           Leaving CCOpt scope - extractRC
[09/22 09:09:15   1072s]  0.02    0.07    0.00      1           Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.01    0.03    0.01      1       Stage::DRV Fixing
[09/22 09:09:15   1072s]  0.01    0.01    0.00      1         Fixing clock tree slew time and max cap violations
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[09/22 09:09:15   1072s]  0.02    0.07    0.02      1       Stage::Insertion Delay Reduction
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Removing unnecessary root buffering
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Removing unconstrained drivers
[09/22 09:09:15   1072s]  0.01    0.01    0.00      1         Reducing insertion delay 1
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Removing longest path buffering
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Reducing delay of long paths
[09/22 09:09:15   1072s]  0.59    1.71    0.59      1     CCOpt::Phase::Implementation
[09/22 09:09:15   1072s]  0.02    0.05    0.02      1       Stage::Reducing Power
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Improving clock tree routing
[09/22 09:09:15   1072s]  0.01    0.01    0.00      1         Reducing clock tree power 1
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1           Legalizing clock trees
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Reducing clock tree power 2
[09/22 09:09:15   1072s]  0.06    0.18    0.06      1       Stage::Balancing
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Improving subtree skew
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Offloading subtrees by buffering
[09/22 09:09:15   1072s]  0.03    0.10    0.03      1         AdjustingMinPinPIDs for balancing
[09/22 09:09:15   1072s]  0.02    0.06    0.02      1           Approximately balancing fragments step
[09/22 09:09:15   1072s]  0.01    0.03    0.00      1             Resolve constraints - Approximately balancing fragments
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1             Moving gates to improve sub-tree skew
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1             Approximately balancing fragments bottom up
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1             Approximately balancing fragments, wire and cell delays
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1           Improving fragments clock skew
[09/22 09:09:15   1072s]  0.01    0.03    0.01      1         Approximately balancing step
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1           Resolve constraints - Approximately balancing
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Approximately balancing paths
[09/22 09:09:15   1072s]  0.12    0.34    0.11      1       Stage::Polishing
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Merging balancing drivers for power
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Improving clock skew
[09/22 09:09:15   1072s]  0.01    0.03    0.00      1         Moving gates to reduce wire capacitance
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/22 09:09:15   1072s]  0.01    0.03    0.00      1         Reducing clock tree power 3
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1           Legalizing clock trees
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1         Improving insertion delay
[09/22 09:09:15   1072s]  0.07    0.20    0.06      1         Wire Opt OverFix
[09/22 09:09:15   1072s]  0.01    0.03    0.01      1           Wire Reduction extra effort
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Global shorten wires A0
[09/22 09:09:15   1072s]  0.00    0.00    0.00      2             Move For Wirelength - core
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Global shorten wires A1
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Global shorten wires B
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[09/22 09:09:15   1072s]  0.04    0.13    0.04      1           Optimizing orientation
[09/22 09:09:15   1072s]  0.04    0.13    0.00      1             FlipOpt
[09/22 09:09:15   1072s]  0.39    1.14    0.38      1       Stage::Updating netlist
[09/22 09:09:15   1072s]  0.03    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/22 09:09:15   1072s]  0.35    1.02    0.00      1         Leaving CCOpt scope - ClockRefiner
[09/22 09:09:15   1072s]  0.92    2.68    0.89      1     CCOpt::Phase::eGRPC
[09/22 09:09:15   1072s]  0.25    0.73    0.24      1       Leaving CCOpt scope - Routing Tools
[09/22 09:09:15   1072s]  0.24    0.69    0.00      1         Early Global Route - eGR only step
[09/22 09:09:15   1072s]  0.14    0.41    0.00      1       Leaving CCOpt scope - extractRC
[09/22 09:09:15   1072s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       Loading clock net RC data
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Preprocessing clock nets
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1       Disconnecting
[09/22 09:09:15   1072s]  0.01    0.04    0.01      1       Reset bufferability constraints
[09/22 09:09:15   1072s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       eGRPC Moving buffers
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1         Violation analysis
[09/22 09:09:15   1072s]  0.01    0.03    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1         Artificially removing short and long paths
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1         Downsizing Pass 0
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       eGRPC Fixing DRVs
[09/22 09:09:15   1072s]  0.05    0.14    0.00      1       Reconnecting optimized routes
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       Violation analysis
[09/22 09:09:15   1072s]  0.03    0.09    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/22 09:09:15   1072s]  0.35    1.03    0.00      1       Leaving CCOpt scope - ClockRefiner
[09/22 09:09:15   1072s]  5.27   15.33    5.25      1     CCOpt::Phase::Routing
[09/22 09:09:15   1072s]  5.10   14.84    5.04      1       Leaving CCOpt scope - Routing Tools
[09/22 09:09:15   1072s]  0.23    0.67    0.00      1         Early Global Route - eGR->Nr High Frequency step
[09/22 09:09:15   1072s]  4.29   12.48    0.00      1         NanoRoute
[09/22 09:09:15   1072s]  0.53    1.53    0.00      1         Route Remaining Unrouted Nets
[09/22 09:09:15   1072s]  0.14    0.42    0.00      1       Leaving CCOpt scope - extractRC
[09/22 09:09:15   1072s]  0.01    0.04    0.00      1       Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.13    0.38    0.10      1     CCOpt::Phase::PostConditioning
[09/22 09:09:15   1072s]  0.03    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1       Reset bufferability constraints
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1       PostConditioning Upsizing To Fix DRVs
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       Recomputing CTS skew targets
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1       Buffering to fix DRVs
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1       PostConditioning Fixing Skew by cell sizing
[09/22 09:09:15   1072s]  0.04    0.11    0.00      1       Reconnecting optimized routes
[09/22 09:09:15   1072s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[09/22 09:09:15   1072s]  0.01    0.02    0.00      1       Clock tree timing engine global stage delay update for max_delay_corner:setup.late
[09/22 09:09:15   1072s]  0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[09/22 09:09:15   1072s]  1.80    5.24    1.79      1     Tidy Up And Update Timing
[09/22 09:09:15   1072s]  1.79    5.22    0.00      1       External - Set all clocks to propagated mode
[09/22 09:09:15   1072s] ---------------------------------------------------------------------------------------------------------------------------
[09/22 09:09:15   1072s] 
[09/22 09:09:15   1073s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/22 09:09:15   1073s] (I)      Release Steiner core (key=)
[09/22 09:09:15   1073s] Leaving CCOpt scope - Cleaning up placement interface...
[09/22 09:09:15   1073s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4144.3M, EPOCH TIME: 1758546555.108961
[09/22 09:09:15   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:581).
[09/22 09:09:15   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.032, MEM:4144.3M, EPOCH TIME: 1758546555.140489
[09/22 09:09:15   1073s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:09:15   1073s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:33.2/0:00:33.3 (1.0), totSession cpu/real = 0:17:53.0/14:55:51.6 (0.0), mem = 4144.3M
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] =============================================================================================
[09/22 09:09:15   1073s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.34-s088_1
[09/22 09:09:15   1073s] =============================================================================================
[09/22 09:09:15   1073s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:15   1073s] ---------------------------------------------------------------------------------------------
[09/22 09:09:15   1073s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:15   1073s] [ IncrReplace            ]      1   0:00:18.2  (  54.5 % )     0:00:21.7 /  0:00:21.6    1.0
[09/22 09:09:15   1073s] [ RefinePlace            ]      4   0:00:01.8  (   5.3 % )     0:00:01.8 /  0:00:01.8    1.0
[09/22 09:09:15   1073s] [ DetailPlaceInit        ]     11   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.2    0.9
[09/22 09:09:15   1073s] [ EarlyGlobalRoute       ]      5   0:00:01.6  (   4.7 % )     0:00:01.6 /  0:00:01.5    1.0
[09/22 09:09:15   1073s] [ DetailRoute            ]      1   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:09:15   1073s] [ ExtractRC              ]      4   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:09:15   1073s] [ FullDelayCalc          ]      2   0:00:03.3  (  10.0 % )     0:00:03.5 /  0:00:03.5    1.0
[09/22 09:09:15   1073s] [ TimingUpdate           ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:15   1073s] [ MISC                   ]          0:00:06.6  (  19.7 % )     0:00:06.6 /  0:00:06.6    1.0
[09/22 09:09:15   1073s] ---------------------------------------------------------------------------------------------
[09/22 09:09:15   1073s]  CTS #1 TOTAL                       0:00:33.3  ( 100.0 % )     0:00:33.3 /  0:00:33.2    1.0
[09/22 09:09:15   1073s] ---------------------------------------------------------------------------------------------
[09/22 09:09:15   1073s] Synthesizing clock trees with CCOpt done.
[09/22 09:09:15   1073s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:09:15   1073s] UM:*                                                                   cts
[09/22 09:09:15   1073s] Begin: Reorder Scan Chains
[09/22 09:09:15   1073s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/22 09:09:15   1073s] Type 'man IMPSP-9025' for more detail.
[09/22 09:09:15   1073s] End: Reorder Scan Chains
[09/22 09:09:15   1073s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3059.2M, totSessionCpu=0:17:53 **
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] Active Setup views: worst_case 
[09/22 09:09:15   1073s] GigaOpt running with 1 threads.
[09/22 09:09:15   1073s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:53.1/14:55:51.7 (0.0), mem = 4144.3M
[09/22 09:09:15   1073s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:09:15   1073s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:09:15   1073s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/22 09:09:15   1073s] OPERPROF: Starting DPlace-Init at level 1, MEM:4144.3M, EPOCH TIME: 1758546555.434255
[09/22 09:09:15   1073s] Processing tracks to init pin-track alignment.
[09/22 09:09:15   1073s] z: 2, totalTracks: 1
[09/22 09:09:15   1073s] z: 4, totalTracks: 1
[09/22 09:09:15   1073s] z: 6, totalTracks: 1
[09/22 09:09:15   1073s] z: 8, totalTracks: 1
[09/22 09:09:15   1073s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:15   1073s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4144.3M, EPOCH TIME: 1758546555.439815
[09/22 09:09:15   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:15   1073s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:15   1073s] OPERPROF:     Starting CMU at level 3, MEM:4144.3M, EPOCH TIME: 1758546555.454451
[09/22 09:09:15   1073s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4144.3M, EPOCH TIME: 1758546555.455078
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:09:15   1073s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4144.3M, EPOCH TIME: 1758546555.455934
[09/22 09:09:15   1073s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4144.3M, EPOCH TIME: 1758546555.455970
[09/22 09:09:15   1073s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4144.3M, EPOCH TIME: 1758546555.456023
[09/22 09:09:15   1073s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4144.3MB).
[09/22 09:09:15   1073s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4144.3M, EPOCH TIME: 1758546555.457115
[09/22 09:09:15   1073s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4144.3M, EPOCH TIME: 1758546555.457192
[09/22 09:09:15   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:15   1073s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.032, MEM:4144.3M, EPOCH TIME: 1758546555.488712
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] Creating Lib Analyzer ...
[09/22 09:09:15   1073s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:09:15   1073s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:09:15   1073s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:15   1073s] 
[09/22 09:09:15   1073s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:15   1073s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:54 mem=4160.3M
[09/22 09:09:15   1073s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:54 mem=4160.3M
[09/22 09:09:15   1073s] Creating Lib Analyzer, finished. 
[09/22 09:09:15   1073s] Effort level <high> specified for reg2reg path_group
[09/22 09:09:15   1073s] Info: IPO magic value 0x8431BEEF.
[09/22 09:09:15   1073s] Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
[09/22 09:09:15   1073s]       SynthesisEngine workers will not check out additional licenses.
[09/22 09:09:25   1073s] **INFO: Using Advanced Metric Collection system.
[09/22 09:09:25   1073s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 3083.9M, totSessionCpu=0:17:54 **
[09/22 09:09:25   1073s] #optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
[09/22 09:09:25   1073s] *** optDesign -postCTS ***
[09/22 09:09:25   1073s] DRC Margin: user margin 0.0; extra margin 0.2
[09/22 09:09:25   1073s] Hold Target Slack: user slack 0
[09/22 09:09:25   1073s] Setup Target Slack: user slack 0; extra slack 0.0
[09/22 09:09:25   1073s] setUsefulSkewMode -opt_skew_eco_route false
[09/22 09:09:25   1073s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4160.3M, EPOCH TIME: 1758546565.025637
[09/22 09:09:25   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:25   1073s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:25   1073s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4160.3M, EPOCH TIME: 1758546565.041499
[09/22 09:09:25   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] Multi-VT timing optimization disabled based on library information.
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:09:25   1073s] Deleting Lib Analyzer.
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Deleting Cell Server End ...
[09/22 09:09:25   1073s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:09:25   1073s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:09:25   1073s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:09:25   1073s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:09:25   1073s] Summary for sequential cells identification: 
[09/22 09:09:25   1073s]   Identified SBFF number: 104
[09/22 09:09:25   1073s]   Identified MBFF number: 0
[09/22 09:09:25   1073s]   Identified SB Latch number: 8
[09/22 09:09:25   1073s]   Identified MB Latch number: 0
[09/22 09:09:25   1073s]   Not identified SBFF number: 16
[09/22 09:09:25   1073s]   Not identified MBFF number: 0
[09/22 09:09:25   1073s]   Not identified SB Latch number: 8
[09/22 09:09:25   1073s]   Not identified MB Latch number: 0
[09/22 09:09:25   1073s]   Number of sequential cells which are not FFs: 16
[09/22 09:09:25   1073s]  Visiting view : worst_case
[09/22 09:09:25   1073s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:09:25   1073s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:09:25   1073s]  Visiting view : best_case
[09/22 09:09:25   1073s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:09:25   1073s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:09:25   1073s] TLC MultiMap info (StdDelay):
[09/22 09:09:25   1073s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:09:25   1073s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:09:25   1073s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:09:25   1073s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:09:25   1073s]  Setting StdDelay to: 36.8ps
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:09:25   1073s] 
[09/22 09:09:25   1073s] TimeStamp Deleting Cell Server End ...
[09/22 09:09:25   1073s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4160.3M, EPOCH TIME: 1758546565.112889
[09/22 09:09:25   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] Cell mytop LLGs are deleted
[09/22 09:09:25   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1073s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4160.3M, EPOCH TIME: 1758546565.113041
[09/22 09:09:25   1073s] Start to check current routing status for nets...
[09/22 09:09:25   1074s] All nets are already routed correctly.
[09/22 09:09:25   1074s] End to check current routing status for nets (mem=4160.3M)
[09/22 09:09:25   1074s] 
[09/22 09:09:25   1074s] Creating Lib Analyzer ...
[09/22 09:09:25   1074s] 
[09/22 09:09:25   1074s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:09:25   1074s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:09:25   1074s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:09:25   1074s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:09:25   1074s] Summary for sequential cells identification: 
[09/22 09:09:25   1074s]   Identified SBFF number: 104
[09/22 09:09:25   1074s]   Identified MBFF number: 0
[09/22 09:09:25   1074s]   Identified SB Latch number: 8
[09/22 09:09:25   1074s]   Identified MB Latch number: 0
[09/22 09:09:25   1074s]   Not identified SBFF number: 16
[09/22 09:09:25   1074s]   Not identified MBFF number: 0
[09/22 09:09:25   1074s]   Not identified SB Latch number: 8
[09/22 09:09:25   1074s]   Not identified MB Latch number: 0
[09/22 09:09:25   1074s]   Number of sequential cells which are not FFs: 16
[09/22 09:09:25   1074s]  Visiting view : worst_case
[09/22 09:09:25   1074s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[09/22 09:09:25   1074s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:09:25   1074s]  Visiting view : best_case
[09/22 09:09:25   1074s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[09/22 09:09:25   1074s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:09:25   1074s] TLC MultiMap info (StdDelay):
[09/22 09:09:25   1074s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:09:25   1074s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 13ps
[09/22 09:09:25   1074s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:09:25   1074s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 38.8ps
[09/22 09:09:25   1074s]  Setting StdDelay to: 38.8ps
[09/22 09:09:25   1074s] 
[09/22 09:09:25   1074s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:09:25   1074s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:25   1074s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:25   1074s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:25   1074s] 
[09/22 09:09:25   1074s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:25   1074s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:54 mem=4160.3M
[09/22 09:09:25   1074s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:54 mem=4160.3M
[09/22 09:09:25   1074s] Creating Lib Analyzer, finished. 
[09/22 09:09:25   1074s] #optDebug: Start CG creation (mem=4160.3M)
[09/22 09:09:25   1074s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:25   1074s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:25   1074s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:25   1074s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:25   1074s] ToF 411.5895um
[09/22 09:09:25   1074s] (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgPrt (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgEgp (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgPbk (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgNrb(cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgObs (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgCon (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s]  ...processing cgPdm (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4235.3M)
[09/22 09:09:25   1074s] Compute RC Scale Done ...
[09/22 09:09:25   1074s] Cell mytop LLGs are deleted
[09/22 09:09:25   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4235.3M, EPOCH TIME: 1758546565.856977
[09/22 09:09:25   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4235.3M, EPOCH TIME: 1758546565.857930
[09/22 09:09:25   1074s] Max number of tech site patterns supported in site array is 256.
[09/22 09:09:25   1074s] Core basic site is CoreSite
[09/22 09:09:25   1074s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:09:25   1074s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:09:25   1074s] Fast DP-INIT is on for default
[09/22 09:09:25   1074s] Atter site array init, number of instance map data is 0.
[09/22 09:09:25   1074s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4235.3M, EPOCH TIME: 1758546565.872419
[09/22 09:09:25   1074s] 
[09/22 09:09:25   1074s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:25   1074s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:25   1074s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4235.3M, EPOCH TIME: 1758546565.874197
[09/22 09:09:25   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:25   1074s] Starting delay calculation for Setup views
[09/22 09:09:25   1074s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:09:25   1074s] #################################################################################
[09/22 09:09:25   1074s] # Design Stage: PreRoute
[09/22 09:09:25   1074s] # Design Name: mytop
[09/22 09:09:25   1074s] # Design Mode: 90nm
[09/22 09:09:25   1074s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:09:25   1074s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:09:25   1074s] # Signoff Settings: SI Off 
[09/22 09:09:25   1074s] #################################################################################
[09/22 09:09:26   1075s] Calculate delays in BcWc mode...
[09/22 09:09:26   1075s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:09:26   1075s] Start delay calculation (fullDC) (1 T). (MEM=3205.54)
[09/22 09:09:26   1075s] End AAE Lib Interpolated Model. (MEM=3205.542969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:28   1077s] Total number of fetched objects 21191
[09/22 09:09:28   1077s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:09:28   1077s] End delay calculation. (MEM=3217.68 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:09:28   1077s] End delay calculation (fullDC). (MEM=3217.68 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:09:28   1077s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:09:28   1077s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:17:58 mem=4228.8M)
[09/22 09:09:29   1077s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  5.473  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     37 (92)      |   -0.424   |     37 (92)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.234%
------------------------------------------------------------------

[09/22 09:09:29   1077s] **optDesign ... cpu = 0:00:05, real = 0:00:14, mem = 3204.2M, totSessionCpu=0:17:58 **
[09/22 09:09:29   1077s] Begin: Collecting metrics
[09/22 09:09:29   1078s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.335 | 0.335 |   0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:09:29   1078s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3204.2M, current mem=3204.2M)

[09/22 09:09:29   1078s] End: Collecting metrics
[09/22 09:09:29   1078s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.9/0:00:14.0 (0.4), totSession cpu/real = 0:17:58.1/14:56:05.7 (0.0), mem = 4244.8M
[09/22 09:09:29   1078s] 
[09/22 09:09:29   1078s] =============================================================================================
[09/22 09:09:29   1078s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.34-s088_1
[09/22 09:09:29   1078s] =============================================================================================
[09/22 09:09:29   1078s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:29   1078s] ---------------------------------------------------------------------------------------------
[09/22 09:09:29   1078s] [ ViewPruning            ]      2   0:00:00.2  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:29   1078s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[09/22 09:09:29   1078s] [ MetricReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:29   1078s] [ DrvReport              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.0
[09/22 09:09:29   1078s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:29   1078s] [ LibAnalyzerInit        ]      2   0:00:00.7  (   5.3 % )     0:00:00.7 /  0:00:00.8    1.0
[09/22 09:09:29   1078s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:29   1078s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:09:29   1078s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:09:29   1078s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:29   1078s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:29   1078s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.8 % )     0:00:03.1 /  0:00:03.0    1.0
[09/22 09:09:29   1078s] [ FullDelayCalc          ]      1   0:00:02.3  (  16.3 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:09:29   1078s] [ TimingUpdate           ]      2   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:29   1078s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:29   1078s] [ MISC                   ]          0:00:09.6  (  69.0 % )     0:00:09.6 /  0:00:00.6    0.1
[09/22 09:09:29   1078s] ---------------------------------------------------------------------------------------------
[09/22 09:09:29   1078s]  InitOpt #1 TOTAL                   0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:04.9    0.4
[09/22 09:09:29   1078s] ---------------------------------------------------------------------------------------------
[09/22 09:09:29   1078s] ** INFO : this run is activating low effort ccoptDesign flow
[09/22 09:09:29   1078s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:29   1078s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:17:58 mem=4244.8M
[09/22 09:09:29   1078s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546569.237806
[09/22 09:09:29   1078s] Processing tracks to init pin-track alignment.
[09/22 09:09:29   1078s] z: 2, totalTracks: 1
[09/22 09:09:29   1078s] z: 4, totalTracks: 1
[09/22 09:09:29   1078s] z: 6, totalTracks: 1
[09/22 09:09:29   1078s] z: 8, totalTracks: 1
[09/22 09:09:29   1078s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:29   1078s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546569.244123
[09/22 09:09:29   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] 
[09/22 09:09:29   1078s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:29   1078s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:29   1078s] 
[09/22 09:09:29   1078s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:29   1078s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758546569.259755
[09/22 09:09:29   1078s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546569.259801
[09/22 09:09:29   1078s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546569.259876
[09/22 09:09:29   1078s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:09:29   1078s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4244.8M, EPOCH TIME: 1758546569.260999
[09/22 09:09:29   1078s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:17:58 mem=4244.8M
[09/22 09:09:29   1078s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546569.272427
[09/22 09:09:29   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:29   1078s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4244.8M, EPOCH TIME: 1758546569.303228
[09/22 09:09:29   1078s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:09:29   1078s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:09:30   1078s] #optDebug: fT-E <X 2 0 0 1>
[09/22 09:09:30   1078s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[09/22 09:09:30   1079s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -194.0 -useBottleneckAnalyzer -drvRatio 0.4
[09/22 09:09:30   1079s] Begin: GigaOpt Route Type Constraints Refinement
[09/22 09:09:30   1079s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:59.1/14:56:06.7 (0.0), mem = 4244.8M
[09/22 09:09:30   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.10
[09/22 09:09:30   1079s] ### Creating RouteCongInterface, started
[09/22 09:09:30   1079s] {MMLU 0 0 21191}
[09/22 09:09:30   1079s] [oiLAM] Zs 11, 12
[09/22 09:09:30   1079s] ### Creating LA Mngr. totSessionCpu=0:17:59 mem=4244.8M
[09/22 09:09:30   1079s] ### Creating LA Mngr, finished. totSessionCpu=0:17:59 mem=4244.8M
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] #optDebug: {0, 1.000}
[09/22 09:09:30   1079s] ### Creating RouteCongInterface, finished
[09/22 09:09:30   1079s] Updated routing constraints on 0 nets.
[09/22 09:09:30   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.10
[09/22 09:09:30   1079s] Bottom Preferred Layer:
[09/22 09:09:30   1079s]     None
[09/22 09:09:30   1079s] Via Pillar Rule:
[09/22 09:09:30   1079s]     None
[09/22 09:09:30   1079s] Finished writing unified metrics of routing constraints.
[09/22 09:09:30   1079s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:17:59.1/14:56:06.7 (0.0), mem = 4244.8M
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] =============================================================================================
[09/22 09:09:30   1079s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.34-s088_1
[09/22 09:09:30   1079s] =============================================================================================
[09/22 09:09:30   1079s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:30   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:30   1079s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  85.7 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:30   1079s] [ MISC                   ]          0:00:00.0  (  14.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:30   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:30   1079s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:09:30   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:30   1079s] End: GigaOpt Route Type Constraints Refinement
[09/22 09:09:30   1079s] Begin: Collecting metrics
[09/22 09:09:30   1079s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.335 | 0.335 |   0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4245 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[09/22 09:09:30   1079s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3204.2M, current mem=3203.5M)

[09/22 09:09:30   1079s] End: Collecting metrics
[09/22 09:09:30   1079s] Deleting Lib Analyzer.
[09/22 09:09:30   1079s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:59.3/14:56:06.9 (0.0), mem = 4244.8M
[09/22 09:09:30   1079s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:30   1079s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:30   1079s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:30   1079s] ### Creating LA Mngr. totSessionCpu=0:17:59 mem=4244.8M
[09/22 09:09:30   1079s] ### Creating LA Mngr, finished. totSessionCpu=0:17:59 mem=4244.8M
[09/22 09:09:30   1079s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/22 09:09:30   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.11
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] Creating Lib Analyzer ...
[09/22 09:09:30   1079s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:30   1079s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:30   1079s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:30   1079s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:00 mem=4244.8M
[09/22 09:09:30   1079s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:00 mem=4244.8M
[09/22 09:09:30   1079s] Creating Lib Analyzer, finished. 
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] Active Setup views: worst_case 
[09/22 09:09:30   1079s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546570.896279
[09/22 09:09:30   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:30   1079s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:30   1079s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4244.8M, EPOCH TIME: 1758546570.913129
[09/22 09:09:30   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] [oiPhyDebug] optDemand 194235480000.00, spDemand 194235480000.00.
[09/22 09:09:30   1079s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14242
[09/22 09:09:30   1079s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:30   1079s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:00 mem=4244.8M
[09/22 09:09:30   1079s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546570.917285
[09/22 09:09:30   1079s] Processing tracks to init pin-track alignment.
[09/22 09:09:30   1079s] z: 2, totalTracks: 1
[09/22 09:09:30   1079s] z: 4, totalTracks: 1
[09/22 09:09:30   1079s] z: 6, totalTracks: 1
[09/22 09:09:30   1079s] z: 8, totalTracks: 1
[09/22 09:09:30   1079s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:30   1079s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546570.921858
[09/22 09:09:30   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:30   1079s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:30   1079s] 
[09/22 09:09:30   1079s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:30   1079s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546570.936720
[09/22 09:09:30   1079s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546570.936765
[09/22 09:09:30   1079s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546570.936829
[09/22 09:09:30   1079s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:09:30   1079s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4244.8M, EPOCH TIME: 1758546570.937916
[09/22 09:09:30   1079s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:30   1079s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14242
[09/22 09:09:30   1079s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:00 mem=4244.8M
[09/22 09:09:30   1079s] ### Creating RouteCongInterface, started
[09/22 09:09:31   1079s] 
[09/22 09:09:31   1079s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:09:31   1079s] 
[09/22 09:09:31   1079s] #optDebug: {0, 1.000}
[09/22 09:09:31   1079s] ### Creating RouteCongInterface, finished
[09/22 09:09:31   1079s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:31   1079s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:31   1079s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1079s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4244.8M, EPOCH TIME: 1758546571.031737
[09/22 09:09:31   1079s] Found 0 hard placement blockage before merging.
[09/22 09:09:31   1079s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546571.031925
[09/22 09:09:31   1079s] 
[09/22 09:09:31   1079s] Netlist preparation processing... 
[09/22 09:09:31   1079s] Removed 0 instance
[09/22 09:09:31   1079s] *info: Marking 0 isolation instances dont touch
[09/22 09:09:31   1079s] *info: Marking 0 level shifter instances dont touch
[09/22 09:09:31   1079s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:31   1079s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14242
[09/22 09:09:31   1079s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4260.8M, EPOCH TIME: 1758546571.071126
[09/22 09:09:31   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14242).
[09/22 09:09:31   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1079s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4260.8M, EPOCH TIME: 1758546571.102941
[09/22 09:09:31   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.11
[09/22 09:09:31   1079s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:17:59.9/14:56:07.6 (0.0), mem = 4260.8M
[09/22 09:09:31   1079s] 
[09/22 09:09:31   1079s] =============================================================================================
[09/22 09:09:31   1079s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.34-s088_1
[09/22 09:09:31   1079s] =============================================================================================
[09/22 09:09:31   1079s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:31   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1079s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  52.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:31   1079s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1079s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:31   1079s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:31   1079s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:31   1079s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1079s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1079s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1079s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:31   1079s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1079s] [ MISC                   ]          0:00:00.2  (  28.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:09:31   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1079s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:09:31   1079s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1079s] Begin: Collecting metrics
[09/22 09:09:31   1080s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.335 | 0.335 |   0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4245 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:01  |        4261 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[09/22 09:09:31   1080s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3204.3M, current mem=3204.3M)

[09/22 09:09:31   1080s] End: Collecting metrics
[09/22 09:09:31   1080s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] *** Starting optimizing excluded clock nets MEM= 4260.8M) ***
[09/22 09:09:31   1080s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
[09/22 09:09:31   1080s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.34-s088_1
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] *** Starting optimizing excluded clock nets MEM= 4260.8M) ***
[09/22 09:09:31   1080s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
[09/22 09:09:31   1080s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.34-s088_1
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] Begin: Collecting metrics
[09/22 09:09:31   1080s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 | 0.335 |   0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        4261 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[09/22 09:09:31   1080s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3204.3M, current mem=3204.3M)

[09/22 09:09:31   1080s] End: Collecting metrics
[09/22 09:09:31   1080s] Info: Done creating the CCOpt slew target map.
[09/22 09:09:31   1080s] Begin: GigaOpt high fanout net optimization
[09/22 09:09:31   1080s] GigaOpt HFN: use maxLocalDensity 1.2
[09/22 09:09:31   1080s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/22 09:09:31   1080s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.2/14:56:07.9 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:31   1080s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:31   1080s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:31   1080s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.12
[09/22 09:09:31   1080s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] Active Setup views: worst_case 
[09/22 09:09:31   1080s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546571.490093
[09/22 09:09:31   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:31   1080s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:31   1080s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546571.505459
[09/22 09:09:31   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] [oiPhyDebug] optDemand 194235480000.00, spDemand 194235480000.00.
[09/22 09:09:31   1080s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14242
[09/22 09:09:31   1080s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/22 09:09:31   1080s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:00 mem=4260.8M
[09/22 09:09:31   1080s] OPERPROF: Starting DPlace-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546571.509719
[09/22 09:09:31   1080s] Processing tracks to init pin-track alignment.
[09/22 09:09:31   1080s] z: 2, totalTracks: 1
[09/22 09:09:31   1080s] z: 4, totalTracks: 1
[09/22 09:09:31   1080s] z: 6, totalTracks: 1
[09/22 09:09:31   1080s] z: 8, totalTracks: 1
[09/22 09:09:31   1080s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:31   1080s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4260.8M, EPOCH TIME: 1758546571.514524
[09/22 09:09:31   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:31   1080s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:31   1080s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546571.529305
[09/22 09:09:31   1080s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4260.8M, EPOCH TIME: 1758546571.529352
[09/22 09:09:31   1080s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546571.529415
[09/22 09:09:31   1080s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4260.8MB).
[09/22 09:09:31   1080s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4260.8M, EPOCH TIME: 1758546571.530503
[09/22 09:09:31   1080s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:31   1080s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14242
[09/22 09:09:31   1080s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:00 mem=4260.8M
[09/22 09:09:31   1080s] ### Creating RouteCongInterface, started
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] #optDebug: {0, 1.000}
[09/22 09:09:31   1080s] ### Creating RouteCongInterface, finished
[09/22 09:09:31   1080s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:31   1080s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:31   1080s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:31   1080s] AoF 633.6545um
[09/22 09:09:31   1080s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:31   1080s] Total-nets :: 21189, Stn-nets :: 0, ratio :: 0 %, Total-len 409928, Stn-len 0
[09/22 09:09:31   1080s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14242
[09/22 09:09:31   1080s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4260.8M, EPOCH TIME: 1758546571.911838
[09/22 09:09:31   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:31   1080s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4260.8M, EPOCH TIME: 1758546571.941655
[09/22 09:09:31   1080s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.12
[09/22 09:09:31   1080s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:18:00.7/14:56:08.4 (0.0), mem = 4260.8M
[09/22 09:09:31   1080s] 
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.34-s088_1
[09/22 09:09:31   1080s] =============================================================================================
[09/22 09:09:31   1080s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:31   1080s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:09:31   1080s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:31   1080s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:31   1080s] [ MISC                   ]          0:00:00.4  (  79.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:31   1080s] ---------------------------------------------------------------------------------------------
[09/22 09:09:31   1080s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/22 09:09:31   1080s] End: GigaOpt high fanout net optimization
[09/22 09:09:32   1080s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:09:32   1080s] Deleting Lib Analyzer.
[09/22 09:09:32   1080s] Begin: GigaOpt DRV Optimization
[09/22 09:09:32   1080s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[09/22 09:09:32   1080s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[09/22 09:09:32   1080s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.9/14:56:08.6 (0.0), mem = 4260.8M
[09/22 09:09:32   1080s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:32   1080s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:32   1080s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:32   1080s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.13
[09/22 09:09:32   1080s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:09:32   1080s] 
[09/22 09:09:32   1080s] Creating Lib Analyzer ...
[09/22 09:09:32   1080s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:32   1080s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:32   1080s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:32   1080s] 
[09/22 09:09:32   1080s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:32   1081s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:01 mem=4260.8M
[09/22 09:09:32   1081s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:01 mem=4260.8M
[09/22 09:09:32   1081s] Creating Lib Analyzer, finished. 
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s] Active Setup views: worst_case 
[09/22 09:09:32   1081s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546572.533061
[09/22 09:09:32   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:32   1081s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:32   1081s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546572.548139
[09/22 09:09:32   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] [oiPhyDebug] optDemand 194235480000.00, spDemand 194235480000.00.
[09/22 09:09:32   1081s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14242
[09/22 09:09:32   1081s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:32   1081s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:01 mem=4260.8M
[09/22 09:09:32   1081s] OPERPROF: Starting DPlace-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546572.552180
[09/22 09:09:32   1081s] Processing tracks to init pin-track alignment.
[09/22 09:09:32   1081s] z: 2, totalTracks: 1
[09/22 09:09:32   1081s] z: 4, totalTracks: 1
[09/22 09:09:32   1081s] z: 6, totalTracks: 1
[09/22 09:09:32   1081s] z: 8, totalTracks: 1
[09/22 09:09:32   1081s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:32   1081s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4260.8M, EPOCH TIME: 1758546572.556677
[09/22 09:09:32   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:32   1081s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:32   1081s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546572.571360
[09/22 09:09:32   1081s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4260.8M, EPOCH TIME: 1758546572.571411
[09/22 09:09:32   1081s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546572.571478
[09/22 09:09:32   1081s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4260.8MB).
[09/22 09:09:32   1081s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4260.8M, EPOCH TIME: 1758546572.572577
[09/22 09:09:32   1081s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:32   1081s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14242
[09/22 09:09:32   1081s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:01 mem=4260.8M
[09/22 09:09:32   1081s] ### Creating RouteCongInterface, started
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:09:32   1081s] 
[09/22 09:09:32   1081s] #optDebug: {0, 1.000}
[09/22 09:09:32   1081s] ### Creating RouteCongInterface, finished
[09/22 09:09:32   1081s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:32   1081s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:32   1081s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:32   1081s] AoF 633.6545um
[09/22 09:09:32   1081s] [GPS-DRV] Optimizer inputs ============================= 
[09/22 09:09:32   1081s] [GPS-DRV] drvFixingStage: Small Scale
[09/22 09:09:32   1081s] [GPS-DRV] costLowerBound: 0.1
[09/22 09:09:32   1081s] [GPS-DRV] setupTNSCost  : 3
[09/22 09:09:32   1081s] [GPS-DRV] maxIter       : 3
[09/22 09:09:32   1081s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/22 09:09:32   1081s] [GPS-DRV] Optimizer parameters ============================= 
[09/22 09:09:32   1081s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/22 09:09:32   1081s] [GPS-DRV] maxDensity (design): 0.95
[09/22 09:09:32   1081s] [GPS-DRV] maxLocalDensity: 0.98
[09/22 09:09:32   1081s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/22 09:09:32   1081s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/22 09:09:32   1081s] [GPS-DRV] isCPECostingOn: false
[09/22 09:09:32   1081s] [GPS-DRV] All active and enabled setup views
[09/22 09:09:32   1081s] [GPS-DRV]     worst_case
[09/22 09:09:32   1081s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:09:32   1081s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:09:32   1081s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/22 09:09:32   1081s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/22 09:09:32   1081s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/22 09:09:32   1081s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4260.8M, EPOCH TIME: 1758546572.934568
[09/22 09:09:32   1081s] Found 0 hard placement blockage before merging.
[09/22 09:09:32   1081s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546572.934711
[09/22 09:09:32   1081s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[09/22 09:09:32   1081s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/22 09:09:32   1081s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:32   1081s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/22 09:09:32   1081s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:32   1081s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/22 09:09:32   1081s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:33   1081s] Info: violation cost 110.720123 (cap = 0.000000, tran = 110.720123, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:33   1081s] |   220|   933|    -0.48|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 76.23%|          |         |
[09/22 09:09:34   1082s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:34   1082s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|     125|       0|     111| 76.65%| 0:00:01.0|  4270.8M|
[09/22 09:09:34   1082s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:34   1082s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 76.65%| 0:00:00.0|  4270.8M|
[09/22 09:09:34   1082s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:34   1082s] Bottom Preferred Layer:
[09/22 09:09:34   1082s]     None
[09/22 09:09:34   1082s] Via Pillar Rule:
[09/22 09:09:34   1082s]     None
[09/22 09:09:34   1082s] Finished writing unified metrics of routing constraints.
[09/22 09:09:34   1082s] 
[09/22 09:09:34   1082s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=4270.8M) ***
[09/22 09:09:34   1082s] 
[09/22 09:09:34   1082s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4270.8M, EPOCH TIME: 1758546574.033775
[09/22 09:09:34   1082s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14367).
[09/22 09:09:34   1082s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1082s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1082s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1082s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4270.8M, EPOCH TIME: 1758546574.067744
[09/22 09:09:34   1082s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4270.8M, EPOCH TIME: 1758546574.068356
[09/22 09:09:34   1082s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546574.068412
[09/22 09:09:34   1082s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4270.8M, EPOCH TIME: 1758546574.073717
[09/22 09:09:34   1082s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1082s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1082s] 
[09/22 09:09:34   1082s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:34   1082s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:34   1082s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:4270.8M, EPOCH TIME: 1758546574.089036
[09/22 09:09:34   1082s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4270.8M, EPOCH TIME: 1758546574.089098
[09/22 09:09:34   1082s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546574.089162
[09/22 09:09:34   1082s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4270.8M, EPOCH TIME: 1758546574.090259
[09/22 09:09:34   1082s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546574.090395
[09/22 09:09:34   1082s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4270.8M, EPOCH TIME: 1758546574.090475
[09/22 09:09:34   1082s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4270.8M, EPOCH TIME: 1758546574.090502
[09/22 09:09:34   1082s] TDRefine: refinePlace mode is spiral
[09/22 09:09:34   1082s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:34   1082s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.9
[09/22 09:09:34   1082s] OPERPROF: Starting Refine-Place at level 1, MEM:4270.8M, EPOCH TIME: 1758546574.091182
[09/22 09:09:34   1082s] *** Starting refinePlace (0:18:03 mem=4270.8M) ***
[09/22 09:09:34   1082s] Total net bbox length = 3.634e+05 (1.533e+05 2.101e+05) (ext = 1.130e+04)
[09/22 09:09:34   1082s] 
[09/22 09:09:34   1082s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:34   1082s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:34   1082s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:34   1082s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546574.102464
[09/22 09:09:34   1082s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546574.102807
[09/22 09:09:34   1082s] Set min layer with default ( 2 )
[09/22 09:09:34   1082s] Set max layer with default ( 127 )
[09/22 09:09:34   1082s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:34   1082s] Min route layer (adjusted) = 2
[09/22 09:09:34   1082s] Max route layer (adjusted) = 11
[09/22 09:09:34   1082s] Set min layer with default ( 2 )
[09/22 09:09:34   1082s] Set max layer with default ( 127 )
[09/22 09:09:34   1082s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:34   1082s] Min route layer (adjusted) = 2
[09/22 09:09:34   1082s] Max route layer (adjusted) = 11
[09/22 09:09:34   1082s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546574.106432
[09/22 09:09:34   1082s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546574.106776
[09/22 09:09:34   1082s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4270.8M, EPOCH TIME: 1758546574.106812
[09/22 09:09:34   1082s] Starting refinePlace ...
[09/22 09:09:34   1082s] Set min layer with default ( 2 )
[09/22 09:09:34   1082s] Set max layer with default ( 127 )
[09/22 09:09:34   1082s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:34   1082s] Min route layer (adjusted) = 2
[09/22 09:09:34   1082s] Max route layer (adjusted) = 11
[09/22 09:09:34   1082s] One DDP V2 for no tweak run.
[09/22 09:09:34   1082s] Set min layer with default ( 2 )
[09/22 09:09:34   1082s] Set max layer with default ( 127 )
[09/22 09:09:34   1082s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:34   1082s] Min route layer (adjusted) = 2
[09/22 09:09:34   1082s] Max route layer (adjusted) = 11
[09/22 09:09:34   1082s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:09:34   1082s] DDP markSite nrRow 147 nrJob 147
[09/22 09:09:34   1082s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[09/22 09:09:34   1082s] ** Cut row section cpu time 0:00:00.0.
[09/22 09:09:34   1082s]  ** Cut row section real time 0:00:00.0.
[09/22 09:09:34   1082s]    Spread Effort: high, standalone mode, useDDP on.
[09/22 09:09:34   1083s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4270.8MB) @(0:18:03 - 0:18:03).
[09/22 09:09:34   1083s] Move report: preRPlace moves 136 insts, mean move: 0.33 um, max move: 2.51 um 
[09/22 09:09:34   1083s] 	Max move on inst (instanceL1/FE_OFC3372_B_232): (173.40, 64.60) --> (174.20, 62.89)
[09/22 09:09:34   1083s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[09/22 09:09:34   1083s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s]  === Spiral for Logical I: (movable: 14367) ===
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s]  Info: 0 filler has been deleted!
[09/22 09:09:34   1083s] Move report: legalization moves 377 insts, mean move: 2.42 um, max move: 17.10 um spiral
[09/22 09:09:34   1083s] 	Max move on inst (FE_OFC3441_instanceL2_prod_terms_1__15__9): (70.80, 97.09) --> (70.80, 79.99)
[09/22 09:09:34   1083s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:09:34   1083s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:34   1083s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4254.8MB) @(0:18:03 - 0:18:03).
[09/22 09:09:34   1083s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:34   1083s] Move report: Detail placement moves 505 insts, mean move: 1.89 um, max move: 17.10 um 
[09/22 09:09:34   1083s] 	Max move on inst (FE_OFC3441_instanceL2_prod_terms_1__15__9): (70.80, 97.09) --> (70.80, 79.99)
[09/22 09:09:34   1083s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4254.8MB
[09/22 09:09:34   1083s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:34   1083s]   maximum (X+Y) =        17.10 um
[09/22 09:09:34   1083s]   inst (FE_OFC3441_instanceL2_prod_terms_1__15__9) with max move: (70.8, 97.09) -> (70.8, 79.99)
[09/22 09:09:34   1083s]   mean    (X+Y) =         1.89 um
[09/22 09:09:34   1083s] Summary Report:
[09/22 09:09:34   1083s] Instances move: 505 (out of 14367 movable)
[09/22 09:09:34   1083s] Instances flipped: 0
[09/22 09:09:34   1083s] Mean displacement: 1.89 um
[09/22 09:09:34   1083s] Max displacement: 17.10 um (Instance: FE_OFC3441_instanceL2_prod_terms_1__15__9) (70.8, 97.09) -> (70.8, 79.99)
[09/22 09:09:34   1083s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:09:34   1083s] 	Violation at original loc: Overlapping with other instance
[09/22 09:09:34   1083s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:34   1083s] Total instances moved : 505
[09/22 09:09:34   1083s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.376, REAL:0.376, MEM:4254.8M, EPOCH TIME: 1758546574.482777
[09/22 09:09:34   1083s] Total net bbox length = 3.641e+05 (1.537e+05 2.104e+05) (ext = 1.130e+04)
[09/22 09:09:34   1083s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4254.8MB
[09/22 09:09:34   1083s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4254.8MB) @(0:18:03 - 0:18:03).
[09/22 09:09:34   1083s] *** Finished refinePlace (0:18:03 mem=4254.8M) ***
[09/22 09:09:34   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.9
[09/22 09:09:34   1083s] OPERPROF: Finished Refine-Place at level 1, CPU:0.398, REAL:0.397, MEM:4254.8M, EPOCH TIME: 1758546574.488360
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 17.10 um
RPlace-Summary:     Max move: inst FE_OFC3441_instanceL2_prod_terms_1__15__9 cell BUFX2 loc (70.80, 97.09) -> (70.80, 79.99)
RPlace-Summary:     Average move dist: 1.89
RPlace-Summary:     Number of inst moved: 505
RPlace-Summary:     Number of movable inst: 14367
[09/22 09:09:34   1083s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:34   1083s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546574.554548
[09/22 09:09:34   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14367).
[09/22 09:09:34   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4254.8M, EPOCH TIME: 1758546574.585890
[09/22 09:09:34   1083s] *** maximum move = 17.10 um ***
[09/22 09:09:34   1083s] *** Finished re-routing un-routed nets (4254.8M) ***
[09/22 09:09:34   1083s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546574.609908
[09/22 09:09:34   1083s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546574.615994
[09/22 09:09:34   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:34   1083s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:34   1083s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546574.631627
[09/22 09:09:34   1083s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546574.631680
[09/22 09:09:34   1083s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546574.631738
[09/22 09:09:34   1083s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4254.8M, EPOCH TIME: 1758546574.632812
[09/22 09:09:34   1083s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546574.632958
[09/22 09:09:34   1083s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4254.8M, EPOCH TIME: 1758546574.633039
[09/22 09:09:34   1083s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=4254.8M) ***
[09/22 09:09:34   1083s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:34   1083s] Total-nets :: 21314, Stn-nets :: 4, ratio :: 0.018767 %, Total-len 409953, Stn-len 80.765
[09/22 09:09:34   1083s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14367
[09/22 09:09:34   1083s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546574.704895
[09/22 09:09:34   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:34   1083s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4254.8M, EPOCH TIME: 1758546574.735975
[09/22 09:09:34   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.13
[09/22 09:09:34   1083s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:18:03.5/14:56:11.2 (0.0), mem = 4254.8M
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] =============================================================================================
[09/22 09:09:34   1083s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.34-s088_1
[09/22 09:09:34   1083s] =============================================================================================
[09/22 09:09:34   1083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:34   1083s] ---------------------------------------------------------------------------------------------
[09/22 09:09:34   1083s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/22 09:09:34   1083s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:34   1083s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:34   1083s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:34   1083s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:34   1083s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:34   1083s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:34   1083s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.0    1.0
[09/22 09:09:34   1083s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:09:34   1083s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:34   1083s] [ OptEval                ]      3   0:00:00.5  (  19.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:34   1083s] [ OptCommit              ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:34   1083s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[09/22 09:09:34   1083s] [ IncrDelayCalc          ]     21   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.1
[09/22 09:09:34   1083s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:34   1083s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:34   1083s] [ RefinePlace            ]      1   0:00:00.6  (  23.9 % )     0:00:00.6 /  0:00:00.7    1.0
[09/22 09:09:34   1083s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:34   1083s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:34   1083s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.1    0.8
[09/22 09:09:34   1083s] [ MISC                   ]          0:00:00.4  (  16.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:09:34   1083s] ---------------------------------------------------------------------------------------------
[09/22 09:09:34   1083s]  DrvOpt #2 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[09/22 09:09:34   1083s] ---------------------------------------------------------------------------------------------
[09/22 09:09:34   1083s] End: GigaOpt DRV Optimization
[09/22 09:09:34   1083s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/22 09:09:34   1083s] **optDesign ... cpu = 0:00:10, real = 0:00:19, mem = 3215.2M, totSessionCpu=0:18:04 **
[09/22 09:09:34   1083s] Begin: Collecting metrics
[09/22 09:09:34   1083s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:34   1083s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3215.2M, current mem=3215.2M)

[09/22 09:09:34   1083s] End: Collecting metrics
[09/22 09:09:34   1083s] Number of setup views: 1
[09/22 09:09:34   1083s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:09:34   1083s] Deleting Lib Analyzer.
[09/22 09:09:34   1083s] Begin: GigaOpt Global Optimization
[09/22 09:09:34   1083s] *info: use new DP (enabled)
[09/22 09:09:34   1083s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/22 09:09:34   1083s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:34   1083s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:34   1083s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:34   1083s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:03.7/14:56:11.4 (0.0), mem = 4254.8M
[09/22 09:09:34   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.14
[09/22 09:09:34   1083s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] Creating Lib Analyzer ...
[09/22 09:09:34   1083s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:34   1083s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:34   1083s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:34   1083s] 
[09/22 09:09:34   1083s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:35   1084s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:04 mem=4254.8M
[09/22 09:09:35   1084s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:04 mem=4254.8M
[09/22 09:09:35   1084s] Creating Lib Analyzer, finished. 
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Active Setup views: worst_case 
[09/22 09:09:35   1084s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.309096
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:35   1084s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:35   1084s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546575.324218
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] [oiPhyDebug] optDemand 195299784000.00, spDemand 195299784000.00.
[09/22 09:09:35   1084s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14367
[09/22 09:09:35   1084s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/22 09:09:35   1084s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:04 mem=4254.8M
[09/22 09:09:35   1084s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.327776
[09/22 09:09:35   1084s] Processing tracks to init pin-track alignment.
[09/22 09:09:35   1084s] z: 2, totalTracks: 1
[09/22 09:09:35   1084s] z: 4, totalTracks: 1
[09/22 09:09:35   1084s] z: 6, totalTracks: 1
[09/22 09:09:35   1084s] z: 8, totalTracks: 1
[09/22 09:09:35   1084s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:35   1084s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546575.332348
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:35   1084s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:35   1084s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546575.347086
[09/22 09:09:35   1084s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546575.347142
[09/22 09:09:35   1084s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546575.347217
[09/22 09:09:35   1084s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8MB).
[09/22 09:09:35   1084s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:4254.8M, EPOCH TIME: 1758546575.348329
[09/22 09:09:35   1084s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:35   1084s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14367
[09/22 09:09:35   1084s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:04 mem=4254.8M
[09/22 09:09:35   1084s] ### Creating RouteCongInterface, started
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] #optDebug: {0, 1.000}
[09/22 09:09:35   1084s] ### Creating RouteCongInterface, finished
[09/22 09:09:35   1084s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:35   1084s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:35   1084s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:35   1084s] *info: 1 clock net excluded
[09/22 09:09:35   1084s] *info: 1 ideal net excluded from IPO operation.
[09/22 09:09:35   1084s] *info: 960 no-driver nets excluded.
[09/22 09:09:35   1084s] *info: 1 net with fixed/cover wires excluded.
[09/22 09:09:35   1084s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.571579
[09/22 09:09:35   1084s] Found 0 hard placement blockage before merging.
[09/22 09:09:35   1084s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546575.571755
[09/22 09:09:35   1084s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/22 09:09:35   1084s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:09:35   1084s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
[09/22 09:09:35   1084s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:09:35   1084s] |   0.000|   0.000|   76.65%|   0:00:00.0| 4254.8M|worst_case|       NA| NA                               |
[09/22 09:09:35   1084s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4254.8M) ***
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4254.8M) ***
[09/22 09:09:35   1084s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:35   1084s] Bottom Preferred Layer:
[09/22 09:09:35   1084s]     None
[09/22 09:09:35   1084s] Via Pillar Rule:
[09/22 09:09:35   1084s]     None
[09/22 09:09:35   1084s] Finished writing unified metrics of routing constraints.
[09/22 09:09:35   1084s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/22 09:09:35   1084s] Total-nets :: 21314, Stn-nets :: 4, ratio :: 0.018767 %, Total-len 409953, Stn-len 80.765
[09/22 09:09:35   1084s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14367
[09/22 09:09:35   1084s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.694956
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14367).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4254.8M, EPOCH TIME: 1758546575.727007
[09/22 09:09:35   1084s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.14
[09/22 09:09:35   1084s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:18:04.5/14:56:12.2 (0.0), mem = 4254.8M
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] =============================================================================================
[09/22 09:09:35   1084s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.34-s088_1
[09/22 09:09:35   1084s] =============================================================================================
[09/22 09:09:35   1084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:35   1084s] ---------------------------------------------------------------------------------------------
[09/22 09:09:35   1084s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:09:35   1084s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  41.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:35   1084s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:35   1084s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:35   1084s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:35   1084s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:09:35   1084s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:35   1084s] [ TransformInit          ]      1   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:35   1084s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:35   1084s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:35   1084s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:09:35   1084s] ---------------------------------------------------------------------------------------------
[09/22 09:09:35   1084s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:09:35   1084s] ---------------------------------------------------------------------------------------------
[09/22 09:09:35   1084s] End: GigaOpt Global Optimization
[09/22 09:09:35   1084s] Begin: Collecting metrics
[09/22 09:09:35   1084s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:35   1084s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3218.3M, current mem=3218.3M)

[09/22 09:09:35   1084s] End: Collecting metrics
[09/22 09:09:35   1084s] *** Timing Is met
[09/22 09:09:35   1084s] *** Check timing (0:00:00.0)
[09/22 09:09:35   1084s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:09:35   1084s] Deleting Lib Analyzer.
[09/22 09:09:35   1084s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[09/22 09:09:35   1084s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:35   1084s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:35   1084s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:35   1084s] ### Creating LA Mngr. totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:35   1084s] ### Creating LA Mngr, finished. totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:35   1084s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/22 09:09:35   1084s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.914246
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:35   1084s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:35   1084s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546575.929992
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.940747
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:35   1084s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:35   1084s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546575.956029
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] [oiPhyDebug] optDemand 195299784000.00, spDemand 195299784000.00.
[09/22 09:09:35   1084s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14367
[09/22 09:09:35   1084s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:35   1084s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:35   1084s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546575.959721
[09/22 09:09:35   1084s] Processing tracks to init pin-track alignment.
[09/22 09:09:35   1084s] z: 2, totalTracks: 1
[09/22 09:09:35   1084s] z: 4, totalTracks: 1
[09/22 09:09:35   1084s] z: 6, totalTracks: 1
[09/22 09:09:35   1084s] z: 8, totalTracks: 1
[09/22 09:09:35   1084s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:35   1084s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546575.964613
[09/22 09:09:35   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:35   1084s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:35   1084s] 
[09/22 09:09:35   1084s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:35   1084s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546575.979651
[09/22 09:09:35   1084s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546575.979699
[09/22 09:09:35   1084s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546575.979765
[09/22 09:09:35   1084s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8MB).
[09/22 09:09:35   1084s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4254.8M, EPOCH TIME: 1758546575.980866
[09/22 09:09:35   1084s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:36   1084s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14367
[09/22 09:09:36   1084s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:36   1084s] Begin: Area Reclaim Optimization
[09/22 09:09:36   1084s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:04.8/14:56:12.5 (0.0), mem = 4254.8M
[09/22 09:09:36   1084s] 
[09/22 09:09:36   1084s] Creating Lib Analyzer ...
[09/22 09:09:36   1084s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:36   1084s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:36   1084s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:36   1084s] 
[09/22 09:09:36   1084s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:36   1085s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:36   1085s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:05 mem=4254.8M
[09/22 09:09:36   1085s] Creating Lib Analyzer, finished. 
[09/22 09:09:36   1085s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.15
[09/22 09:09:36   1085s] 
[09/22 09:09:36   1085s] Active Setup views: worst_case 
[09/22 09:09:36   1085s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14367
[09/22 09:09:36   1085s] ### Creating RouteCongInterface, started
[09/22 09:09:36   1085s] 
[09/22 09:09:36   1085s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:09:36   1085s] 
[09/22 09:09:36   1085s] #optDebug: {0, 1.000}
[09/22 09:09:36   1085s] ### Creating RouteCongInterface, finished
[09/22 09:09:36   1085s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:36   1085s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:36   1085s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:36   1085s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4254.8M, EPOCH TIME: 1758546576.451582
[09/22 09:09:36   1085s] Found 0 hard placement blockage before merging.
[09/22 09:09:36   1085s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546576.451758
[09/22 09:09:36   1085s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 76.65
[09/22 09:09:36   1085s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:36   1085s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:09:36   1085s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:36   1085s] |   76.65%|        -|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:36   1085s] |   76.65%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:36   1085s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:36   1085s] |   76.65%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:38   1087s] |   76.48%|       69|   0.100|   0.000|   0:00:02.0| 4254.8M|
[09/22 09:09:39   1088s] |   76.36%|      136|   0.100|   0.000|   0:00:01.0| 4254.8M|
[09/22 09:09:39   1088s] |   76.36%|        2|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:39   1088s] |   76.36%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:39   1088s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:39   1088s] |   76.36%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:39   1088s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:39   1088s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.36
[09/22 09:09:39   1088s] 
[09/22 09:09:39   1088s] ** Summary: Restruct = 0 Buffer Deletion = 63 Declone = 6 Resize = 136 **
[09/22 09:09:39   1088s] --------------------------------------------------------------
[09/22 09:09:39   1088s] |                                   | Total     | Sequential |
[09/22 09:09:39   1088s] --------------------------------------------------------------
[09/22 09:09:39   1088s] | Num insts resized                 |     136  |       0    |
[09/22 09:09:39   1088s] | Num insts undone                  |       2  |       0    |
[09/22 09:09:39   1088s] | Num insts Downsized               |     136  |       0    |
[09/22 09:09:39   1088s] | Num insts Samesized               |       0  |       0    |
[09/22 09:09:39   1088s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:09:39   1088s] | Num multiple commits+uncommits    |       0  |       -    |
[09/22 09:09:39   1088s] --------------------------------------------------------------
[09/22 09:09:39   1088s] Bottom Preferred Layer:
[09/22 09:09:39   1088s]     None
[09/22 09:09:39   1088s] Via Pillar Rule:
[09/22 09:09:39   1088s]     None
[09/22 09:09:39   1088s] Finished writing unified metrics of routing constraints.
[09/22 09:09:39   1088s] 
[09/22 09:09:39   1088s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/22 09:09:39   1088s] End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
[09/22 09:09:39   1088s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:39   1088s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14298
[09/22 09:09:39   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.15
[09/22 09:09:39   1088s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:18:08.5/14:56:16.2 (0.0), mem = 4254.8M
[09/22 09:09:39   1088s] 
[09/22 09:09:39   1088s] =============================================================================================
[09/22 09:09:39   1088s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.34-s088_1
[09/22 09:09:39   1088s] =============================================================================================
[09/22 09:09:39   1088s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:39   1088s] ---------------------------------------------------------------------------------------------
[09/22 09:09:39   1088s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:39   1088s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:39   1088s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:39   1088s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:39   1088s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:09:39   1088s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:39   1088s] [ OptimizationStep       ]      1   0:00:00.2  (   5.9 % )     0:00:03.2 /  0:00:03.3    1.0
[09/22 09:09:39   1088s] [ OptSingleIteration     ]      7   0:00:00.1  (   3.3 % )     0:00:03.0 /  0:00:03.0    1.0
[09/22 09:09:39   1088s] [ OptGetWeight           ]    333   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:39   1088s] [ OptEval                ]    333   0:00:02.1  (  56.2 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:09:39   1088s] [ OptCommit              ]    333   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:09:39   1088s] [ PostCommitDelayUpdate  ]    335   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:09:39   1088s] [ IncrDelayCalc          ]    196   0:00:00.5  (  14.8 % )     0:00:00.5 /  0:00:00.5    0.9
[09/22 09:09:39   1088s] [ IncrTimingUpdate       ]     55   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:09:39   1088s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:39   1088s] ---------------------------------------------------------------------------------------------
[09/22 09:09:39   1088s]  AreaOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[09/22 09:09:39   1088s] ---------------------------------------------------------------------------------------------
[09/22 09:09:39   1088s] Executing incremental physical updates
[09/22 09:09:39   1088s] Executing incremental physical updates
[09/22 09:09:39   1088s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14298
[09/22 09:09:39   1088s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546579.731960
[09/22 09:09:39   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14298).
[09/22 09:09:39   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:39   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:39   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:39   1088s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4254.8M, EPOCH TIME: 1758546579.765678
[09/22 09:09:39   1088s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=4254.82M, totSessionCpu=0:18:09).
[09/22 09:09:39   1088s] Begin: Collecting metrics
[09/22 09:09:39   1088s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:04  |        4255 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:39   1088s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3227.9M, current mem=3222.9M)

[09/22 09:09:39   1088s] End: Collecting metrics
[09/22 09:09:40   1088s] Deleting Lib Analyzer.
[09/22 09:09:40   1088s] Begin: GigaOpt DRV Optimization
[09/22 09:09:40   1088s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[09/22 09:09:40   1088s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[09/22 09:09:40   1088s] *** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:08.9/14:56:16.5 (0.0), mem = 4254.8M
[09/22 09:09:40   1088s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:40   1088s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:40   1088s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:40   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.16
[09/22 09:09:40   1088s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:09:40   1088s] 
[09/22 09:09:40   1088s] Creating Lib Analyzer ...
[09/22 09:09:40   1088s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:40   1088s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:40   1088s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:40   1088s] 
[09/22 09:09:40   1088s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:40   1089s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:09 mem=4254.8M
[09/22 09:09:40   1089s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:09 mem=4254.8M
[09/22 09:09:40   1089s] Creating Lib Analyzer, finished. 
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s] Active Setup views: worst_case 
[09/22 09:09:40   1089s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546580.502575
[09/22 09:09:40   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:40   1089s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:40   1089s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546580.517803
[09/22 09:09:40   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] [oiPhyDebug] optDemand 194561064000.00, spDemand 194561064000.00.
[09/22 09:09:40   1089s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14298
[09/22 09:09:40   1089s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:40   1089s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:09 mem=4254.8M
[09/22 09:09:40   1089s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546580.521336
[09/22 09:09:40   1089s] Processing tracks to init pin-track alignment.
[09/22 09:09:40   1089s] z: 2, totalTracks: 1
[09/22 09:09:40   1089s] z: 4, totalTracks: 1
[09/22 09:09:40   1089s] z: 6, totalTracks: 1
[09/22 09:09:40   1089s] z: 8, totalTracks: 1
[09/22 09:09:40   1089s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:40   1089s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546580.525872
[09/22 09:09:40   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:40   1089s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:40   1089s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546580.540582
[09/22 09:09:40   1089s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546580.540638
[09/22 09:09:40   1089s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546580.540703
[09/22 09:09:40   1089s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8MB).
[09/22 09:09:40   1089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:4254.8M, EPOCH TIME: 1758546580.541810
[09/22 09:09:40   1089s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:40   1089s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14298
[09/22 09:09:40   1089s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:09 mem=4254.8M
[09/22 09:09:40   1089s] ### Creating RouteCongInterface, started
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:09:40   1089s] 
[09/22 09:09:40   1089s] #optDebug: {0, 1.000}
[09/22 09:09:40   1089s] ### Creating RouteCongInterface, finished
[09/22 09:09:40   1089s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:40   1089s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:40   1089s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:09:40   1089s] AoF 633.6545um
[09/22 09:09:40   1089s] [GPS-DRV] Optimizer inputs ============================= 
[09/22 09:09:40   1089s] [GPS-DRV] drvFixingStage: Small Scale
[09/22 09:09:40   1089s] [GPS-DRV] costLowerBound: 0.1
[09/22 09:09:40   1089s] [GPS-DRV] setupTNSCost  : 3
[09/22 09:09:40   1089s] [GPS-DRV] maxIter       : 3
[09/22 09:09:40   1089s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/22 09:09:40   1089s] [GPS-DRV] Optimizer parameters ============================= 
[09/22 09:09:40   1089s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/22 09:09:40   1089s] [GPS-DRV] maxDensity (design): 0.95
[09/22 09:09:40   1089s] [GPS-DRV] maxLocalDensity: 0.98
[09/22 09:09:40   1089s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/22 09:09:40   1089s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/22 09:09:40   1089s] [GPS-DRV] isCPECostingOn: false
[09/22 09:09:40   1089s] [GPS-DRV] All active and enabled setup views
[09/22 09:09:40   1089s] [GPS-DRV]     worst_case
[09/22 09:09:40   1089s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:09:40   1089s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:09:40   1089s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/22 09:09:40   1089s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/22 09:09:40   1089s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/22 09:09:40   1089s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4254.8M, EPOCH TIME: 1758546580.907965
[09/22 09:09:40   1089s] Found 0 hard placement blockage before merging.
[09/22 09:09:40   1089s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546580.908118
[09/22 09:09:40   1089s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[09/22 09:09:40   1089s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/22 09:09:40   1089s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:40   1089s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/22 09:09:40   1089s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:40   1089s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/22 09:09:40   1089s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:41   1089s] Info: violation cost 0.541071 (cap = 0.000000, tran = 0.541071, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:41   1089s] |     1|     2|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.36%|          |         |
[09/22 09:09:41   1089s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:41   1089s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       1|       0|       0| 76.36%| 0:00:00.0|  4254.8M|
[09/22 09:09:41   1089s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:09:41   1089s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.36%| 0:00:00.0|  4254.8M|
[09/22 09:09:41   1089s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:09:41   1089s] Bottom Preferred Layer:
[09/22 09:09:41   1089s]     None
[09/22 09:09:41   1089s] Via Pillar Rule:
[09/22 09:09:41   1089s]     None
[09/22 09:09:41   1089s] Finished writing unified metrics of routing constraints.
[09/22 09:09:41   1089s] 
[09/22 09:09:41   1089s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4254.8M) ***
[09/22 09:09:41   1089s] 
[09/22 09:09:41   1089s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4270.8M, EPOCH TIME: 1758546581.076831
[09/22 09:09:41   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14299).
[09/22 09:09:41   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1089s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4270.8M, EPOCH TIME: 1758546581.111080
[09/22 09:09:41   1089s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4270.8M, EPOCH TIME: 1758546581.111695
[09/22 09:09:41   1089s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546581.111749
[09/22 09:09:41   1089s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4270.8M, EPOCH TIME: 1758546581.117044
[09/22 09:09:41   1089s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1089s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1089s] 
[09/22 09:09:41   1089s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:41   1089s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:41   1089s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:4270.8M, EPOCH TIME: 1758546581.132245
[09/22 09:09:41   1089s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4270.8M, EPOCH TIME: 1758546581.132306
[09/22 09:09:41   1089s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546581.132380
[09/22 09:09:41   1089s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4270.8M, EPOCH TIME: 1758546581.133412
[09/22 09:09:41   1089s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546581.133545
[09/22 09:09:41   1089s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4270.8M, EPOCH TIME: 1758546581.133627
[09/22 09:09:41   1089s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4270.8M, EPOCH TIME: 1758546581.133654
[09/22 09:09:41   1089s] TDRefine: refinePlace mode is spiral
[09/22 09:09:41   1089s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:41   1089s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.10
[09/22 09:09:41   1089s] OPERPROF: Starting Refine-Place at level 1, MEM:4270.8M, EPOCH TIME: 1758546581.134327
[09/22 09:09:41   1089s] *** Starting refinePlace (0:18:10 mem=4270.8M) ***
[09/22 09:09:41   1089s] Total net bbox length = 3.640e+05 (1.536e+05 2.104e+05) (ext = 1.130e+04)
[09/22 09:09:41   1089s] 
[09/22 09:09:41   1089s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:41   1089s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:41   1089s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:41   1089s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546581.145789
[09/22 09:09:41   1089s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4270.8M, EPOCH TIME: 1758546581.146330
[09/22 09:09:41   1089s] Set min layer with default ( 2 )
[09/22 09:09:41   1089s] Set max layer with default ( 127 )
[09/22 09:09:41   1089s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:41   1089s] Min route layer (adjusted) = 2
[09/22 09:09:41   1089s] Max route layer (adjusted) = 11
[09/22 09:09:41   1089s] Set min layer with default ( 2 )
[09/22 09:09:41   1089s] Set max layer with default ( 127 )
[09/22 09:09:41   1089s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:41   1089s] Min route layer (adjusted) = 2
[09/22 09:09:41   1089s] Max route layer (adjusted) = 11
[09/22 09:09:41   1089s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4270.8M, EPOCH TIME: 1758546581.149617
[09/22 09:09:41   1089s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4270.8M, EPOCH TIME: 1758546581.149970
[09/22 09:09:41   1089s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4270.8M, EPOCH TIME: 1758546581.150008
[09/22 09:09:41   1089s] Starting refinePlace ...
[09/22 09:09:41   1089s] Set min layer with default ( 2 )
[09/22 09:09:41   1089s] Set max layer with default ( 127 )
[09/22 09:09:41   1089s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:41   1089s] Min route layer (adjusted) = 2
[09/22 09:09:41   1089s] Max route layer (adjusted) = 11
[09/22 09:09:41   1089s] One DDP V2 for no tweak run.
[09/22 09:09:41   1089s] Set min layer with default ( 2 )
[09/22 09:09:41   1089s] Set max layer with default ( 127 )
[09/22 09:09:41   1089s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:41   1089s] Min route layer (adjusted) = 2
[09/22 09:09:41   1089s] Max route layer (adjusted) = 11
[09/22 09:09:41   1089s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:09:41   1089s] DDP markSite nrRow 147 nrJob 147
[09/22 09:09:41   1089s]   Spread Effort: high, standalone mode, useDDP on.
[09/22 09:09:41   1089s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4270.8MB) @(0:18:10 - 0:18:10).
[09/22 09:09:41   1089s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:41   1089s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s]  === Spiral for Logical I: (movable: 14299) ===
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s]  Info: 0 filler has been deleted!
[09/22 09:09:41   1090s] Move report: legalization moves 14 insts, mean move: 3.65 um, max move: 12.97 um spiral
[09/22 09:09:41   1090s] 	Max move on inst (instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7): (135.00, 218.50) --> (134.00, 206.53)
[09/22 09:09:41   1090s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:41   1090s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:41   1090s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4254.8MB) @(0:18:10 - 0:18:10).
[09/22 09:09:41   1090s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:41   1090s] Move report: Detail placement moves 14 insts, mean move: 3.65 um, max move: 12.97 um 
[09/22 09:09:41   1090s] 	Max move on inst (instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7): (135.00, 218.50) --> (134.00, 206.53)
[09/22 09:09:41   1090s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4254.8MB
[09/22 09:09:41   1090s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:41   1090s]   maximum (X+Y) =        12.97 um
[09/22 09:09:41   1090s]   inst (instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7) with max move: (135, 218.5) -> (134, 206.53)
[09/22 09:09:41   1090s]   mean    (X+Y) =         3.65 um
[09/22 09:09:41   1090s] Summary Report:
[09/22 09:09:41   1090s] Instances move: 14 (out of 14299 movable)
[09/22 09:09:41   1090s] Instances flipped: 0
[09/22 09:09:41   1090s] Mean displacement: 3.65 um
[09/22 09:09:41   1090s] Max displacement: 12.97 um (Instance: instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7) (135, 218.5) -> (134, 206.53)
[09/22 09:09:41   1090s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:09:41   1090s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:41   1090s] Total instances moved : 14
[09/22 09:09:41   1090s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.239, REAL:0.238, MEM:4254.8M, EPOCH TIME: 1758546581.388144
[09/22 09:09:41   1090s] Total net bbox length = 3.640e+05 (1.536e+05 2.104e+05) (ext = 1.130e+04)
[09/22 09:09:41   1090s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4254.8MB
[09/22 09:09:41   1090s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4254.8MB) @(0:18:10 - 0:18:10).
[09/22 09:09:41   1090s] *** Finished refinePlace (0:18:10 mem=4254.8M) ***
[09/22 09:09:41   1090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.10
[09/22 09:09:41   1090s] OPERPROF: Finished Refine-Place at level 1, CPU:0.260, REAL:0.259, MEM:4254.8M, EPOCH TIME: 1758546581.393544
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 12.97 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7 cell BUFX2 loc (135.00, 218.50) -> (134.00, 206.53)
RPlace-Summary:     Average move dist: 3.65
RPlace-Summary:     Number of inst moved: 14
RPlace-Summary:     Number of movable inst: 14299
[09/22 09:09:41   1090s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:41   1090s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546581.459239
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14299).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4254.8M, EPOCH TIME: 1758546581.489199
[09/22 09:09:41   1090s] *** maximum move = 12.97 um ***
[09/22 09:09:41   1090s] *** Finished re-routing un-routed nets (4254.8M) ***
[09/22 09:09:41   1090s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546581.509918
[09/22 09:09:41   1090s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546581.515878
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:41   1090s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:41   1090s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546581.531656
[09/22 09:09:41   1090s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546581.531710
[09/22 09:09:41   1090s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546581.531775
[09/22 09:09:41   1090s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4254.8M, EPOCH TIME: 1758546581.532808
[09/22 09:09:41   1090s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546581.532955
[09/22 09:09:41   1090s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4254.8M, EPOCH TIME: 1758546581.533036
[09/22 09:09:41   1090s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4254.8M) ***
[09/22 09:09:41   1090s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:41   1090s] Total-nets :: 21246, Stn-nets :: 82, ratio :: 0.385955 %, Total-len 409852, Stn-len 3570.64
[09/22 09:09:41   1090s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14299
[09/22 09:09:41   1090s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546581.605182
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4254.8M, EPOCH TIME: 1758546581.635456
[09/22 09:09:41   1090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.16
[09/22 09:09:41   1090s] *** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:18:10.4/14:56:18.1 (0.0), mem = 4254.8M
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s] =============================================================================================
[09/22 09:09:41   1090s]  Step TAT Report : DrvOpt #3 / clock_opt_design #1                              23.34-s088_1
[09/22 09:09:41   1090s] =============================================================================================
[09/22 09:09:41   1090s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:41   1090s] ---------------------------------------------------------------------------------------------
[09/22 09:09:41   1090s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:09:41   1090s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:41   1090s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:41   1090s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:09:41   1090s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:09:41   1090s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:41   1090s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:09:41   1090s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:09:41   1090s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:09:41   1090s] [ RefinePlace            ]      1   0:00:00.5  (  31.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:41   1090s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:41   1090s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:41   1090s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:41   1090s] [ MISC                   ]          0:00:00.4  (  27.3 % )     0:00:00.4 /  0:00:00.5    1.1
[09/22 09:09:41   1090s] ---------------------------------------------------------------------------------------------
[09/22 09:09:41   1090s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/22 09:09:41   1090s] ---------------------------------------------------------------------------------------------
[09/22 09:09:41   1090s] End: GigaOpt DRV Optimization
[09/22 09:09:41   1090s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/22 09:09:41   1090s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546581.644153
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] 
[09/22 09:09:41   1090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:41   1090s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:41   1090s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546581.659751
[09/22 09:09:41   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:41   1090s] 
OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=4254.8M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  5.473  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:09:41   1090s] **optDesign ... cpu = 0:00:18, real = 0:00:26, mem = 3221.3M, totSessionCpu=0:18:11 **
[09/22 09:09:41   1090s] Begin: Collecting metrics
[09/22 09:09:41   1090s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:01  |        4255 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:41   1090s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3222.9M, current mem=3221.3M)

[09/22 09:09:41   1090s] End: Collecting metrics
[09/22 09:09:41   1090s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:09:41   1090s] Deleting Lib Analyzer.
[09/22 09:09:42   1090s] **INFO: Flow update: Design timing is met.
[09/22 09:09:42   1090s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:09:42   1090s] **INFO: Flow update: Design timing is met.
[09/22 09:09:42   1090s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[09/22 09:09:42   1090s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:42   1090s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:42   1090s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:42   1090s] ### Creating LA Mngr. totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1090s] ### Creating LA Mngr, finished. totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1090s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546582.081773
[09/22 09:09:42   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] 
[09/22 09:09:42   1090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:42   1090s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:42   1090s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546582.097662
[09/22 09:09:42   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] [oiPhyDebug] optDemand 194567904000.00, spDemand 194567904000.00.
[09/22 09:09:42   1090s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14299
[09/22 09:09:42   1090s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:42   1090s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1090s] OPERPROF: Starting DPlace-Init at level 1, MEM:4254.8M, EPOCH TIME: 1758546582.102136
[09/22 09:09:42   1090s] Processing tracks to init pin-track alignment.
[09/22 09:09:42   1090s] z: 2, totalTracks: 1
[09/22 09:09:42   1090s] z: 4, totalTracks: 1
[09/22 09:09:42   1090s] z: 6, totalTracks: 1
[09/22 09:09:42   1090s] z: 8, totalTracks: 1
[09/22 09:09:42   1090s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:42   1090s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546582.107181
[09/22 09:09:42   1090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:42   1090s] 
[09/22 09:09:42   1090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:42   1090s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:42   1090s] 
[09/22 09:09:42   1090s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:42   1090s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4254.8M, EPOCH TIME: 1758546582.122357
[09/22 09:09:42   1090s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4254.8M, EPOCH TIME: 1758546582.122404
[09/22 09:09:42   1090s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546582.122468
[09/22 09:09:42   1090s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8MB).
[09/22 09:09:42   1090s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4254.8M, EPOCH TIME: 1758546582.123563
[09/22 09:09:42   1090s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:42   1090s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14299
[09/22 09:09:42   1090s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1090s] Begin: Area Reclaim Optimization
[09/22 09:09:42   1090s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:11.0/14:56:18.6 (0.0), mem = 4254.8M
[09/22 09:09:42   1090s] 
[09/22 09:09:42   1090s] Creating Lib Analyzer ...
[09/22 09:09:42   1090s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:09:42   1090s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:09:42   1090s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:09:42   1090s] 
[09/22 09:09:42   1090s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:09:42   1091s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1091s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:11 mem=4254.8M
[09/22 09:09:42   1091s] Creating Lib Analyzer, finished. 
[09/22 09:09:42   1091s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.17
[09/22 09:09:42   1091s] 
[09/22 09:09:42   1091s] Active Setup views: worst_case 
[09/22 09:09:42   1091s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14299
[09/22 09:09:42   1091s] ### Creating RouteCongInterface, started
[09/22 09:09:42   1091s] 
[09/22 09:09:42   1091s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[09/22 09:09:42   1091s] 
[09/22 09:09:42   1091s] #optDebug: {0, 1.000}
[09/22 09:09:42   1091s] ### Creating RouteCongInterface, finished
[09/22 09:09:42   1091s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:42   1091s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:42   1091s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:42   1091s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4254.8M, EPOCH TIME: 1758546582.612750
[09/22 09:09:42   1091s] Found 0 hard placement blockage before merging.
[09/22 09:09:42   1091s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546582.612912
[09/22 09:09:42   1091s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.36
[09/22 09:09:42   1091s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:42   1091s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:09:42   1091s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:42   1091s] |   76.36%|        -|   0.000|   0.000|   0:00:00.0| 4254.8M|
[09/22 09:09:42   1091s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:50   1099s] |   76.11%|      230|   0.000|   0.000|   0:00:08.0| 4262.8M|
[09/22 09:09:50   1099s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:50   1099s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:50   1099s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.11
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/22 09:09:50   1099s] --------------------------------------------------------------
[09/22 09:09:50   1099s] |                                   | Total     | Sequential |
[09/22 09:09:50   1099s] --------------------------------------------------------------
[09/22 09:09:50   1099s] | Num insts resized                 |       0  |       0    |
[09/22 09:09:50   1099s] | Num insts undone                  |       0  |       0    |
[09/22 09:09:50   1099s] | Num insts Downsized               |       0  |       0    |
[09/22 09:09:50   1099s] | Num insts Samesized               |       0  |       0    |
[09/22 09:09:50   1099s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:09:50   1099s] | Num multiple commits+uncommits    |       0  |       -    |
[09/22 09:09:50   1099s] --------------------------------------------------------------
[09/22 09:09:50   1099s] Bottom Preferred Layer:
[09/22 09:09:50   1099s]     None
[09/22 09:09:50   1099s] Via Pillar Rule:
[09/22 09:09:50   1099s]     None
[09/22 09:09:50   1099s] Finished writing unified metrics of routing constraints.
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/22 09:09:50   1099s] End: Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
[09/22 09:09:50   1099s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:50   1099s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14186
[09/22 09:09:50   1099s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.17
[09/22 09:09:50   1099s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.2 (1.0), totSession cpu/real = 0:18:19.1/14:56:26.8 (0.0), mem = 4262.8M
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] =============================================================================================
[09/22 09:09:50   1099s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.34-s088_1
[09/22 09:09:50   1099s] =============================================================================================
[09/22 09:09:50   1099s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:50   1099s] ---------------------------------------------------------------------------------------------
[09/22 09:09:50   1099s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:09:50   1099s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:09:50   1099s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:50   1099s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:50   1099s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.2
[09/22 09:09:50   1099s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:50   1099s] [ OptimizationStep       ]      1   0:00:00.1  (   1.2 % )     0:00:07.7 /  0:00:07.6    1.0
[09/22 09:09:50   1099s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:07.6 /  0:00:07.5    1.0
[09/22 09:09:50   1099s] [ OptGetWeight           ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:50   1099s] [ OptEval                ]     57   0:00:06.6  (  81.2 % )     0:00:06.6 /  0:00:06.6    1.0
[09/22 09:09:50   1099s] [ OptCommit              ]     57   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.5
[09/22 09:09:50   1099s] [ PostCommitDelayUpdate  ]     57   0:00:00.1  (   0.9 % )     0:00:00.6 /  0:00:00.5    0.9
[09/22 09:09:50   1099s] [ IncrDelayCalc          ]    132   0:00:00.5  (   6.1 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:50   1099s] [ IncrTimingUpdate       ]     30   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.2    0.9
[09/22 09:09:50   1099s] [ MISC                   ]          0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:50   1099s] ---------------------------------------------------------------------------------------------
[09/22 09:09:50   1099s]  AreaOpt #2 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.1    1.0
[09/22 09:09:50   1099s] ---------------------------------------------------------------------------------------------
[09/22 09:09:50   1099s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14186
[09/22 09:09:50   1099s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546590.344471
[09/22 09:09:50   1099s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14186).
[09/22 09:09:50   1099s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:4262.8M, EPOCH TIME: 1758546590.379343
[09/22 09:09:50   1099s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=4262.82M, totSessionCpu=0:18:19).
[09/22 09:09:50   1099s] Begin: Collecting metrics
[09/22 09:09:50   1099s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 | 0:00:08  |        4263 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:50   1099s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3280.0M, current mem=3234.4M)

[09/22 09:09:50   1099s] End: Collecting metrics
[09/22 09:09:50   1099s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[09/22 09:09:50   1099s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:09:50   1099s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:09:50   1099s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:09:50   1099s] ### Creating LA Mngr. totSessionCpu=0:18:19 mem=4262.8M
[09/22 09:09:50   1099s] ### Creating LA Mngr, finished. totSessionCpu=0:18:19 mem=4262.8M
[09/22 09:09:50   1099s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546590.578886
[09/22 09:09:50   1099s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:50   1099s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:50   1099s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546590.594999
[09/22 09:09:50   1099s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] [oiPhyDebug] optDemand 193916736000.00, spDemand 193916736000.00.
[09/22 09:09:50   1099s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14186
[09/22 09:09:50   1099s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:09:50   1099s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:19 mem=4262.8M
[09/22 09:09:50   1099s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546590.599453
[09/22 09:09:50   1099s] Processing tracks to init pin-track alignment.
[09/22 09:09:50   1099s] z: 2, totalTracks: 1
[09/22 09:09:50   1099s] z: 4, totalTracks: 1
[09/22 09:09:50   1099s] z: 6, totalTracks: 1
[09/22 09:09:50   1099s] z: 8, totalTracks: 1
[09/22 09:09:50   1099s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:50   1099s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546590.606451
[09/22 09:09:50   1099s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:50   1099s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:50   1099s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546590.622440
[09/22 09:09:50   1099s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546590.622500
[09/22 09:09:50   1099s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546590.622607
[09/22 09:09:50   1099s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4262.8MB).
[09/22 09:09:50   1099s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:4262.8M, EPOCH TIME: 1758546590.623704
[09/22 09:09:50   1099s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:50   1099s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14186
[09/22 09:09:50   1099s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:19 mem=4262.8M
[09/22 09:09:50   1099s] Begin: Area Reclaim Optimization
[09/22 09:09:50   1099s] *** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:19.4/14:56:27.1 (0.0), mem = 4262.8M
[09/22 09:09:50   1099s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.18
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] Active Setup views: worst_case 
[09/22 09:09:50   1099s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14186
[09/22 09:09:50   1099s] ### Creating RouteCongInterface, started
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:09:50   1099s] 
[09/22 09:09:50   1099s] #optDebug: {0, 1.000}
[09/22 09:09:50   1099s] ### Creating RouteCongInterface, finished
[09/22 09:09:50   1099s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:50   1099s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:09:50   1099s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:09:50   1099s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4262.8M, EPOCH TIME: 1758546590.769640
[09/22 09:09:50   1099s] Found 0 hard placement blockage before merging.
[09/22 09:09:50   1099s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546590.769803
[09/22 09:09:50   1099s] Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.11
[09/22 09:09:50   1099s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:50   1099s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:09:50   1099s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:50   1099s] |   76.11%|        -|   0.078|   0.000|   0:00:00.0| 4262.8M|
[09/22 09:09:51   1099s] |   76.11%|        0|   0.078|   0.000|   0:00:01.0| 4262.8M|
[09/22 09:09:51   1099s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:51   1099s] |   76.11%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
[09/22 09:09:52   1101s] |   76.11%|        1|   0.078|   0.000|   0:00:01.0| 4262.8M|
[09/22 09:09:53   1101s] |   76.09%|       21|   0.078|   0.000|   0:00:01.0| 4262.8M|
[09/22 09:09:53   1101s] |   76.09%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
[09/22 09:09:53   1101s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:09:53   1101s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[09/22 09:09:53   1101s] |   76.09%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
[09/22 09:09:53   1101s] +---------+---------+--------+--------+------------+--------+
[09/22 09:09:53   1101s] Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.09
[09/22 09:09:53   1101s] 
[09/22 09:09:53   1101s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 20 **
[09/22 09:09:53   1101s] --------------------------------------------------------------
[09/22 09:09:53   1101s] |                                   | Total     | Sequential |
[09/22 09:09:53   1101s] --------------------------------------------------------------
[09/22 09:09:53   1101s] | Num insts resized                 |      20  |       0    |
[09/22 09:09:53   1101s] | Num insts undone                  |       1  |       0    |
[09/22 09:09:53   1101s] | Num insts Downsized               |      20  |       0    |
[09/22 09:09:53   1101s] | Num insts Samesized               |       0  |       0    |
[09/22 09:09:53   1101s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:09:53   1101s] | Num multiple commits+uncommits    |       0  |       -    |
[09/22 09:09:53   1101s] --------------------------------------------------------------
[09/22 09:09:53   1101s] Bottom Preferred Layer:
[09/22 09:09:53   1101s]     None
[09/22 09:09:53   1101s] Via Pillar Rule:
[09/22 09:09:53   1101s]     None
[09/22 09:09:53   1101s] Finished writing unified metrics of routing constraints.
[09/22 09:09:53   1101s] 
[09/22 09:09:53   1101s] Number of times islegalLocAvaiable called = 25 skipped = 0, called in commitmove = 21, skipped in commitmove = 0
[09/22 09:09:53   1101s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
[09/22 09:09:53   1101s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546593.221211
[09/22 09:09:53   1101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14185).
[09/22 09:09:53   1101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4278.8M, EPOCH TIME: 1758546593.255456
[09/22 09:09:53   1102s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546593.257211
[09/22 09:09:53   1102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546593.257282
[09/22 09:09:53   1102s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4278.8M, EPOCH TIME: 1758546593.263022
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:53   1102s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:53   1102s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.016, MEM:4278.8M, EPOCH TIME: 1758546593.278890
[09/22 09:09:53   1102s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4278.8M, EPOCH TIME: 1758546593.278947
[09/22 09:09:53   1102s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546593.279035
[09/22 09:09:53   1102s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4278.8M, EPOCH TIME: 1758546593.280069
[09/22 09:09:53   1102s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546593.280207
[09/22 09:09:53   1102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.023, MEM:4278.8M, EPOCH TIME: 1758546593.280291
[09/22 09:09:53   1102s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.023, REAL:0.023, MEM:4278.8M, EPOCH TIME: 1758546593.280320
[09/22 09:09:53   1102s] TDRefine: refinePlace mode is spiral
[09/22 09:09:53   1102s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:53   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.11
[09/22 09:09:53   1102s] OPERPROF: Starting Refine-Place at level 1, MEM:4278.8M, EPOCH TIME: 1758546593.281023
[09/22 09:09:53   1102s] *** Starting refinePlace (0:18:22 mem=4278.8M) ***
[09/22 09:09:53   1102s] Total net bbox length = 3.643e+05 (1.539e+05 2.104e+05) (ext = 1.130e+04)
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:53   1102s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:53   1102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:53   1102s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546593.292808
[09/22 09:09:53   1102s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546593.293160
[09/22 09:09:53   1102s] Set min layer with default ( 2 )
[09/22 09:09:53   1102s] Set max layer with default ( 127 )
[09/22 09:09:53   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:53   1102s] Min route layer (adjusted) = 2
[09/22 09:09:53   1102s] Max route layer (adjusted) = 11
[09/22 09:09:53   1102s] Set min layer with default ( 2 )
[09/22 09:09:53   1102s] Set max layer with default ( 127 )
[09/22 09:09:53   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:53   1102s] Min route layer (adjusted) = 2
[09/22 09:09:53   1102s] Max route layer (adjusted) = 11
[09/22 09:09:53   1102s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546593.296666
[09/22 09:09:53   1102s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546593.297025
[09/22 09:09:53   1102s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4278.8M, EPOCH TIME: 1758546593.297063
[09/22 09:09:53   1102s] Starting refinePlace ...
[09/22 09:09:53   1102s] Set min layer with default ( 2 )
[09/22 09:09:53   1102s] Set max layer with default ( 127 )
[09/22 09:09:53   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:53   1102s] Min route layer (adjusted) = 2
[09/22 09:09:53   1102s] Max route layer (adjusted) = 11
[09/22 09:09:53   1102s] One DDP V2 for no tweak run.
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s]  === Spiral for Logical I: (movable: 14185) ===
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s]  Info: 0 filler has been deleted!
[09/22 09:09:53   1102s] Move report: legalization moves 356 insts, mean move: 1.98 um, max move: 17.00 um spiral
[09/22 09:09:53   1102s] 	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (183.80, 209.95) --> (200.80, 209.95)
[09/22 09:09:53   1102s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:09:53   1102s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:09:53   1102s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4262.8MB) @(0:18:22 - 0:18:22).
[09/22 09:09:53   1102s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:09:53   1102s] Move report: Detail placement moves 356 insts, mean move: 1.98 um, max move: 17.00 um 
[09/22 09:09:53   1102s] 	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (183.80, 209.95) --> (200.80, 209.95)
[09/22 09:09:53   1102s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:09:53   1102s] Statistics of distance of Instance movement in refine placement:
[09/22 09:09:53   1102s]   maximum (X+Y) =        17.00 um
[09/22 09:09:53   1102s]   inst (instanceL1/FE_OFC2546_level_8_sums_10__1) with max move: (183.8, 209.95) -> (200.8, 209.95)
[09/22 09:09:53   1102s]   mean    (X+Y) =         1.98 um
[09/22 09:09:53   1102s] Summary Report:
[09/22 09:09:53   1102s] Instances move: 356 (out of 14185 movable)
[09/22 09:09:53   1102s] Instances flipped: 0
[09/22 09:09:53   1102s] Mean displacement: 1.98 um
[09/22 09:09:53   1102s] Max displacement: 17.00 um (Instance: instanceL1/FE_OFC2546_level_8_sums_10__1) (183.8, 209.95) -> (200.8, 209.95)
[09/22 09:09:53   1102s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:09:53   1102s] 	Violation at original loc: Overlapping with other instance
[09/22 09:09:53   1102s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:09:53   1102s] Total instances moved : 356
[09/22 09:09:53   1102s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.258, REAL:0.258, MEM:4262.8M, EPOCH TIME: 1758546593.555110
[09/22 09:09:53   1102s] Total net bbox length = 3.647e+05 (1.541e+05 2.106e+05) (ext = 1.130e+04)
[09/22 09:09:53   1102s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:09:53   1102s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4262.8MB) @(0:18:22 - 0:18:22).
[09/22 09:09:53   1102s] *** Finished refinePlace (0:18:22 mem=4262.8M) ***
[09/22 09:09:53   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.11
[09/22 09:09:53   1102s] OPERPROF: Finished Refine-Place at level 1, CPU:0.280, REAL:0.279, MEM:4262.8M, EPOCH TIME: 1758546593.560466
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 17.00 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC2546_level_8_sums_10__1 cell BUFX2 loc (183.80, 209.95) -> (200.80, 209.95)
RPlace-Summary:     Average move dist: 1.98
RPlace-Summary:     Number of inst moved: 356
RPlace-Summary:     Number of movable inst: 14185
[09/22 09:09:53   1102s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:09:53   1102s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546593.628838
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14185).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:4262.8M, EPOCH TIME: 1758546593.659343
[09/22 09:09:53   1102s] *** maximum move = 17.00 um ***
[09/22 09:09:53   1102s] *** Finished re-routing un-routed nets (4262.8M) ***
[09/22 09:09:53   1102s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546593.681926
[09/22 09:09:53   1102s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546593.688057
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:53   1102s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:53   1102s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546593.704338
[09/22 09:09:53   1102s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546593.704391
[09/22 09:09:53   1102s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546593.704458
[09/22 09:09:53   1102s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4262.8M, EPOCH TIME: 1758546593.705489
[09/22 09:09:53   1102s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546593.705630
[09/22 09:09:53   1102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.024, MEM:4262.8M, EPOCH TIME: 1758546593.705714
[09/22 09:09:53   1102s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
[09/22 09:09:53   1102s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:09:53   1102s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14185
[09/22 09:09:53   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.18
[09/22 09:09:53   1102s] *** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:18:22.5/14:56:30.2 (0.0), mem = 4262.8M
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] =============================================================================================
[09/22 09:09:53   1102s]  Step TAT Report : AreaOpt #3 / clock_opt_design #1                             23.34-s088_1
[09/22 09:09:53   1102s] =============================================================================================
[09/22 09:09:53   1102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:09:53   1102s] ---------------------------------------------------------------------------------------------
[09/22 09:09:53   1102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:53   1102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:53   1102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:09:53   1102s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:09:53   1102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:53   1102s] [ OptimizationStep       ]      1   0:00:00.2  (   6.2 % )     0:00:02.4 /  0:00:02.4    1.0
[09/22 09:09:53   1102s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.5 % )     0:00:02.2 /  0:00:02.2    1.0
[09/22 09:09:53   1102s] [ OptGetWeight           ]    220   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:09:53   1102s] [ OptEval                ]    220   0:00:01.9  (  62.9 % )     0:00:01.9 /  0:00:02.0    1.0
[09/22 09:09:53   1102s] [ OptCommit              ]    220   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:53   1102s] [ PostCommitDelayUpdate  ]    221   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.1
[09/22 09:09:53   1102s] [ IncrDelayCalc          ]     52   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:09:53   1102s] [ RefinePlace            ]      1   0:00:00.5  (  16.7 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:09:53   1102s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:09:53   1102s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:09:53   1102s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:09:53   1102s] ---------------------------------------------------------------------------------------------
[09/22 09:09:53   1102s]  AreaOpt #3 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[09/22 09:09:53   1102s] ---------------------------------------------------------------------------------------------
[09/22 09:09:53   1102s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14185
[09/22 09:09:53   1102s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546593.750589
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:4262.8M, EPOCH TIME: 1758546593.781099
[09/22 09:09:53   1102s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4262.82M, totSessionCpu=0:18:23).
[09/22 09:09:53   1102s] Begin: Collecting metrics
[09/22 09:09:53   1102s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 | 0:00:03  |        4263 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:09:53   1102s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3236.2M, current mem=3236.2M)

[09/22 09:09:53   1102s] End: Collecting metrics
[09/22 09:09:53   1102s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:22.7/14:56:30.4 (0.0), mem = 4262.8M
[09/22 09:09:53   1102s] Starting local wire reclaim
[09/22 09:09:53   1102s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4262.8M, EPOCH TIME: 1758546593.957426
[09/22 09:09:53   1102s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546593.957477
[09/22 09:09:53   1102s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546593.957527
[09/22 09:09:53   1102s] Processing tracks to init pin-track alignment.
[09/22 09:09:53   1102s] z: 2, totalTracks: 1
[09/22 09:09:53   1102s] z: 4, totalTracks: 1
[09/22 09:09:53   1102s] z: 6, totalTracks: 1
[09/22 09:09:53   1102s] z: 8, totalTracks: 1
[09/22 09:09:53   1102s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:09:53   1102s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4262.8M, EPOCH TIME: 1758546593.963369
[09/22 09:09:53   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:53   1102s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:09:53   1102s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546593.978885
[09/22 09:09:53   1102s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4262.8M, EPOCH TIME: 1758546593.978947
[09/22 09:09:53   1102s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546593.979030
[09/22 09:09:53   1102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4262.8MB).
[09/22 09:09:53   1102s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.023, MEM:4262.8M, EPOCH TIME: 1758546593.980124
[09/22 09:09:53   1102s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.023, REAL:0.023, MEM:4262.8M, EPOCH TIME: 1758546593.980150
[09/22 09:09:53   1102s] TDRefine: refinePlace mode is spiral
[09/22 09:09:53   1102s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:09:53   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.12
[09/22 09:09:53   1102s] OPERPROF:   Starting Refine-Place at level 2, MEM:4262.8M, EPOCH TIME: 1758546593.980821
[09/22 09:09:53   1102s] *** Starting refinePlace (0:18:23 mem=4262.8M) ***
[09/22 09:09:53   1102s] Total net bbox length = 3.647e+05 (1.541e+05 2.106e+05) (ext = 1.130e+04)
[09/22 09:09:53   1102s] 
[09/22 09:09:53   1102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:09:53   1102s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:09:53   1102s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546593.995324
[09/22 09:09:53   1102s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:4262.8M, EPOCH TIME: 1758546593.995916
[09/22 09:09:53   1102s] Set min layer with default ( 2 )
[09/22 09:09:53   1102s] Set max layer with default ( 127 )
[09/22 09:09:53   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:53   1102s] Min route layer (adjusted) = 2
[09/22 09:09:53   1102s] Max route layer (adjusted) = 11
[09/22 09:09:53   1102s] Set min layer with default ( 2 )
[09/22 09:09:53   1102s] Set max layer with default ( 127 )
[09/22 09:09:53   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:53   1102s] Min route layer (adjusted) = 2
[09/22 09:09:53   1102s] Max route layer (adjusted) = 11
[09/22 09:09:54   1102s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546593.999987
[09/22 09:09:54   1102s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546594.000330
[09/22 09:09:54   1102s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4262.8M, EPOCH TIME: 1758546594.000369
[09/22 09:09:54   1102s] Starting refinePlace ...
[09/22 09:09:54   1102s] Set min layer with default ( 2 )
[09/22 09:09:54   1102s] Set max layer with default ( 127 )
[09/22 09:09:54   1102s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:09:54   1102s] Min route layer (adjusted) = 2
[09/22 09:09:54   1102s] Max route layer (adjusted) = 11
[09/22 09:09:54   1102s] One DDP V2 for no tweak run.
[09/22 09:09:54   1102s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4262.8M, EPOCH TIME: 1758546594.003894
[09/22 09:09:54   1102s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4262.8M, EPOCH TIME: 1758546594.021528
[09/22 09:09:54   1102s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4262.8M, EPOCH TIME: 1758546594.022146
[09/22 09:09:54   1102s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546594.022184
[09/22 09:09:54   1102s] MP Top (14185): mp=1.050. U=0.761.
[09/22 09:09:54   1102s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.003, MEM:4262.8M, EPOCH TIME: 1758546594.024968
[09/22 09:09:54   1102s] [Pin padding] pin density ratio 0.45
[09/22 09:09:54   1102s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4262.8M, EPOCH TIME: 1758546594.025591
[09/22 09:09:54   1102s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4262.8M, EPOCH TIME: 1758546594.025624
[09/22 09:09:54   1102s] OPERPROF:             Starting InitSKP at level 7, MEM:4262.8M, EPOCH TIME: 1758546594.025808
[09/22 09:09:54   1102s] no activity file in design. spp won't run.
[09/22 09:09:54   1102s] no activity file in design. spp won't run.
[09/22 09:09:54   1103s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[09/22 09:09:54   1103s] OPERPROF:             Finished InitSKP at level 7, CPU:0.468, REAL:0.470, MEM:4278.8M, EPOCH TIME: 1758546594.495371
[09/22 09:09:54   1103s] Timing cost in AAE based: 319.0185075803260588
[09/22 09:09:54   1103s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.588, REAL:0.591, MEM:4278.8M, EPOCH TIME: 1758546594.616281
[09/22 09:09:54   1103s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.589, REAL:0.592, MEM:4278.8M, EPOCH TIME: 1758546594.617261
[09/22 09:09:54   1103s] SKP cleared!
[09/22 09:09:54   1103s] AAE Timing clean up.
[09/22 09:09:54   1103s] Tweakage: fix icg 1, fix clk 0.
[09/22 09:09:54   1103s] Tweakage: density cost 1, scale 0.4.
[09/22 09:09:54   1103s] Tweakage: activity cost 0, scale 1.0.
[09/22 09:09:54   1103s] Tweakage: timing cost on, scale 1.0.
[09/22 09:09:54   1103s] Tweakage: congestion cost on, scale 1.0.
[09/22 09:09:54   1103s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4278.8M, EPOCH TIME: 1758546594.620444
[09/22 09:09:54   1103s] Cut to 1 partitions.
[09/22 09:09:54   1103s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4278.8M, EPOCH TIME: 1758546594.629310
[09/22 09:09:55   1104s] Tweakage swap 1789 pairs.
[09/22 09:09:56   1105s] Tweakage swap 316 pairs.
[09/22 09:09:57   1105s] Tweakage swap 186 pairs.
[09/22 09:09:57   1106s] Tweakage swap 25 pairs.
[09/22 09:09:58   1107s] Tweakage swap 114 pairs.
[09/22 09:09:59   1107s] Tweakage swap 4 pairs.
[09/22 09:09:59   1108s] Tweakage swap 12 pairs.
[09/22 09:10:00   1109s] Tweakage swap 0 pairs.
[09/22 09:10:01   1109s] Tweakage swap 15 pairs.
[09/22 09:10:01   1110s] Tweakage swap 0 pairs.
[09/22 09:10:02   1111s] Tweakage swap 0 pairs.
[09/22 09:10:03   1111s] Tweakage swap 0 pairs.
[09/22 09:10:04   1112s] Tweakage swap 866 pairs.
[09/22 09:10:04   1113s] Tweakage swap 170 pairs.
[09/22 09:10:05   1114s] Tweakage swap 80 pairs.
[09/22 09:10:06   1114s] Tweakage swap 3 pairs.
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:06   1115s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:06   1115s] High layer ICDP is OFF.
[09/22 09:10:06   1115s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:06   1115s] Starting Early Global Route supply map. mem = 4278.8M
[09/22 09:10:06   1115s] (I)      Initializing eGR engine (regular)
[09/22 09:10:06   1115s] Set min layer with default ( 2 )
[09/22 09:10:06   1115s] Set max layer with default ( 127 )
[09/22 09:10:06   1115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:06   1115s] Min route layer (adjusted) = 2
[09/22 09:10:06   1115s] Max route layer (adjusted) = 11
[09/22 09:10:06   1115s] (I)      clean place blk overflow:
[09/22 09:10:06   1115s] (I)      H : enabled 1.00 0
[09/22 09:10:06   1115s] (I)      V : enabled 1.00 0
[09/22 09:10:06   1115s] (I)      Initializing eGR engine (regular)
[09/22 09:10:06   1115s] Set min layer with default ( 2 )
[09/22 09:10:06   1115s] Set max layer with default ( 127 )
[09/22 09:10:06   1115s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:06   1115s] Min route layer (adjusted) = 2
[09/22 09:10:06   1115s] Max route layer (adjusted) = 11
[09/22 09:10:06   1115s] (I)      clean place blk overflow:
[09/22 09:10:06   1115s] (I)      H : enabled 1.00 0
[09/22 09:10:06   1115s] (I)      V : enabled 1.00 0
[09/22 09:10:06   1115s] (I)      Started Early Global Route kernel ( Curr Mem: 4.04 MB )
[09/22 09:10:06   1115s] (I)      Running eGR Regular flow
[09/22 09:10:06   1115s] (I)      # wire layers (front) : 12
[09/22 09:10:06   1115s] (I)      # wire layers (back)  : 0
[09/22 09:10:06   1115s] (I)      min wire layer : 1
[09/22 09:10:06   1115s] (I)      max wire layer : 11
[09/22 09:10:06   1115s] (I)      # cut layers (front) : 11
[09/22 09:10:06   1115s] (I)      # cut layers (back)  : 0
[09/22 09:10:06   1115s] (I)      min cut layer : 1
[09/22 09:10:06   1115s] (I)      max cut layer : 10
[09/22 09:10:06   1115s] (I)      ================================ Layers ================================
[09/22 09:10:06   1115s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:06   1115s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:10:06   1115s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:06   1115s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:10:06   1115s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:06   1115s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:06   1115s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:06   1115s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:06   1115s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:06   1115s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:06   1115s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:06   1115s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:06   1115s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:10:06   1115s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:10:06   1115s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:10:06   1115s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:06   1115s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:10:06   1115s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:10:06   1115s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:10:06   1115s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:10:06   1115s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:06   1115s] Finished Early Global Route supply map. mem = 4278.8M
[09/22 09:10:06   1115s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:06   1115s] icdp demand smooth ratio : 0.853147
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:06   1115s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:06   1115s] High layer ICDP is OFF.
[09/22 09:10:06   1115s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:06   1115s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:06   1115s] icdp demand smooth ratio : 0.853077
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:06   1115s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:06   1115s] High layer ICDP is OFF.
[09/22 09:10:06   1115s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:06   1115s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:06   1115s] icdp demand smooth ratio : 0.852965
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:06   1115s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:06   1115s] High layer ICDP is OFF.
[09/22 09:10:06   1115s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:06   1115s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:06   1115s] icdp demand smooth ratio : 0.852977
[09/22 09:10:06   1115s] Cleanup congestion map
[09/22 09:10:06   1115s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:07   1116s] Tweakage swap 340 pairs.
[09/22 09:10:08   1117s] Tweakage swap 70 pairs.
[09/22 09:10:09   1118s] Tweakage swap 33 pairs.
[09/22 09:10:09   1118s] Tweakage swap 3 pairs.
[09/22 09:10:09   1118s] Cleanup congestion map
[09/22 09:10:09   1118s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:09   1118s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:09   1118s] High layer ICDP is OFF.
[09/22 09:10:09   1118s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:09   1118s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:09   1118s] icdp demand smooth ratio : 0.852848
[09/22 09:10:09   1118s] Cleanup congestion map
[09/22 09:10:09   1118s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:10   1118s] Cleanup congestion map
[09/22 09:10:10   1118s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:10   1118s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:10   1118s] High layer ICDP is OFF.
[09/22 09:10:10   1118s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:10   1118s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:10   1118s] icdp demand smooth ratio : 0.852816
[09/22 09:10:10   1118s] Cleanup congestion map
[09/22 09:10:10   1118s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:10   1118s] Cleanup congestion map
[09/22 09:10:10   1118s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:10   1118s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:10   1118s] High layer ICDP is OFF.
[09/22 09:10:10   1118s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:10   1118s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:10   1118s] icdp demand smooth ratio : 0.852803
[09/22 09:10:10   1118s] Cleanup congestion map
[09/22 09:10:10   1118s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:10   1119s] Cleanup congestion map
[09/22 09:10:10   1119s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:10   1119s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:10   1119s] High layer ICDP is OFF.
[09/22 09:10:10   1119s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:10   1119s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:10   1119s] icdp demand smooth ratio : 0.852794
[09/22 09:10:10   1119s] Cleanup congestion map
[09/22 09:10:10   1119s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:11   1120s] Tweakage swap 62 pairs.
[09/22 09:10:12   1120s] Tweakage swap 13 pairs.
[09/22 09:10:12   1121s] Tweakage swap 4 pairs.
[09/22 09:10:13   1121s] Tweakage swap 0 pairs.
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:13   1122s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:13   1122s] High layer ICDP is OFF.
[09/22 09:10:13   1122s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:13   1122s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:13   1122s] icdp demand smooth ratio : 0.852805
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:13   1122s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:13   1122s] High layer ICDP is OFF.
[09/22 09:10:13   1122s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:13   1122s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:13   1122s] icdp demand smooth ratio : 0.852805
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:13   1122s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:13   1122s] High layer ICDP is OFF.
[09/22 09:10:13   1122s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:13   1122s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:13   1122s] icdp demand smooth ratio : 0.852802
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:10:13   1122s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:10:13   1122s] High layer ICDP is OFF.
[09/22 09:10:13   1122s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:10:13   1122s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:10:13   1122s] icdp demand smooth ratio : 0.852800
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:10:13   1122s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:19.183, REAL:19.210, MEM:4278.8M, EPOCH TIME: 1758546613.839258
[09/22 09:10:13   1122s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:19.194, REAL:19.221, MEM:4278.8M, EPOCH TIME: 1758546613.841650
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] Call icdpEval cleanup ...
[09/22 09:10:13   1122s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:19.816, REAL:19.845, MEM:4278.8M, EPOCH TIME: 1758546613.849193
[09/22 09:10:13   1122s] Move report: Congestion aware Tweak moves 5565 insts, mean move: 3.55 um, max move: 34.38 um 
[09/22 09:10:13   1122s] 	Max move on inst (instanceL1/FE_OFC3499_level_6_sums_16__3__4): (227.20, 45.79) --> (223.60, 76.57)
[09/22 09:10:13   1122s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:19.8, real=0:00:19.0, mem=4278.8mb) @(0:18:23 - 0:18:43).
[09/22 09:10:13   1122s] Cleanup congestion map
[09/22 09:10:13   1122s] 
[09/22 09:10:13   1122s]  === Spiral for Logical I: (movable: 14185) ===
[09/22 09:10:13   1122s] 
[09/22 09:10:13   1122s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:10:14   1122s] 
[09/22 09:10:14   1122s]  Info: 0 filler has been deleted!
[09/22 09:10:14   1122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:10:14   1122s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:10:14   1122s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:10:14   1122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4246.8MB) @(0:18:43 - 0:18:43).
[09/22 09:10:14   1122s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:10:14   1122s] Move report: Detail placement moves 5565 insts, mean move: 3.55 um, max move: 34.38 um 
[09/22 09:10:14   1122s] 	Max move on inst (instanceL1/FE_OFC3499_level_6_sums_16__3__4): (227.20, 45.79) --> (223.60, 76.57)
[09/22 09:10:14   1122s] 	Runtime: CPU: 0:00:20.1 REAL: 0:00:20.0 MEM: 4246.8MB
[09/22 09:10:14   1122s] Statistics of distance of Instance movement in refine placement:
[09/22 09:10:14   1122s]   maximum (X+Y) =        34.38 um
[09/22 09:10:14   1122s]   inst (instanceL1/FE_OFC3499_level_6_sums_16__3__4) with max move: (227.2, 45.79) -> (223.6, 76.57)
[09/22 09:10:14   1122s]   mean    (X+Y) =         3.55 um
[09/22 09:10:14   1122s] Summary Report:
[09/22 09:10:14   1122s] Instances move: 5565 (out of 14185 movable)
[09/22 09:10:14   1122s] Instances flipped: 0
[09/22 09:10:14   1122s] Mean displacement: 3.55 um
[09/22 09:10:14   1122s] Max displacement: 34.38 um (Instance: instanceL1/FE_OFC3499_level_6_sums_16__3__4) (227.2, 45.79) -> (223.6, 76.57)
[09/22 09:10:14   1122s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[09/22 09:10:14   1122s] 	Violation at original loc: Overlapping with other instance
[09/22 09:10:14   1122s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:10:14   1122s] Total instances moved : 5565
[09/22 09:10:14   1122s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:20.072, REAL:20.100, MEM:4246.8M, EPOCH TIME: 1758546614.100861
[09/22 09:10:14   1122s] Total net bbox length = 3.621e+05 (1.521e+05 2.101e+05) (ext = 1.130e+04)
[09/22 09:10:14   1122s] Runtime: CPU: 0:00:20.1 REAL: 0:00:21.0 MEM: 4246.8MB
[09/22 09:10:14   1122s] [CPU] RefinePlace/total (cpu=0:00:20.1, real=0:00:21.0, mem=4246.8MB) @(0:18:23 - 0:18:43).
[09/22 09:10:14   1122s] *** Finished refinePlace (0:18:43 mem=4246.8M) ***
[09/22 09:10:14   1122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.12
[09/22 09:10:14   1122s] OPERPROF:   Finished Refine-Place at level 2, CPU:20.097, REAL:20.126, MEM:4246.8M, EPOCH TIME: 1758546614.106585
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 34.38 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC3499_level_6_sums_16__3__4 cell INVX2 loc (227.20, 45.79) -> (223.60, 76.57)
RPlace-Summary:     Average move dist: 3.55
RPlace-Summary:     Number of inst moved: 5565
RPlace-Summary:     Number of movable inst: 14185
[09/22 09:10:14   1122s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:10:14   1122s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4246.8M, EPOCH TIME: 1758546614.107346
[09/22 09:10:14   1122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14185).
[09/22 09:10:14   1122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:14   1122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:14   1122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:14   1122s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.032, REAL:0.032, MEM:4246.8M, EPOCH TIME: 1758546614.139537
[09/22 09:10:14   1122s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:20.153, REAL:20.182, MEM:4246.8M, EPOCH TIME: 1758546614.139595
[09/22 09:10:14   1122s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:20.2/0:00:20.2 (1.0), totSession cpu/real = 0:18:42.9/14:56:50.6 (0.0), mem = 4246.8M
[09/22 09:10:14   1122s] 
[09/22 09:10:14   1122s] =============================================================================================
[09/22 09:10:14   1122s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.34-s088_1
[09/22 09:10:14   1122s] =============================================================================================
[09/22 09:10:14   1122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:10:14   1122s] ---------------------------------------------------------------------------------------------
[09/22 09:10:14   1122s] [ RefinePlace            ]      1   0:00:20.1  (  99.7 % )     0:00:20.1 /  0:00:20.1    1.0
[09/22 09:10:14   1122s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[09/22 09:10:14   1122s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:14   1122s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:10:14   1122s] ---------------------------------------------------------------------------------------------
[09/22 09:10:14   1122s]  LocalWireReclaim #1 TOTAL          0:00:20.2  ( 100.0 % )     0:00:20.2 /  0:00:20.2    1.0
[09/22 09:10:14   1122s] ---------------------------------------------------------------------------------------------
[09/22 09:10:14   1122s] Begin: Collecting metrics
[09/22 09:10:14   1122s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:21  |        4247 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:14   1123s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3300.1M, current mem=3263.9M)

[09/22 09:10:14   1123s] End: Collecting metrics
[09/22 09:10:14   1123s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:10:14   1123s] #################################################################################
[09/22 09:10:14   1123s] # Design Stage: PreRoute
[09/22 09:10:14   1123s] # Design Name: mytop
[09/22 09:10:14   1123s] # Design Mode: 90nm
[09/22 09:10:14   1123s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:10:14   1123s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:10:14   1123s] # Signoff Settings: SI Off 
[09/22 09:10:14   1123s] #################################################################################
[09/22 09:10:14   1123s] Calculate delays in BcWc mode...
[09/22 09:10:14   1123s] Topological Sorting (REAL = 0:00:00.0, MEM = 4228.8M, InitMEM = 4228.8M)
[09/22 09:10:14   1123s] Start delay calculation (fullDC) (1 T). (MEM=3270.39)
[09/22 09:10:14   1123s] End AAE Lib Interpolated Model. (MEM=3270.386719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:16   1125s] Total number of fetched objects 21134
[09/22 09:10:16   1125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:16   1125s] End delay calculation. (MEM=3278.33 CPU=0:00:01.8 REAL=0:00:01.0)
[09/22 09:10:16   1125s] End delay calculation (fullDC). (MEM=3278.33 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:10:16   1125s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:10:17   1125s] eGR doReRoute: optGuide
[09/22 09:10:17   1125s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546617.287073
[09/22 09:10:17   1125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:17   1125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:17   1125s] Cell mytop LLGs are deleted
[09/22 09:10:17   1125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:17   1125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:17   1125s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546617.287191
[09/22 09:10:17   1126s] {MMLU 0 0 21134}
[09/22 09:10:17   1126s] [oiLAM] Zs 11, 12
[09/22 09:10:17   1126s] ### Creating LA Mngr. totSessionCpu=0:18:46 mem=4244.8M
[09/22 09:10:17   1126s] ### Creating LA Mngr, finished. totSessionCpu=0:18:46 mem=4244.8M
[09/22 09:10:17   1126s] Running pre-eGR process
[09/22 09:10:17   1126s] Set min layer with default ( 2 )
[09/22 09:10:17   1126s] Set max layer with default ( 127 )
[09/22 09:10:17   1126s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:17   1126s] Min route layer (adjusted) = 2
[09/22 09:10:17   1126s] Max route layer (adjusted) = 11
[09/22 09:10:17   1126s] Set min layer with default ( 2 )
[09/22 09:10:17   1126s] Set max layer with default ( 127 )
[09/22 09:10:17   1126s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:17   1126s] Min route layer (adjusted) = 2
[09/22 09:10:17   1126s] Max route layer (adjusted) = 11
[09/22 09:10:17   1126s] (I)      Started Import and model ( Curr Mem: 3.97 MB )
[09/22 09:10:17   1126s] (I)      == Non-default Options ==
[09/22 09:10:17   1126s] (I)      Maximum routing layer                              : 11
[09/22 09:10:17   1126s] (I)      Top routing layer                                  : 11
[09/22 09:10:17   1126s] (I)      Number of threads                                  : 1
[09/22 09:10:17   1126s] (I)      Route tie net to shape                             : auto
[09/22 09:10:17   1126s] (I)      Method to set GCell size                           : row
[09/22 09:10:17   1126s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:10:17   1126s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:10:17   1126s] (I)      ============== Pin Summary ==============
[09/22 09:10:17   1126s] (I)      +-------+--------+---------+------------+
[09/22 09:10:17   1126s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:10:17   1126s] (I)      +-------+--------+---------+------------+
[09/22 09:10:17   1126s] (I)      |     1 |  55488 |  100.00 |        Pin |
[09/22 09:10:17   1126s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:10:17   1126s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:10:17   1126s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:10:17   1126s] (I)      +-------+--------+---------+------------+
[09/22 09:10:17   1126s] (I)      Custom ignore net properties:
[09/22 09:10:17   1126s] (I)      1 : NotLegal
[09/22 09:10:17   1126s] (I)      Default ignore net properties:
[09/22 09:10:17   1126s] (I)      1 : Special
[09/22 09:10:17   1126s] (I)      2 : Analog
[09/22 09:10:17   1126s] (I)      3 : Fixed
[09/22 09:10:17   1126s] (I)      4 : Skipped
[09/22 09:10:17   1126s] (I)      5 : MixedSignal
[09/22 09:10:17   1126s] (I)      Prerouted net properties:
[09/22 09:10:17   1126s] (I)      1 : NotLegal
[09/22 09:10:17   1126s] (I)      2 : Special
[09/22 09:10:17   1126s] (I)      3 : Analog
[09/22 09:10:17   1126s] (I)      4 : Fixed
[09/22 09:10:17   1126s] (I)      5 : Skipped
[09/22 09:10:17   1126s] (I)      6 : MixedSignal
[09/22 09:10:17   1126s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:10:17   1126s] (I)      Use row-based GCell size
[09/22 09:10:17   1126s] (I)      Use row-based GCell align
[09/22 09:10:17   1126s] (I)      layer 0 area = 80000
[09/22 09:10:17   1126s] (I)      layer 1 area = 80000
[09/22 09:10:17   1126s] (I)      layer 2 area = 80000
[09/22 09:10:17   1126s] (I)      layer 3 area = 80000
[09/22 09:10:17   1126s] (I)      layer 4 area = 80000
[09/22 09:10:17   1126s] (I)      layer 5 area = 80000
[09/22 09:10:17   1126s] (I)      layer 6 area = 80000
[09/22 09:10:17   1126s] (I)      layer 7 area = 80000
[09/22 09:10:17   1126s] (I)      layer 8 area = 80000
[09/22 09:10:17   1126s] (I)      layer 9 area = 400000
[09/22 09:10:17   1126s] (I)      layer 10 area = 400000
[09/22 09:10:17   1126s] (I)      GCell unit size   : 3420
[09/22 09:10:17   1126s] (I)      GCell multiplier  : 1
[09/22 09:10:17   1126s] (I)      GCell row height  : 3420
[09/22 09:10:17   1126s] (I)      Actual row height : 3420
[09/22 09:10:17   1126s] (I)      GCell align ref   : 6000 6080
[09/22 09:10:17   1126s] [NR-eGR] Track table information for default rule: 
[09/22 09:10:17   1126s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:10:17   1126s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:10:17   1126s] (I)      ================== Default via ===================
[09/22 09:10:17   1126s] (I)      +----+------------------+------------------------+
[09/22 09:10:17   1126s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:10:17   1126s] (I)      +----+------------------+------------------------+
[09/22 09:10:17   1126s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:10:17   1126s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:10:17   1126s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:10:17   1126s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:10:17   1126s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:10:17   1126s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:10:17   1126s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:10:17   1126s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:10:17   1126s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:10:17   1126s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:10:17   1126s] (I)      +----+------------------+------------------------+
[09/22 09:10:17   1126s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:10:17   1126s] [NR-eGR] Read 5566 PG shapes
[09/22 09:10:17   1126s] [NR-eGR] Read 0 clock shapes
[09/22 09:10:17   1126s] [NR-eGR] Read 0 other shapes
[09/22 09:10:17   1126s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:10:17   1126s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:10:17   1126s] [NR-eGR] #Instance Blockages : 0
[09/22 09:10:17   1126s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:10:17   1126s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:10:17   1126s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:10:17   1126s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:10:17   1126s] [NR-eGR] #Other Blockages    : 0
[09/22 09:10:17   1126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:10:17   1126s] [NR-eGR] #prerouted nets         : 1
[09/22 09:10:17   1126s] [NR-eGR] #prerouted special nets : 0
[09/22 09:10:17   1126s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:10:17   1126s] [NR-eGR] Read 21132 nets ( ignored 1 )
[09/22 09:10:17   1126s] (I)        Front-side 21132 ( ignored 1 )
[09/22 09:10:17   1126s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:10:17   1126s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:10:17   1126s] (I)      handle routing halo
[09/22 09:10:17   1126s] (I)      Reading macro buffers
[09/22 09:10:17   1126s] (I)      Number of macro buffers: 0
[09/22 09:10:17   1126s] (I)      early_global_route_priority property id does not exist.
[09/22 09:10:17   1126s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:10:17   1126s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:10:17   1126s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:10:17   1126s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:10:17   1126s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:10:17   1126s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:10:17   1126s] (I)      Number of ignored nets                =      1
[09/22 09:10:17   1126s] (I)      Number of connected nets              =      0
[09/22 09:10:17   1126s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:10:17   1126s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:10:17   1126s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:10:17   1126s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:10:17   1126s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:10:17   1126s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:10:17   1126s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:10:17   1126s] (I)      Ndr track 0 does not exist
[09/22 09:10:17   1126s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:10:17   1126s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:10:17   1126s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:10:17   1126s] (I)      Site width          :   400  (dbu)
[09/22 09:10:17   1126s] (I)      Row height          :  3420  (dbu)
[09/22 09:10:17   1126s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:10:17   1126s] (I)      GCell width         :  3420  (dbu)
[09/22 09:10:17   1126s] (I)      GCell height        :  3420  (dbu)
[09/22 09:10:17   1126s] (I)      Grid                :   151   150    11
[09/22 09:10:17   1126s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:10:17   1126s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:10:17   1126s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:10:17   1126s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:10:17   1126s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:10:17   1126s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:10:17   1126s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:10:17   1126s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:10:17   1126s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:10:17   1126s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:10:17   1126s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:10:17   1126s] (I)      --------------------------------------------------------
[09/22 09:10:17   1126s] 
[09/22 09:10:17   1126s] [NR-eGR] ============ Routing rule table ============
[09/22 09:10:17   1126s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21131
[09/22 09:10:17   1126s] [NR-eGR] ========================================
[09/22 09:10:17   1126s] [NR-eGR] 
[09/22 09:10:17   1126s] (I)      ==== NDR : (Default) ====
[09/22 09:10:17   1126s] (I)      +--------------+--------+
[09/22 09:10:17   1126s] (I)      |           ID |      0 |
[09/22 09:10:17   1126s] (I)      |      Default |    yes |
[09/22 09:10:17   1126s] (I)      |  Clk Special |     no |
[09/22 09:10:17   1126s] (I)      | Hard spacing |     no |
[09/22 09:10:17   1126s] (I)      |    NDR track | (none) |
[09/22 09:10:17   1126s] (I)      |      NDR via | (none) |
[09/22 09:10:17   1126s] (I)      |  Extra space |      0 |
[09/22 09:10:17   1126s] (I)      |      Shields |      0 |
[09/22 09:10:17   1126s] (I)      |   Demand (H) |      1 |
[09/22 09:10:17   1126s] (I)      |   Demand (V) |      1 |
[09/22 09:10:17   1126s] (I)      |        #Nets |  21131 |
[09/22 09:10:17   1126s] (I)      +--------------+--------+
[09/22 09:10:17   1126s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:17   1126s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:10:17   1126s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:17   1126s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:10:17   1126s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:17   1126s] (I)      =============== Blocked Tracks ===============
[09/22 09:10:17   1126s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:17   1126s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:10:17   1126s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:17   1126s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:10:17   1126s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:10:17   1126s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:10:17   1126s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:10:17   1126s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:10:17   1126s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:10:17   1126s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:10:17   1126s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:10:17   1126s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:10:17   1126s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:10:17   1126s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:10:17   1126s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:17   1126s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.98 MB )
[09/22 09:10:17   1126s] (I)      Reset routing kernel
[09/22 09:10:17   1126s] (I)      Started Global Routing ( Curr Mem: 3.98 MB )
[09/22 09:10:17   1126s] (I)      totalPins=55046  totalGlobalPin=52805 (95.93%)
[09/22 09:10:17   1126s] (I)      ================== Net Group Info ==================
[09/22 09:10:17   1126s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:17   1126s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:10:17   1126s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:17   1126s] (I)      |  1 |          21131 |    Metal2(2) | Metal11(11) |
[09/22 09:10:17   1126s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:17   1126s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:10:17   1126s] (I)      total 2D Demand : 4389 = (895 H, 3494 V)
[09/22 09:10:17   1126s] (I)      init route region map
[09/22 09:10:17   1126s] (I)      #blocked GCells = 0
[09/22 09:10:17   1126s] (I)      #regions = 1
[09/22 09:10:17   1126s] (I)      init safety region map
[09/22 09:10:17   1126s] (I)      #blocked GCells = 0
[09/22 09:10:17   1126s] (I)      #regions = 1
[09/22 09:10:17   1126s] [NR-eGR] Layer group 1: route 21131 net(s) in layer range [2, 11]
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1a Route ============
[09/22 09:10:17   1126s] (I)      Usage: 229344 = (98656 H, 130688 V) = (11.00% H, 15.61% V) = (1.687e+05um H, 2.235e+05um V)
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1b Route ============
[09/22 09:10:17   1126s] (I)      Usage: 229344 = (98656 H, 130688 V) = (11.00% H, 15.61% V) = (1.687e+05um H, 2.235e+05um V)
[09/22 09:10:17   1126s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.921782e+05um
[09/22 09:10:17   1126s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:10:17   1126s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1c Route ============
[09/22 09:10:17   1126s] (I)      Usage: 229344 = (98656 H, 130688 V) = (11.00% H, 15.61% V) = (1.687e+05um H, 2.235e+05um V)
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1d Route ============
[09/22 09:10:17   1126s] (I)      Usage: 229344 = (98656 H, 130688 V) = (11.00% H, 15.61% V) = (1.687e+05um H, 2.235e+05um V)
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1e Route ============
[09/22 09:10:17   1126s] (I)      Usage: 229344 = (98656 H, 130688 V) = (11.00% H, 15.61% V) = (1.687e+05um H, 2.235e+05um V)
[09/22 09:10:17   1126s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.921782e+05um
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] (I)      ============  Phase 1l Route ============
[09/22 09:10:17   1126s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:10:17   1126s] (I)      Layer  2:     192773     77175        11           0      192366    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  3:     202966     72772         3           0      202500    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  4:     192773     55685         0           0      192366    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  5:     202966     30099         0           0      202500    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  6:     192773     22778         0           0      192366    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  7:     202966      1641         0           0      202500    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  8:     192773       797         0           0      192366    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      Total:       1723706    260947        14           0     1737410    ( 0.00%) 
[09/22 09:10:17   1126s] (I)      
[09/22 09:10:17   1126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:10:17   1126s] [NR-eGR]                        OverCon            
[09/22 09:10:17   1126s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:10:17   1126s] [NR-eGR]        Layer               (1)    OverCon
[09/22 09:10:17   1126s] [NR-eGR] ----------------------------------------------
[09/22 09:10:17   1126s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:17   1126s] [NR-eGR] ----------------------------------------------
[09/22 09:10:17   1126s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[09/22 09:10:17   1126s] [NR-eGR] 
[09/22 09:10:17   1126s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.99 MB )
[09/22 09:10:17   1126s] (I)      Updating congestion map
[09/22 09:10:17   1126s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:10:17   1126s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:10:17   1126s] (I)      Running track assignment and export wires
[09/22 09:10:17   1126s] (I)      Delete wires for 21131 nets 
[09/22 09:10:17   1126s] (I)      ============= Track Assignment ============
[09/22 09:10:17   1126s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.99 MB )
[09/22 09:10:17   1126s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:10:17   1126s] (I)      Run Multi-thread track assignment
[09/22 09:10:17   1126s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.98 MB )
[09/22 09:10:17   1126s] (I)      Started Export ( Curr Mem: 3.98 MB )
[09/22 09:10:17   1126s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:10:17   1126s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/22 09:10:17   1126s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:10:17   1126s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:10:17   1126s] [NR-eGR] -------------------------------------
[09/22 09:10:17   1126s] [NR-eGR]  Metal1   (1H)             0   55528 
[09/22 09:10:17   1126s] [NR-eGR]  Metal2   (2V)        101585   73355 
[09/22 09:10:17   1126s] [NR-eGR]  Metal3   (3H)        119406   11546 
[09/22 09:10:17   1126s] [NR-eGR]  Metal4   (4V)         92373    4897 
[09/22 09:10:17   1126s] [NR-eGR]  Metal5   (5H)         50618    1802 
[09/22 09:10:17   1126s] [NR-eGR]  Metal6   (6V)         38881     165 
[09/22 09:10:17   1126s] [NR-eGR]  Metal7   (7H)          2785      41 
[09/22 09:10:17   1126s] [NR-eGR]  Metal8   (8V)          1361       0 
[09/22 09:10:17   1126s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:10:17   1126s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:10:17   1126s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:10:17   1126s] [NR-eGR] -------------------------------------
[09/22 09:10:17   1126s] [NR-eGR]           Total       407009  147334 
[09/22 09:10:17   1126s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:10:17   1126s] [NR-eGR] Total half perimeter of net bounding box: 362139um
[09/22 09:10:17   1126s] [NR-eGR] Total length: 407009um, number of vias: 147334
[09/22 09:10:17   1126s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:10:17   1126s] (I)      == Layer wire length by net rule ==
[09/22 09:10:17   1126s] (I)                        Default 
[09/22 09:10:17   1126s] (I)      --------------------------
[09/22 09:10:17   1126s] (I)       Metal1   (1H)        0um 
[09/22 09:10:17   1126s] (I)       Metal2   (2V)   101585um 
[09/22 09:10:17   1126s] (I)       Metal3   (3H)   119406um 
[09/22 09:10:17   1126s] (I)       Metal4   (4V)    92373um 
[09/22 09:10:17   1126s] (I)       Metal5   (5H)    50618um 
[09/22 09:10:17   1126s] (I)       Metal6   (6V)    38881um 
[09/22 09:10:17   1126s] (I)       Metal7   (7H)     2785um 
[09/22 09:10:17   1126s] (I)       Metal8   (8V)     1361um 
[09/22 09:10:17   1126s] (I)       Metal9   (9H)        0um 
[09/22 09:10:17   1126s] (I)       Metal10  (10V)       0um 
[09/22 09:10:17   1126s] (I)       Metal11  (11H)       0um 
[09/22 09:10:17   1126s] (I)      --------------------------
[09/22 09:10:17   1126s] (I)                Total  407009um 
[09/22 09:10:17   1126s] (I)      == Layer via count by net rule ==
[09/22 09:10:17   1126s] (I)                       Default 
[09/22 09:10:17   1126s] (I)      -------------------------
[09/22 09:10:17   1126s] (I)       Metal1   (1H)     55528 
[09/22 09:10:17   1126s] (I)       Metal2   (2V)     73355 
[09/22 09:10:17   1126s] (I)       Metal3   (3H)     11546 
[09/22 09:10:17   1126s] (I)       Metal4   (4V)      4897 
[09/22 09:10:17   1126s] (I)       Metal5   (5H)      1802 
[09/22 09:10:17   1126s] (I)       Metal6   (6V)       165 
[09/22 09:10:17   1126s] (I)       Metal7   (7H)        41 
[09/22 09:10:17   1126s] (I)       Metal8   (8V)         0 
[09/22 09:10:17   1126s] (I)       Metal9   (9H)         0 
[09/22 09:10:17   1126s] (I)       Metal10  (10V)        0 
[09/22 09:10:17   1126s] (I)       Metal11  (11H)        0 
[09/22 09:10:17   1126s] (I)      -------------------------
[09/22 09:10:17   1126s] (I)                Total   147334 
[09/22 09:10:17   1126s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3.95 MB )
[09/22 09:10:17   1126s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:10:17   1126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 3.95 MB )
[09/22 09:10:17   1126s] [NR-eGR] Finished Early Global Route ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 3.93 MB )
[09/22 09:10:17   1126s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:10:17   1126s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:10:17   1126s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:10:17   1126s] (I)       Early Global Route                             100.00%  50500.68 sec  50501.21 sec  0.53 sec  0.52 sec 
[09/22 09:10:17   1126s] (I)       +-Early Global Route kernel                     99.15%  50500.69 sec  50501.21 sec  0.52 sec  0.52 sec 
[09/22 09:10:17   1126s] (I)       | +-Import and model                            15.05%  50500.69 sec  50500.77 sec  0.08 sec  0.08 sec 
[09/22 09:10:17   1126s] (I)       | | +-Create place DB                            6.25%  50500.69 sec  50500.72 sec  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Import place data                        6.24%  50500.69 sec  50500.72 sec  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read instances and placement           1.38%  50500.69 sec  50500.69 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read nets                              4.76%  50500.69 sec  50500.72 sec  0.03 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)       | | +-Create route DB                            7.81%  50500.72 sec  50500.76 sec  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Import route data (1T)                   7.76%  50500.72 sec  50500.76 sec  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.72%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read routing blockages               0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read bump blockages                  0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read instance blockages              0.44%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read PG blockages                    0.15%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read clock blockages                 0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read other blockages                 0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read halo blockages                  0.01%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read blackboxes                        0.00%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read prerouted                         0.07%  50500.73 sec  50500.73 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Read nets                              0.67%  50500.73 sec  50500.74 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Set up via pillars                     0.55%  50500.74 sec  50500.74 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Initialize 3D grid graph               0.07%  50500.74 sec  50500.75 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Model blockage capacity                2.52%  50500.75 sec  50500.76 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | | | | +-Initialize 3D capacity               2.40%  50500.75 sec  50500.76 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | +-Read aux data                              0.00%  50500.76 sec  50500.76 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | +-Others data preparation                    0.00%  50500.76 sec  50500.76 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | +-Create route kernel                        0.69%  50500.76 sec  50500.77 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | +-Global Routing                              29.55%  50500.77 sec  50500.92 sec  0.16 sec  0.16 sec 
[09/22 09:10:17   1126s] (I)       | | +-Initialization                             0.88%  50500.77 sec  50500.77 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | +-Net group 1                               27.71%  50500.77 sec  50500.92 sec  0.15 sec  0.15 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Generate topology                        2.10%  50500.77 sec  50500.78 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1a                                 4.90%  50500.79 sec  50500.82 sec  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Pattern routing (1T)                   4.12%  50500.79 sec  50500.81 sec  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Add via demand to 2D                   0.72%  50500.81 sec  50500.82 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1b                                 1.46%  50500.82 sec  50500.82 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1c                                 0.00%  50500.82 sec  50500.82 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1d                                 0.00%  50500.82 sec  50500.82 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1e                                 0.03%  50500.82 sec  50500.82 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Route legalization                     0.00%  50500.82 sec  50500.82 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Phase 1l                                17.87%  50500.82 sec  50500.92 sec  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)       | | | | +-Layer assignment (1T)                 17.64%  50500.83 sec  50500.92 sec  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)       | +-Export cong map                              0.99%  50500.92 sec  50500.93 sec  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)       | | +-Export 2D cong map                         0.29%  50500.93 sec  50500.93 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | +-Extract Global 3D Wires                      0.78%  50500.93 sec  50500.93 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | +-Track Assignment (1T)                       17.75%  50500.93 sec  50501.03 sec  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)       | | +-Initialization                             0.25%  50500.93 sec  50500.93 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | | +-Track Assignment Kernel                   16.88%  50500.93 sec  50501.02 sec  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)       | | +-Free Memory                                0.00%  50501.03 sec  50501.03 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)       | +-Export                                      34.48%  50501.03 sec  50501.21 sec  0.18 sec  0.18 sec 
[09/22 09:10:17   1126s] (I)       | | +-Export DB wires                           11.49%  50501.03 sec  50501.09 sec  0.06 sec  0.06 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Export all nets                          8.12%  50501.03 sec  50501.07 sec  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)       | | | +-Set wire vias                            2.92%  50501.07 sec  50501.09 sec  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)       | | +-Report wirelength                          7.45%  50501.09 sec  50501.13 sec  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)       | | +-Update net boxes                           4.04%  50501.13 sec  50501.15 sec  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)       | | +-Update timing                             11.06%  50501.15 sec  50501.21 sec  0.06 sec  0.06 sec 
[09/22 09:10:17   1126s] (I)       | +-Postprocess design                           0.23%  50501.21 sec  50501.21 sec  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)      ====================== Summary by functions ======================
[09/22 09:10:17   1126s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:10:17   1126s] (I)      ------------------------------------------------------------------
[09/22 09:10:17   1126s] (I)        0  Early Global Route               100.00%  0.53 sec  0.52 sec 
[09/22 09:10:17   1126s] (I)        1  Early Global Route kernel         99.15%  0.52 sec  0.52 sec 
[09/22 09:10:17   1126s] (I)        2  Export                            34.48%  0.18 sec  0.18 sec 
[09/22 09:10:17   1126s] (I)        2  Global Routing                    29.55%  0.16 sec  0.16 sec 
[09/22 09:10:17   1126s] (I)        2  Track Assignment (1T)             17.75%  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)        2  Import and model                  15.05%  0.08 sec  0.08 sec 
[09/22 09:10:17   1126s] (I)        2  Export cong map                    0.99%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        2  Extract Global 3D Wires            0.78%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        2  Postprocess design                 0.23%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        3  Net group 1                       27.71%  0.15 sec  0.15 sec 
[09/22 09:10:17   1126s] (I)        3  Track Assignment Kernel           16.88%  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)        3  Export DB wires                   11.49%  0.06 sec  0.06 sec 
[09/22 09:10:17   1126s] (I)        3  Update timing                     11.06%  0.06 sec  0.06 sec 
[09/22 09:10:17   1126s] (I)        3  Create route DB                    7.81%  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)        3  Report wirelength                  7.45%  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)        3  Create place DB                    6.25%  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)        3  Update net boxes                   4.04%  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)        3  Initialization                     1.13%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        3  Create route kernel                0.69%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        3  Export 2D cong map                 0.29%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1l                          17.87%  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)        4  Export all nets                    8.12%  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)        4  Import route data (1T)             7.76%  0.04 sec  0.04 sec 
[09/22 09:10:17   1126s] (I)        4  Import place data                  6.24%  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1a                           4.90%  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)        4  Set wire vias                      2.92%  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)        4  Generate topology                  2.10%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1b                           1.46%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1e                           0.03%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Layer assignment (1T)             17.64%  0.09 sec  0.09 sec 
[09/22 09:10:17   1126s] (I)        5  Read nets                          5.44%  0.03 sec  0.03 sec 
[09/22 09:10:17   1126s] (I)        5  Pattern routing (1T)               4.12%  0.02 sec  0.02 sec 
[09/22 09:10:17   1126s] (I)        5  Model blockage capacity            2.52%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        5  Read instances and placement       1.38%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        5  Read blockages ( Layer 2-11 )      0.72%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Add via demand to 2D               0.72%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Set up via pillars                 0.55%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Initialize 3D capacity             2.40%  0.01 sec  0.01 sec 
[09/22 09:10:17   1126s] (I)        6  Read instance blockages            0.44%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read PG blockages                  0.15%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[09/22 09:10:17   1126s] Running post-eGR process
[09/22 09:10:17   1126s] Extraction called for design 'mytop' of instances=14185 and nets=22099 using extraction engine 'preRoute' .
[09/22 09:10:17   1126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:10:17   1126s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:10:17   1126s] PreRoute RC Extraction called for design mytop.
[09/22 09:10:17   1126s] RC Extraction called in multi-corner(1) mode.
[09/22 09:10:17   1126s] RCMode: PreRoute
[09/22 09:10:17   1126s]       RC Corner Indexes            0   
[09/22 09:10:17   1126s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:10:17   1126s] Resistance Scaling Factor    : 1.00000 
[09/22 09:10:17   1126s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:10:17   1126s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:10:17   1126s] Shrink Factor                : 0.90000
[09/22 09:10:17   1126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:10:17   1126s] Using capacitance table file ...
[09/22 09:10:17   1126s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:10:17   1126s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:10:17   1126s] eee: pegSigSF=1.070000
[09/22 09:10:17   1126s] Initializing multi-corner capacitance tables ... 
[09/22 09:10:17   1126s] Initializing multi-corner resistance tables ...
[09/22 09:10:17   1126s] Creating RPSQ from WeeR and WRes ...
[09/22 09:10:17   1126s] eee: Grid unit RC data computation started
[09/22 09:10:17   1126s] eee: Grid unit RC data computation completed
[09/22 09:10:17   1126s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:10:17   1126s] eee: l=2 avDens=0.287886 usedTrk=6055.105610 availTrk=21033.000000 sigTrk=6055.105610
[09/22 09:10:17   1126s] eee: l=3 avDens=0.327888 usedTrk=7259.445330 availTrk=22140.000000 sigTrk=7259.445330
[09/22 09:10:17   1126s] eee: l=4 avDens=0.272341 usedTrk=5425.444978 availTrk=19921.500000 sigTrk=5425.444978
[09/22 09:10:17   1126s] eee: l=5 avDens=0.146871 usedTrk=2960.922254 availTrk=20160.000000 sigTrk=2960.922254
[09/22 09:10:17   1126s] eee: l=6 avDens=0.129095 usedTrk=2273.756725 availTrk=17613.000000 sigTrk=2273.756725
[09/22 09:10:17   1126s] eee: l=7 avDens=0.019886 usedTrk=162.866083 availTrk=8190.000000 sigTrk=162.866083
[09/22 09:10:17   1126s] eee: l=8 avDens=0.016929 usedTrk=79.607602 availTrk=4702.500000 sigTrk=79.607602
[09/22 09:10:17   1126s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:10:17   1126s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:10:17   1126s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:10:17   1126s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:10:17   1126s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:10:17   1126s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315960 uaWl=1.000000 uaWlH=0.459200 aWlH=0.000000 lMod=0 pMax=0.861000 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:10:17   1126s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:10:17   1126s] eee: NetCapCache creation started. (Current Mem: 4235.301M) 
[09/22 09:10:17   1126s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4235.301M) 
[09/22 09:10:17   1126s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:10:17   1126s] eee: Metal Layers Info:
[09/22 09:10:17   1126s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:17   1126s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:10:17   1126s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:17   1126s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:10:17   1126s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:10:17   1126s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:10:17   1126s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:10:17   1126s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:10:17   1126s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:10:17   1126s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:17   1126s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:10:17   1126s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:10:17   1126s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:10:17   1126s] eee: +----------------------------------------------------+
[09/22 09:10:17   1126s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:10:17   1126s] eee: +----------------------------------------------------+
[09/22 09:10:17   1126s] eee: +----------------------------------------------------+
[09/22 09:10:17   1126s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:10:17   1126s] eee: +----------------------------------------------------+
[09/22 09:10:18   1126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 4235.301M)
[09/22 09:10:18   1126s] Compute RC Scale Done ...
[09/22 09:10:18   1126s] OPERPROF: Starting HotSpotCal at level 1, MEM:4235.3M, EPOCH TIME: 1758546618.197401
[09/22 09:10:18   1126s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:18   1126s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:10:18   1126s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:18   1126s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:10:18   1126s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:18   1126s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:10:18   1126s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:10:18   1126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4235.3M, EPOCH TIME: 1758546618.199069
[09/22 09:10:18   1126s] Begin: Collecting metrics
[09/22 09:10:18   1127s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 |            |              | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 |            |              | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 |            |              | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 |            |              | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:21  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:18   1127s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3263.9M, current mem=3221.4M)

[09/22 09:10:18   1127s] End: Collecting metrics
[09/22 09:10:18   1127s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[09/22 09:10:18   1127s] Begin: GigaOpt Route Type Constraints Refinement
[09/22 09:10:18   1127s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:47.0/14:56:54.8 (0.0), mem = 4235.3M
[09/22 09:10:18   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.19
[09/22 09:10:18   1127s] ### Creating RouteCongInterface, started
[09/22 09:10:18   1127s] 
[09/22 09:10:18   1127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:10:18   1127s] 
[09/22 09:10:18   1127s] #optDebug: {0, 1.000}
[09/22 09:10:18   1127s] ### Creating RouteCongInterface, finished
[09/22 09:10:18   1127s] Updated routing constraints on 0 nets.
[09/22 09:10:18   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.19
[09/22 09:10:18   1127s] Bottom Preferred Layer:
[09/22 09:10:18   1127s]     None
[09/22 09:10:18   1127s] Via Pillar Rule:
[09/22 09:10:18   1127s]     None
[09/22 09:10:18   1127s] Finished writing unified metrics of routing constraints.
[09/22 09:10:18   1127s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:18:47.1/14:56:54.9 (0.0), mem = 4235.3M
[09/22 09:10:18   1127s] 
[09/22 09:10:18   1127s] =============================================================================================
[09/22 09:10:18   1127s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.34-s088_1
[09/22 09:10:18   1127s] =============================================================================================
[09/22 09:10:18   1127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:10:18   1127s] ---------------------------------------------------------------------------------------------
[09/22 09:10:18   1127s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  93.3 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:10:18   1127s] [ MISC                   ]          0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:18   1127s] ---------------------------------------------------------------------------------------------
[09/22 09:10:18   1127s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:10:18   1127s] ---------------------------------------------------------------------------------------------
[09/22 09:10:18   1127s] End: GigaOpt Route Type Constraints Refinement
[09/22 09:10:18   1127s] Begin: Collecting metrics
[09/22 09:10:18   1127s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 |            |              | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 |            |              | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 |            |              | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 |            |              | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:21  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:18   1127s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3221.4M, current mem=3221.4M)

[09/22 09:10:18   1127s] End: Collecting metrics
[09/22 09:10:18   1127s] skip EGR on cluster skew clock nets.
[09/22 09:10:18   1127s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[09/22 09:10:18   1127s]                                            # bool, default=false, private
[09/22 09:10:18   1127s] Starting delay calculation for Setup views
[09/22 09:10:18   1127s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:10:18   1127s] #################################################################################
[09/22 09:10:18   1127s] # Design Stage: PreRoute
[09/22 09:10:18   1127s] # Design Name: mytop
[09/22 09:10:18   1127s] # Design Mode: 90nm
[09/22 09:10:18   1127s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:10:18   1127s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:10:18   1127s] # Signoff Settings: SI Off 
[09/22 09:10:18   1127s] #################################################################################
[09/22 09:10:18   1127s] Calculate delays in BcWc mode...
[09/22 09:10:19   1127s] Topological Sorting (REAL = 0:00:01.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:10:19   1127s] Start delay calculation (fullDC) (1 T). (MEM=3257.06)
[09/22 09:10:19   1127s] End AAE Lib Interpolated Model. (MEM=3257.058594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:21   1129s] Total number of fetched objects 21134
[09/22 09:10:21   1129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:21   1129s] End delay calculation. (MEM=3263.3 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:10:21   1129s] End delay calculation (fullDC). (MEM=3263.3 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:10:21   1129s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:10:21   1129s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:18:50 mem=4228.8M)
[09/22 09:10:21   1130s] Begin: GigaOpt postEco DRV Optimization
[09/22 09:10:21   1130s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[09/22 09:10:21   1130s] *** DrvOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:50.1/14:56:57.8 (0.0), mem = 4228.8M
[09/22 09:10:21   1130s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:10:21   1130s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:10:21   1130s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:10:21   1130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.20
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s] Active Setup views: worst_case 
[09/22 09:10:21   1130s] Cell mytop LLGs are deleted
[09/22 09:10:21   1130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4228.8M, EPOCH TIME: 1758546621.485832
[09/22 09:10:21   1130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4228.8M, EPOCH TIME: 1758546621.486837
[09/22 09:10:21   1130s] Max number of tech site patterns supported in site array is 256.
[09/22 09:10:21   1130s] Core basic site is CoreSite
[09/22 09:10:21   1130s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:10:21   1130s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:10:21   1130s] Fast DP-INIT is on for default
[09/22 09:10:21   1130s] Atter site array init, number of instance map data is 0.
[09/22 09:10:21   1130s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4228.8M, EPOCH TIME: 1758546621.501333
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:10:21   1130s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:10:21   1130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4228.8M, EPOCH TIME: 1758546621.503107
[09/22 09:10:21   1130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] [oiPhyDebug] optDemand 193871592000.00, spDemand 193871592000.00.
[09/22 09:10:21   1130s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14185
[09/22 09:10:21   1130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:10:21   1130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:50 mem=4228.8M
[09/22 09:10:21   1130s] OPERPROF: Starting DPlace-Init at level 1, MEM:4228.8M, EPOCH TIME: 1758546621.507214
[09/22 09:10:21   1130s] Processing tracks to init pin-track alignment.
[09/22 09:10:21   1130s] z: 2, totalTracks: 1
[09/22 09:10:21   1130s] z: 4, totalTracks: 1
[09/22 09:10:21   1130s] z: 6, totalTracks: 1
[09/22 09:10:21   1130s] z: 8, totalTracks: 1
[09/22 09:10:21   1130s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:10:21   1130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4228.8M, EPOCH TIME: 1758546621.511909
[09/22 09:10:21   1130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:10:21   1130s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:10:21   1130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4228.8M, EPOCH TIME: 1758546621.526733
[09/22 09:10:21   1130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4228.8M, EPOCH TIME: 1758546621.526782
[09/22 09:10:21   1130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4228.8M, EPOCH TIME: 1758546621.526866
[09/22 09:10:21   1130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4228.8MB).
[09/22 09:10:21   1130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4228.8M, EPOCH TIME: 1758546621.527957
[09/22 09:10:21   1130s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:10:21   1130s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14185
[09/22 09:10:21   1130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:50 mem=4228.8M
[09/22 09:10:21   1130s] ### Creating RouteCongInterface, started
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:10:21   1130s] 
[09/22 09:10:21   1130s] #optDebug: {0, 1.000}
[09/22 09:10:21   1130s] ### Creating RouteCongInterface, finished
[09/22 09:10:21   1130s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:10:21   1130s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:10:21   1130s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:10:21   1130s] AoF 633.6545um
[09/22 09:10:21   1130s] [GPS-DRV] Optimizer inputs ============================= 
[09/22 09:10:21   1130s] [GPS-DRV] drvFixingStage: Small Scale
[09/22 09:10:21   1130s] [GPS-DRV] costLowerBound: 0.1
[09/22 09:10:21   1130s] [GPS-DRV] setupTNSCost  : 1
[09/22 09:10:21   1130s] [GPS-DRV] maxIter       : 3
[09/22 09:10:21   1130s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/22 09:10:21   1130s] [GPS-DRV] Optimizer parameters ============================= 
[09/22 09:10:21   1130s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/22 09:10:21   1130s] [GPS-DRV] maxDensity (design): 0.95
[09/22 09:10:21   1130s] [GPS-DRV] maxLocalDensity: 0.98
[09/22 09:10:21   1130s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/22 09:10:21   1130s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/22 09:10:21   1130s] [GPS-DRV] isCPECostingOn: false
[09/22 09:10:21   1130s] [GPS-DRV] All active and enabled setup views
[09/22 09:10:21   1130s] [GPS-DRV]     worst_case
[09/22 09:10:21   1130s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:10:21   1130s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:10:21   1130s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/22 09:10:21   1130s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/22 09:10:21   1130s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/22 09:10:21   1130s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4244.8M, EPOCH TIME: 1758546621.891855
[09/22 09:10:21   1130s] Found 0 hard placement blockage before merging.
[09/22 09:10:21   1130s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546621.892020
[09/22 09:10:21   1130s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[09/22 09:10:21   1130s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/22 09:10:21   1130s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:10:21   1130s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/22 09:10:21   1130s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:10:21   1130s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/22 09:10:21   1130s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:10:22   1130s] Info: violation cost 41.286610 (cap = 0.000000, tran = 41.286610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:10:22   1130s] |   128|   529|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 76.09%|          |         |
[09/22 09:10:22   1131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:10:22   1131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|      65|       2|      66| 76.32%| 0:00:00.0|  4254.8M|
[09/22 09:10:22   1131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:10:22   1131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.32%| 0:00:00.0|  4254.8M|
[09/22 09:10:22   1131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:10:22   1131s] Bottom Preferred Layer:
[09/22 09:10:22   1131s]     None
[09/22 09:10:22   1131s] Via Pillar Rule:
[09/22 09:10:22   1131s]     None
[09/22 09:10:22   1131s] Finished writing unified metrics of routing constraints.
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=4254.8M) ***
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:10:22   1131s] Total-nets :: 21199, Stn-nets :: 2, ratio :: 0.00943441 %, Total-len 407018, Stn-len 169.95
[09/22 09:10:22   1131s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14252
[09/22 09:10:22   1131s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.8M, EPOCH TIME: 1758546622.615344
[09/22 09:10:22   1131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14252).
[09/22 09:10:22   1131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:22   1131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:22   1131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:22   1131s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:4254.8M, EPOCH TIME: 1758546622.643605
[09/22 09:10:22   1131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.20
[09/22 09:10:22   1131s] *** DrvOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:18:51.3/14:56:59.1 (0.0), mem = 4254.8M
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] =============================================================================================
[09/22 09:10:22   1131s]  Step TAT Report : DrvOpt #4 / clock_opt_design #1                              23.34-s088_1
[09/22 09:10:22   1131s] =============================================================================================
[09/22 09:10:22   1131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:10:22   1131s] ---------------------------------------------------------------------------------------------
[09/22 09:10:22   1131s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:10:22   1131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:22   1131s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:10:22   1131s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:10:22   1131s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:10:22   1131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:22   1131s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:10:22   1131s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:10:22   1131s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:22   1131s] [ OptEval                ]      2   0:00:00.3  (  22.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:10:22   1131s] [ OptCommit              ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:10:22   1131s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:10:22   1131s] [ IncrDelayCalc          ]     15   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:10:22   1131s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:10:22   1131s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:10:22   1131s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:10:22   1131s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:10:22   1131s] [ MISC                   ]          0:00:00.4  (  34.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:10:22   1131s] ---------------------------------------------------------------------------------------------
[09/22 09:10:22   1131s]  DrvOpt #4 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.2    1.0
[09/22 09:10:22   1131s] ---------------------------------------------------------------------------------------------
[09/22 09:10:22   1131s] Begin: Collecting metrics
[09/22 09:10:22   1131s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 |            |              | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 |            |              | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 |            |              | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 |            |              | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:21  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
| drv_eco_fixing          |     0.361 |    0.361 |         0 |        0 |       76.32 |            |              | 0:00:01  |        4255 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:22   1131s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3265.9M, current mem=3265.9M)

[09/22 09:10:22   1131s] End: Collecting metrics
[09/22 09:10:22   1131s] End: GigaOpt postEco DRV Optimization
[09/22 09:10:22   1131s] **INFO: Flow update: Design timing is met.
[09/22 09:10:22   1131s] Running refinePlace -preserveRouting true -hardFence false
[09/22 09:10:22   1131s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4254.8M, EPOCH TIME: 1758546622.801443
[09/22 09:10:22   1131s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4254.8M, EPOCH TIME: 1758546622.801493
[09/22 09:10:22   1131s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4254.8M, EPOCH TIME: 1758546622.801542
[09/22 09:10:22   1131s] Processing tracks to init pin-track alignment.
[09/22 09:10:22   1131s] z: 2, totalTracks: 1
[09/22 09:10:22   1131s] z: 4, totalTracks: 1
[09/22 09:10:22   1131s] z: 6, totalTracks: 1
[09/22 09:10:22   1131s] z: 8, totalTracks: 1
[09/22 09:10:22   1131s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:10:22   1131s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4254.8M, EPOCH TIME: 1758546622.807883
[09/22 09:10:22   1131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:22   1131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:10:22   1131s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:10:22   1131s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.016, REAL:0.016, MEM:4254.8M, EPOCH TIME: 1758546622.823508
[09/22 09:10:22   1131s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4254.8M, EPOCH TIME: 1758546622.823569
[09/22 09:10:22   1131s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546622.823650
[09/22 09:10:22   1131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8MB).
[09/22 09:10:22   1131s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.023, REAL:0.023, MEM:4254.8M, EPOCH TIME: 1758546622.824777
[09/22 09:10:22   1131s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.023, REAL:0.023, MEM:4254.8M, EPOCH TIME: 1758546622.824804
[09/22 09:10:22   1131s] TDRefine: refinePlace mode is spiral
[09/22 09:10:22   1131s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:10:22   1131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.13
[09/22 09:10:22   1131s] OPERPROF:   Starting Refine-Place at level 2, MEM:4254.8M, EPOCH TIME: 1758546622.825499
[09/22 09:10:22   1131s] *** Starting refinePlace (0:18:52 mem=4254.8M) ***
[09/22 09:10:22   1131s] Total net bbox length = 3.623e+05 (1.522e+05 2.101e+05) (ext = 1.130e+04)
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:10:22   1131s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:10:22   1131s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4254.8M, EPOCH TIME: 1758546622.838106
[09/22 09:10:22   1131s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546622.838463
[09/22 09:10:22   1131s] Set min layer with default ( 2 )
[09/22 09:10:22   1131s] Set max layer with default ( 127 )
[09/22 09:10:22   1131s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:22   1131s] Min route layer (adjusted) = 2
[09/22 09:10:22   1131s] Max route layer (adjusted) = 11
[09/22 09:10:22   1131s] Set min layer with default ( 2 )
[09/22 09:10:22   1131s] Set max layer with default ( 127 )
[09/22 09:10:22   1131s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:22   1131s] Min route layer (adjusted) = 2
[09/22 09:10:22   1131s] Max route layer (adjusted) = 11
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] Starting Small incrNP...
[09/22 09:10:22   1131s] User Input Parameters:
[09/22 09:10:22   1131s] - Congestion Driven    : Off
[09/22 09:10:22   1131s] - Timing Driven        : Off
[09/22 09:10:22   1131s] - Area-Violation Based : Off
[09/22 09:10:22   1131s] - Start Rollback Level : -5
[09/22 09:10:22   1131s] - Legalized            : On
[09/22 09:10:22   1131s] - Window Based         : Off
[09/22 09:10:22   1131s] - eDen incr mode       : Off
[09/22 09:10:22   1131s] - Small incr mode      : On
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] default core: bins with density > 0.750 = 69.33 % ( 156 / 225 )
[09/22 09:10:22   1131s] Density distribution unevenness ratio = 10.387%
[09/22 09:10:22   1131s] Density distribution unevenness ratio (U70) = 10.387%
[09/22 09:10:22   1131s] Density distribution unevenness ratio (U80) = 7.067%
[09/22 09:10:22   1131s] Density distribution unevenness ratio (U90) = 0.529%
[09/22 09:10:22   1131s] cost 0.948837, thresh 1.000000
[09/22 09:10:22   1131s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8M)
[09/22 09:10:22   1131s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:10:22   1131s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4254.8M, EPOCH TIME: 1758546622.845761
[09/22 09:10:22   1131s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4254.8M, EPOCH TIME: 1758546622.846098
[09/22 09:10:22   1131s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4254.8M, EPOCH TIME: 1758546622.846134
[09/22 09:10:22   1131s] Starting refinePlace ...
[09/22 09:10:22   1131s] Set min layer with default ( 2 )
[09/22 09:10:22   1131s] Set max layer with default ( 127 )
[09/22 09:10:22   1131s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:22   1131s] Min route layer (adjusted) = 2
[09/22 09:10:22   1131s] Max route layer (adjusted) = 11
[09/22 09:10:22   1131s] One DDP V2 for no tweak run.
[09/22 09:10:22   1131s] Set min layer with default ( 2 )
[09/22 09:10:22   1131s] Set max layer with default ( 127 )
[09/22 09:10:22   1131s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:22   1131s] Min route layer (adjusted) = 2
[09/22 09:10:22   1131s] Max route layer (adjusted) = 11
[09/22 09:10:22   1131s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:10:22   1131s] DDP markSite nrRow 147 nrJob 147
[09/22 09:10:22   1131s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[09/22 09:10:22   1131s] ** Cut row section cpu time 0:00:00.0.
[09/22 09:10:22   1131s]  ** Cut row section real time 0:00:00.0.
[09/22 09:10:22   1131s]    Spread Effort: high, pre-route mode, useDDP on.
[09/22 09:10:22   1131s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4254.8MB) @(0:18:52 - 0:18:52).
[09/22 09:10:22   1131s] Move report: preRPlace moves 64 insts, mean move: 0.28 um, max move: 1.40 um 
[09/22 09:10:22   1131s] 	Max move on inst (FE_OFC3717_instanceL2_n_11313): (37.60, 136.42) --> (36.20, 136.42)
[09/22 09:10:22   1131s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
[09/22 09:10:22   1131s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s]  === Spiral for Logical I: (movable: 14252) ===
[09/22 09:10:22   1131s] 
[09/22 09:10:22   1131s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:10:23   1131s] 
[09/22 09:10:23   1131s]  Info: 0 filler has been deleted!
[09/22 09:10:23   1131s] Move report: legalization moves 149 insts, mean move: 1.88 um, max move: 8.64 um spiral
[09/22 09:10:23   1131s] 	Max move on inst (instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1): (171.60, 213.37) --> (169.80, 206.53)
[09/22 09:10:23   1131s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:10:23   1131s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:01.0)
[09/22 09:10:23   1131s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4238.8MB) @(0:18:52 - 0:18:52).
[09/22 09:10:23   1131s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:10:23   1131s] Move report: Detail placement moves 213 insts, mean move: 1.40 um, max move: 8.64 um 
[09/22 09:10:23   1131s] 	Max move on inst (instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1): (171.60, 213.37) --> (169.80, 206.53)
[09/22 09:10:23   1131s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4238.8MB
[09/22 09:10:23   1131s] Statistics of distance of Instance movement in refine placement:
[09/22 09:10:23   1131s]   maximum (X+Y) =         8.64 um
[09/22 09:10:23   1131s]   inst (instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1) with max move: (171.6, 213.37) -> (169.8, 206.53)
[09/22 09:10:23   1131s]   mean    (X+Y) =         1.40 um
[09/22 09:10:23   1131s] Summary Report:
[09/22 09:10:23   1131s] Instances move: 213 (out of 14252 movable)
[09/22 09:10:23   1131s] Instances flipped: 0
[09/22 09:10:23   1131s] Mean displacement: 1.40 um
[09/22 09:10:23   1131s] Max displacement: 8.64 um (Instance: instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1) (171.6, 213.37) -> (169.8, 206.53)
[09/22 09:10:23   1131s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:10:23   1131s] 	Violation at original loc: Overlapping with other instance
[09/22 09:10:23   1131s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:10:23   1131s] Total instances moved : 213
[09/22 09:10:23   1131s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.374, REAL:0.373, MEM:4238.8M, EPOCH TIME: 1758546623.219616
[09/22 09:10:23   1131s] Total net bbox length = 3.625e+05 (1.523e+05 2.102e+05) (ext = 1.130e+04)
[09/22 09:10:23   1131s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4238.8MB
[09/22 09:10:23   1131s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=4238.8MB) @(0:18:52 - 0:18:52).
[09/22 09:10:23   1131s] *** Finished refinePlace (0:18:52 mem=4238.8M) ***
[09/22 09:10:23   1131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.13
[09/22 09:10:23   1131s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.400, REAL:0.400, MEM:4238.8M, EPOCH TIME: 1758546623.225072
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 8.64 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1 cell BUFX2 loc (171.60, 213.37) -> (169.80, 206.53)
RPlace-Summary:     Average move dist: 1.40
RPlace-Summary:     Number of inst moved: 213
RPlace-Summary:     Number of movable inst: 14252
[09/22 09:10:23   1131s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:10:23   1131s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4238.8M, EPOCH TIME: 1758546623.225833
[09/22 09:10:23   1131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14252).
[09/22 09:10:23   1131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:23   1131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:23   1131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:23   1131s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.033, REAL:0.033, MEM:4238.8M, EPOCH TIME: 1758546623.258573
[09/22 09:10:23   1131s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.457, REAL:0.457, MEM:4238.8M, EPOCH TIME: 1758546623.258642
[09/22 09:10:23   1131s] **INFO: Flow update: Design timing is met.
[09/22 09:10:23   1131s] **INFO: Flow update: Design timing is met.
[09/22 09:10:23   1131s] **INFO: Flow update: Design timing is met.
[09/22 09:10:23   1131s] #optDebug: fT-D <X 1 0 0 0>
[09/22 09:10:23   1131s] Register exp ratio and priority group on 0 nets on 21201 nets : 
[09/22 09:10:23   1131s] 
[09/22 09:10:23   1131s] Active setup views:
[09/22 09:10:23   1131s]  worst_case
[09/22 09:10:23   1131s]   Dominating endpoints: 0
[09/22 09:10:23   1131s]   Dominating TNS: -0.000
[09/22 09:10:23   1131s] 
[09/22 09:10:23   1132s] Extraction called for design 'mytop' of instances=14252 and nets=22166 using extraction engine 'preRoute' .
[09/22 09:10:23   1132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:10:23   1132s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:10:23   1132s] PreRoute RC Extraction called for design mytop.
[09/22 09:10:23   1132s] RC Extraction called in multi-corner(1) mode.
[09/22 09:10:23   1132s] RCMode: PreRoute
[09/22 09:10:23   1132s]       RC Corner Indexes            0   
[09/22 09:10:23   1132s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:10:23   1132s] Resistance Scaling Factor    : 1.00000 
[09/22 09:10:23   1132s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:10:23   1132s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:10:23   1132s] Shrink Factor                : 0.90000
[09/22 09:10:23   1132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:10:23   1132s] Using capacitance table file ...
[09/22 09:10:23   1132s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[09/22 09:10:23   1132s] Grid density data update skipped
[09/22 09:10:23   1132s] eee: pegSigSF=1.070000
[09/22 09:10:23   1132s] Initializing multi-corner capacitance tables ... 
[09/22 09:10:23   1132s] Initializing multi-corner resistance tables ...
[09/22 09:10:23   1132s] Creating RPSQ from WeeR and WRes ...
[09/22 09:10:23   1132s] eee: Grid unit RC data computation started
[09/22 09:10:23   1132s] eee: Grid unit RC data computation completed
[09/22 09:10:23   1132s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:10:23   1132s] eee: l=2 avDens=0.287886 usedTrk=6055.105610 availTrk=21033.000000 sigTrk=6055.105610
[09/22 09:10:23   1132s] eee: l=3 avDens=0.327888 usedTrk=7259.445330 availTrk=22140.000000 sigTrk=7259.445330
[09/22 09:10:23   1132s] eee: l=4 avDens=0.272341 usedTrk=5425.444978 availTrk=19921.500000 sigTrk=5425.444978
[09/22 09:10:23   1132s] eee: l=5 avDens=0.146871 usedTrk=2960.922254 availTrk=20160.000000 sigTrk=2960.922254
[09/22 09:10:23   1132s] eee: l=6 avDens=0.129095 usedTrk=2273.756725 availTrk=17613.000000 sigTrk=2273.756725
[09/22 09:10:23   1132s] eee: l=7 avDens=0.019886 usedTrk=162.866083 availTrk=8190.000000 sigTrk=162.866083
[09/22 09:10:23   1132s] eee: l=8 avDens=0.016929 usedTrk=79.607602 availTrk=4702.500000 sigTrk=79.607602
[09/22 09:10:23   1132s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:10:23   1132s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:10:23   1132s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:10:23   1132s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:10:23   1132s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:10:23   1132s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315960 uaWl=0.000000 uaWlH=0.459200 aWlH=0.000000 lMod=0 pMax=0.861000 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:10:23   1132s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:10:23   1132s] eee: NetCapCache creation started. (Current Mem: 4237.301M) 
[09/22 09:10:23   1132s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4237.301M) 
[09/22 09:10:23   1132s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:10:23   1132s] eee: Metal Layers Info:
[09/22 09:10:23   1132s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:23   1132s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:10:23   1132s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:23   1132s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:10:23   1132s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:10:23   1132s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:10:23   1132s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:10:23   1132s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:10:23   1132s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:10:23   1132s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:10:23   1132s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:10:23   1132s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:10:23   1132s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:10:23   1132s] eee: +----------------------------------------------------+
[09/22 09:10:23   1132s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:10:23   1132s] eee: +----------------------------------------------------+
[09/22 09:10:23   1132s] eee: +----------------------------------------------------+
[09/22 09:10:23   1132s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:10:23   1132s] eee: +----------------------------------------------------+
[09/22 09:10:23   1132s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4237.301M)
[09/22 09:10:23   1132s] Starting delay calculation for Setup views
[09/22 09:10:23   1132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:10:23   1132s] #################################################################################
[09/22 09:10:23   1132s] # Design Stage: PreRoute
[09/22 09:10:23   1132s] # Design Name: mytop
[09/22 09:10:23   1132s] # Design Mode: 90nm
[09/22 09:10:23   1132s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:10:23   1132s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:10:23   1132s] # Signoff Settings: SI Off 
[09/22 09:10:23   1132s] #################################################################################
[09/22 09:10:24   1132s] Calculate delays in BcWc mode...
[09/22 09:10:24   1132s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:10:24   1132s] Start delay calculation (fullDC) (1 T). (MEM=3260.82)
[09/22 09:10:24   1133s] End AAE Lib Interpolated Model. (MEM=3260.824219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:26   1134s] Total number of fetched objects 21201
[09/22 09:10:26   1135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:26   1135s] End delay calculation. (MEM=3269 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:10:26   1135s] End delay calculation (fullDC). (MEM=3269 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:10:26   1135s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:10:26   1135s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:18:55 mem=4228.8M)
[09/22 09:10:26   1135s] OPTC: user 20.0
[09/22 09:10:26   1135s] (I)      Running eGR regular flow
[09/22 09:10:26   1135s] Running assign ptn pin
[09/22 09:10:26   1135s] Running config msv constraints
[09/22 09:10:26   1135s] Running pre-eGR process
[09/22 09:10:26   1135s] (I)      Started Early Global Route ( Curr Mem: 3.95 MB )
[09/22 09:10:26   1135s] (I)      Initializing eGR engine (regular)
[09/22 09:10:26   1135s] Set min layer with default ( 2 )
[09/22 09:10:26   1135s] Set max layer with default ( 127 )
[09/22 09:10:26   1135s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:26   1135s] Min route layer (adjusted) = 2
[09/22 09:10:26   1135s] Max route layer (adjusted) = 11
[09/22 09:10:26   1135s] (I)      clean place blk overflow:
[09/22 09:10:26   1135s] (I)      H : enabled 1.00 0
[09/22 09:10:26   1135s] (I)      V : enabled 1.00 0
[09/22 09:10:26   1135s] (I)      Initializing eGR engine (regular)
[09/22 09:10:26   1135s] Set min layer with default ( 2 )
[09/22 09:10:26   1135s] Set max layer with default ( 127 )
[09/22 09:10:26   1135s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:10:26   1135s] Min route layer (adjusted) = 2
[09/22 09:10:26   1135s] Max route layer (adjusted) = 11
[09/22 09:10:26   1135s] (I)      clean place blk overflow:
[09/22 09:10:26   1135s] (I)      H : enabled 1.00 0
[09/22 09:10:26   1135s] (I)      V : enabled 1.00 0
[09/22 09:10:26   1135s] (I)      Started Early Global Route kernel ( Curr Mem: 3.95 MB )
[09/22 09:10:26   1135s] (I)      Running eGR Regular flow
[09/22 09:10:26   1135s] (I)      # wire layers (front) : 12
[09/22 09:10:26   1135s] (I)      # wire layers (back)  : 0
[09/22 09:10:26   1135s] (I)      min wire layer : 1
[09/22 09:10:26   1135s] (I)      max wire layer : 11
[09/22 09:10:26   1135s] (I)      # cut layers (front) : 11
[09/22 09:10:26   1135s] (I)      # cut layers (back)  : 0
[09/22 09:10:26   1135s] (I)      min cut layer : 1
[09/22 09:10:26   1135s] (I)      max cut layer : 10
[09/22 09:10:26   1135s] (I)      ================================ Layers ================================
[09/22 09:10:26   1135s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:26   1135s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:10:26   1135s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:26   1135s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:10:26   1135s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:26   1135s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:26   1135s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:26   1135s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:26   1135s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:26   1135s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:26   1135s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:10:26   1135s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:10:26   1135s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:10:26   1135s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:10:26   1135s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:10:26   1135s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:26   1135s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:10:26   1135s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:10:26   1135s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:10:26   1135s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:10:26   1135s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:10:26   1135s] (I)      Started Import and model ( Curr Mem: 3.95 MB )
[09/22 09:10:26   1135s] (I)      == Non-default Options ==
[09/22 09:10:26   1135s] (I)      Build term to term wires                           : false
[09/22 09:10:26   1135s] (I)      Maximum routing layer                              : 11
[09/22 09:10:26   1135s] (I)      Top routing layer                                  : 11
[09/22 09:10:26   1135s] (I)      Number of threads                                  : 1
[09/22 09:10:26   1135s] (I)      Route tie net to shape                             : auto
[09/22 09:10:26   1135s] (I)      Method to set GCell size                           : row
[09/22 09:10:26   1135s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:10:26   1135s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:10:26   1135s] (I)      ============== Pin Summary ==============
[09/22 09:10:26   1135s] (I)      +-------+--------+---------+------------+
[09/22 09:10:26   1135s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:10:26   1135s] (I)      +-------+--------+---------+------------+
[09/22 09:10:26   1135s] (I)      |     1 |  55622 |  100.00 |        Pin |
[09/22 09:10:26   1135s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:10:26   1135s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:10:26   1135s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:10:26   1135s] (I)      +-------+--------+---------+------------+
[09/22 09:10:26   1135s] (I)      Custom ignore net properties:
[09/22 09:10:26   1135s] (I)      1 : NotLegal
[09/22 09:10:26   1135s] (I)      Default ignore net properties:
[09/22 09:10:26   1135s] (I)      1 : Special
[09/22 09:10:26   1135s] (I)      2 : Analog
[09/22 09:10:26   1135s] (I)      3 : Fixed
[09/22 09:10:26   1135s] (I)      4 : Skipped
[09/22 09:10:26   1135s] (I)      5 : MixedSignal
[09/22 09:10:26   1135s] (I)      Prerouted net properties:
[09/22 09:10:26   1135s] (I)      1 : NotLegal
[09/22 09:10:26   1135s] (I)      2 : Special
[09/22 09:10:26   1135s] (I)      3 : Analog
[09/22 09:10:26   1135s] (I)      4 : Fixed
[09/22 09:10:26   1135s] (I)      5 : Skipped
[09/22 09:10:26   1135s] (I)      6 : MixedSignal
[09/22 09:10:26   1135s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:10:26   1135s] (I)      Use row-based GCell size
[09/22 09:10:26   1135s] (I)      Use row-based GCell align
[09/22 09:10:26   1135s] (I)      layer 0 area = 80000
[09/22 09:10:26   1135s] (I)      layer 1 area = 80000
[09/22 09:10:26   1135s] (I)      layer 2 area = 80000
[09/22 09:10:26   1135s] (I)      layer 3 area = 80000
[09/22 09:10:26   1135s] (I)      layer 4 area = 80000
[09/22 09:10:26   1135s] (I)      layer 5 area = 80000
[09/22 09:10:26   1135s] (I)      layer 6 area = 80000
[09/22 09:10:26   1135s] (I)      layer 7 area = 80000
[09/22 09:10:26   1135s] (I)      layer 8 area = 80000
[09/22 09:10:26   1135s] (I)      layer 9 area = 400000
[09/22 09:10:26   1135s] (I)      layer 10 area = 400000
[09/22 09:10:26   1135s] (I)      GCell unit size   : 3420
[09/22 09:10:26   1135s] (I)      GCell multiplier  : 1
[09/22 09:10:26   1135s] (I)      GCell row height  : 3420
[09/22 09:10:26   1135s] (I)      Actual row height : 3420
[09/22 09:10:26   1135s] (I)      GCell align ref   : 6000 6080
[09/22 09:10:26   1135s] [NR-eGR] Track table information for default rule: 
[09/22 09:10:26   1135s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:10:26   1135s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:10:26   1135s] (I)      ================== Default via ===================
[09/22 09:10:26   1135s] (I)      +----+------------------+------------------------+
[09/22 09:10:26   1135s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:10:26   1135s] (I)      +----+------------------+------------------------+
[09/22 09:10:26   1135s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:10:26   1135s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:10:26   1135s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:10:26   1135s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:10:26   1135s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:10:26   1135s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:10:26   1135s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:10:26   1135s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:10:26   1135s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:10:26   1135s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:10:26   1135s] (I)      +----+------------------+------------------------+
[09/22 09:10:26   1135s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:10:26   1135s] [NR-eGR] Read 5566 PG shapes
[09/22 09:10:26   1135s] [NR-eGR] Read 0 clock shapes
[09/22 09:10:26   1135s] [NR-eGR] Read 0 other shapes
[09/22 09:10:26   1135s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:10:26   1135s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:10:26   1135s] [NR-eGR] #Instance Blockages : 0
[09/22 09:10:26   1135s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:10:26   1135s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:10:26   1135s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:10:26   1135s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:10:26   1135s] [NR-eGR] #Other Blockages    : 0
[09/22 09:10:26   1135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:10:26   1135s] [NR-eGR] #prerouted nets         : 1
[09/22 09:10:26   1135s] [NR-eGR] #prerouted special nets : 0
[09/22 09:10:26   1135s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:10:26   1135s] [NR-eGR] Read 21199 nets ( ignored 1 )
[09/22 09:10:26   1135s] (I)        Front-side 21199 ( ignored 1 )
[09/22 09:10:26   1135s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:10:26   1135s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:10:26   1135s] (I)      handle routing halo
[09/22 09:10:26   1135s] (I)      Reading macro buffers
[09/22 09:10:26   1135s] (I)      Number of macro buffers: 0
[09/22 09:10:26   1135s] (I)      early_global_route_priority property id does not exist.
[09/22 09:10:26   1135s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:10:26   1135s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:10:26   1135s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:10:26   1135s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:10:26   1135s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:10:26   1135s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:10:26   1135s] (I)      Number of ignored nets                =      1
[09/22 09:10:26   1135s] (I)      Number of connected nets              =      0
[09/22 09:10:26   1135s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:10:26   1135s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:10:26   1135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:10:26   1135s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:10:26   1135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:10:26   1135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:10:26   1135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:10:26   1135s] (I)      Ndr track 0 does not exist
[09/22 09:10:26   1135s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:10:26   1135s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:10:26   1135s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:10:26   1135s] (I)      Site width          :   400  (dbu)
[09/22 09:10:26   1135s] (I)      Row height          :  3420  (dbu)
[09/22 09:10:26   1135s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:10:26   1135s] (I)      GCell width         :  3420  (dbu)
[09/22 09:10:26   1135s] (I)      GCell height        :  3420  (dbu)
[09/22 09:10:26   1135s] (I)      Grid                :   151   150    11
[09/22 09:10:26   1135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:10:26   1135s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:10:26   1135s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:10:26   1135s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:10:26   1135s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:10:26   1135s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:10:26   1135s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:10:26   1135s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:10:26   1135s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:10:26   1135s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:10:26   1135s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:10:26   1135s] (I)      --------------------------------------------------------
[09/22 09:10:26   1135s] 
[09/22 09:10:26   1135s] [NR-eGR] ============ Routing rule table ============
[09/22 09:10:26   1135s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21198
[09/22 09:10:26   1135s] [NR-eGR] ========================================
[09/22 09:10:26   1135s] [NR-eGR] 
[09/22 09:10:26   1135s] (I)      ==== NDR : (Default) ====
[09/22 09:10:26   1135s] (I)      +--------------+--------+
[09/22 09:10:26   1135s] (I)      |           ID |      0 |
[09/22 09:10:26   1135s] (I)      |      Default |    yes |
[09/22 09:10:26   1135s] (I)      |  Clk Special |     no |
[09/22 09:10:26   1135s] (I)      | Hard spacing |     no |
[09/22 09:10:26   1135s] (I)      |    NDR track | (none) |
[09/22 09:10:26   1135s] (I)      |      NDR via | (none) |
[09/22 09:10:26   1135s] (I)      |  Extra space |      0 |
[09/22 09:10:26   1135s] (I)      |      Shields |      0 |
[09/22 09:10:26   1135s] (I)      |   Demand (H) |      1 |
[09/22 09:10:26   1135s] (I)      |   Demand (V) |      1 |
[09/22 09:10:26   1135s] (I)      |        #Nets |  21198 |
[09/22 09:10:26   1135s] (I)      +--------------+--------+
[09/22 09:10:26   1135s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:26   1135s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:10:26   1135s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:26   1135s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:10:26   1135s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:10:26   1135s] (I)      =============== Blocked Tracks ===============
[09/22 09:10:26   1135s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:26   1135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:10:26   1135s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:26   1135s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:10:26   1135s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:10:26   1135s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:10:26   1135s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:10:26   1135s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:10:26   1135s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:10:26   1135s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:10:26   1135s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:10:26   1135s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:10:26   1135s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:10:26   1135s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:10:26   1135s] (I)      +-------+---------+----------+---------------+
[09/22 09:10:26   1135s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.96 MB )
[09/22 09:10:26   1135s] (I)      Reset routing kernel
[09/22 09:10:26   1135s] (I)      Started Global Routing ( Curr Mem: 3.96 MB )
[09/22 09:10:26   1135s] (I)      totalPins=55180  totalGlobalPin=52934 (95.93%)
[09/22 09:10:26   1135s] (I)      ================== Net Group Info ==================
[09/22 09:10:26   1135s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:26   1135s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:10:26   1135s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:26   1135s] (I)      |  1 |          21198 |    Metal2(2) | Metal11(11) |
[09/22 09:10:26   1135s] (I)      +----+----------------+--------------+-------------+
[09/22 09:10:26   1135s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:10:26   1135s] (I)      total 2D Demand : 4393 = (895 H, 3498 V)
[09/22 09:10:26   1135s] (I)      init route region map
[09/22 09:10:26   1135s] (I)      #blocked GCells = 0
[09/22 09:10:26   1135s] (I)      #regions = 1
[09/22 09:10:26   1135s] (I)      init safety region map
[09/22 09:10:26   1135s] (I)      #blocked GCells = 0
[09/22 09:10:26   1135s] (I)      #regions = 1
[09/22 09:10:26   1135s] [NR-eGR] Layer group 1: route 21198 net(s) in layer range [2, 11]
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1a Route ============
[09/22 09:10:26   1135s] (I)      Usage: 229517 = (98731 H, 130786 V) = (11.00% H, 15.62% V) = (1.688e+05um H, 2.236e+05um V)
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1b Route ============
[09/22 09:10:26   1135s] (I)      Usage: 229517 = (98731 H, 130786 V) = (11.00% H, 15.62% V) = (1.688e+05um H, 2.236e+05um V)
[09/22 09:10:26   1135s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.924741e+05um
[09/22 09:10:26   1135s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:10:26   1135s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1c Route ============
[09/22 09:10:26   1135s] (I)      Usage: 229517 = (98731 H, 130786 V) = (11.00% H, 15.62% V) = (1.688e+05um H, 2.236e+05um V)
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1d Route ============
[09/22 09:10:26   1135s] (I)      Usage: 229517 = (98731 H, 130786 V) = (11.00% H, 15.62% V) = (1.688e+05um H, 2.236e+05um V)
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1e Route ============
[09/22 09:10:26   1135s] (I)      Usage: 229517 = (98731 H, 130786 V) = (11.00% H, 15.62% V) = (1.688e+05um H, 2.236e+05um V)
[09/22 09:10:26   1135s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.924741e+05um
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] (I)      ============  Phase 1l Route ============
[09/22 09:10:26   1135s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:10:26   1135s] (I)      Layer  2:     192773     77456        13           0      192366    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  3:     202966     72635         2           0      202500    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  4:     192773     55125         0           0      192366    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  5:     202966     30312         0           0      202500    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  6:     192773     23366         0           0      192366    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  7:     202966      1654         0           0      202500    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  8:     192773       637         0           0      192366    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      Total:       1723706    261185        15           0     1737410    ( 0.00%) 
[09/22 09:10:26   1135s] (I)      
[09/22 09:10:26   1135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:10:26   1135s] [NR-eGR]                        OverCon            
[09/22 09:10:26   1135s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:10:26   1135s] [NR-eGR]        Layer               (1)    OverCon
[09/22 09:10:26   1135s] [NR-eGR] ----------------------------------------------
[09/22 09:10:26   1135s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal2 ( 2)        13( 0.06%)   ( 0.06%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:10:26   1135s] [NR-eGR] ----------------------------------------------
[09/22 09:10:26   1135s] [NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[09/22 09:10:26   1135s] [NR-eGR] 
[09/22 09:10:26   1135s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.97 MB )
[09/22 09:10:26   1135s] (I)      Updating congestion map
[09/22 09:10:26   1135s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:10:26   1135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:10:26   1135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.97 MB )
[09/22 09:10:26   1135s] [NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.95 MB )
[09/22 09:10:26   1135s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:10:26   1135s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:10:26   1135s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:10:26   1135s] (I)       Early Global Route                             100.00%  50509.95 sec  50510.21 sec  0.26 sec  0.26 sec 
[09/22 09:10:26   1135s] (I)       +-Early Global Route kernel                     98.57%  50509.95 sec  50510.20 sec  0.26 sec  0.25 sec 
[09/22 09:10:26   1135s] (I)       | +-Import and model                            35.25%  50509.95 sec  50510.05 sec  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)       | | +-Create place DB                           12.75%  50509.95 sec  50509.99 sec  0.03 sec  0.03 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Import place data                       12.72%  50509.95 sec  50509.99 sec  0.03 sec  0.03 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read instances and placement           2.91%  50509.95 sec  50509.96 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read nets                              9.62%  50509.96 sec  50509.99 sec  0.02 sec  0.02 sec 
[09/22 09:10:26   1135s] (I)       | | +-Create route DB                           20.43%  50509.99 sec  50510.04 sec  0.05 sec  0.05 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Import route data (1T)                  20.33%  50509.99 sec  50510.04 sec  0.05 sec  0.05 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.47%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read routing blockages               0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read bump blockages                  0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read instance blockages              0.92%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read PG blockages                    0.31%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read clock blockages                 0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read other blockages                 0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read halo blockages                  0.03%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read blackboxes                        0.00%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read prerouted                         0.12%  50510.01 sec  50510.01 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Read nets                              1.58%  50510.01 sec  50510.02 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Set up via pillars                     1.10%  50510.02 sec  50510.02 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Initialize 3D grid graph               0.19%  50510.02 sec  50510.02 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Model blockage capacity                5.11%  50510.02 sec  50510.04 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | | | | +-Initialize 3D capacity               4.88%  50510.02 sec  50510.04 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | +-Read aux data                              0.00%  50510.04 sec  50510.04 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | +-Others data preparation                    0.00%  50510.04 sec  50510.04 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | +-Create route kernel                        1.40%  50510.04 sec  50510.04 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | +-Global Routing                              59.15%  50510.05 sec  50510.20 sec  0.15 sec  0.15 sec 
[09/22 09:10:26   1135s] (I)       | | +-Initialization                             1.78%  50510.05 sec  50510.05 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | +-Net group 1                               55.40%  50510.05 sec  50510.19 sec  0.14 sec  0.14 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Generate topology                        4.23%  50510.05 sec  50510.06 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1a                                 9.48%  50510.07 sec  50510.09 sec  0.02 sec  0.02 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Pattern routing (1T)                   7.98%  50510.07 sec  50510.09 sec  0.02 sec  0.02 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Add via demand to 2D                   1.37%  50510.09 sec  50510.09 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1b                                 2.90%  50510.09 sec  50510.10 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1c                                 0.00%  50510.10 sec  50510.10 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1d                                 0.00%  50510.10 sec  50510.10 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1e                                 0.06%  50510.10 sec  50510.10 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Route legalization                     0.00%  50510.10 sec  50510.10 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)       | | | +-Phase 1l                                36.01%  50510.10 sec  50510.19 sec  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)       | | | | +-Layer assignment (1T)                 35.55%  50510.10 sec  50510.19 sec  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)       | +-Export cong map                              2.06%  50510.20 sec  50510.20 sec  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)       | | +-Export 2D cong map                         0.60%  50510.20 sec  50510.20 sec  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)      ====================== Summary by functions ======================
[09/22 09:10:26   1135s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:10:26   1135s] (I)      ------------------------------------------------------------------
[09/22 09:10:26   1135s] (I)        0  Early Global Route               100.00%  0.26 sec  0.26 sec 
[09/22 09:10:26   1135s] (I)        1  Early Global Route kernel         98.57%  0.26 sec  0.25 sec 
[09/22 09:10:26   1135s] (I)        2  Global Routing                    59.15%  0.15 sec  0.15 sec 
[09/22 09:10:26   1135s] (I)        2  Import and model                  35.25%  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)        2  Export cong map                    2.06%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        3  Net group 1                       55.40%  0.14 sec  0.14 sec 
[09/22 09:10:26   1135s] (I)        3  Create route DB                   20.43%  0.05 sec  0.05 sec 
[09/22 09:10:26   1135s] (I)        3  Create place DB                   12.75%  0.03 sec  0.03 sec 
[09/22 09:10:26   1135s] (I)        3  Initialization                     1.78%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        3  Create route kernel                1.40%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        3  Export 2D cong map                 0.60%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1l                          36.01%  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)        4  Import route data (1T)            20.33%  0.05 sec  0.05 sec 
[09/22 09:10:26   1135s] (I)        4  Import place data                 12.72%  0.03 sec  0.03 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1a                           9.48%  0.02 sec  0.02 sec 
[09/22 09:10:26   1135s] (I)        4  Generate topology                  4.23%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1b                           2.90%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Layer assignment (1T)             35.55%  0.09 sec  0.09 sec 
[09/22 09:10:26   1135s] (I)        5  Read nets                         11.20%  0.03 sec  0.03 sec 
[09/22 09:10:26   1135s] (I)        5  Pattern routing (1T)               7.98%  0.02 sec  0.02 sec 
[09/22 09:10:26   1135s] (I)        5  Model blockage capacity            5.11%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        5  Read instances and placement       2.91%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        5  Read blockages ( Layer 2-11 )      1.47%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Add via demand to 2D               1.37%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Set up via pillars                 1.10%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Initialize 3D grid graph           0.19%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Read prerouted                     0.12%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Initialize 3D capacity             4.88%  0.01 sec  0.01 sec 
[09/22 09:10:26   1135s] (I)        6  Read instance blockages            0.92%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] (I)        7  Allocate memory for PG via list    0.11%  0.00 sec  0.00 sec 
[09/22 09:10:26   1135s] Running post-eGR process
[09/22 09:10:26   1135s] OPERPROF: Starting HotSpotCal at level 1, MEM:4228.8M, EPOCH TIME: 1758546626.845309
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:10:26   1135s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:10:26   1135s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4244.8M, EPOCH TIME: 1758546626.847154
[09/22 09:10:26   1135s] [hotspot] Hotspot report including placement blocked areas
[09/22 09:10:26   1135s] OPERPROF: Starting HotSpotCal at level 1, MEM:4244.8M, EPOCH TIME: 1758546626.847361
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:10:26   1135s] [hotspot] +------------+---------------+---------------+
[09/22 09:10:26   1135s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:10:26   1135s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:10:26   1135s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4244.8M, EPOCH TIME: 1758546626.848737
[09/22 09:10:26   1135s] Reported timing to dir ./timingReports
[09/22 09:10:26   1135s] **optDesign ... cpu = 0:01:02, real = 0:01:11, mem = 3254.9M, totSessionCpu=0:18:55 **
[09/22 09:10:26   1135s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546626.855623
[09/22 09:10:26   1135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:26   1135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:26   1135s] 
[09/22 09:10:26   1135s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:10:26   1135s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:10:26   1135s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758546626.871138
[09/22 09:10:26   1135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:26   1135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:27   1136s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:10:27   1136s] Begin: Collecting metrics
[09/22 09:10:27   1136s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:10:27   1136s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:10:28      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.8M
[09/22 09:10:28      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3265.9M, current mem=2564.4M)
[09/22 09:10:28      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2574.9M, current mem=2569.7M)
[09/22 09:10:28      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.8M
[09/22 09:10:28      0s] 
[09/22 09:10:28      0s] =============================================================================================
[09/22 09:10:28      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.34-s088_1
[09/22 09:10:28      0s] =============================================================================================
[09/22 09:10:28      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:10:28      0s] ---------------------------------------------------------------------------------------------
[09/22 09:10:28      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:10:28      0s] ---------------------------------------------------------------------------------------------
[09/22 09:10:28      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:10:28      0s] ---------------------------------------------------------------------------------------------

[09/22 09:10:28   1136s]  
_______________________________________________________________________
[09/22 09:10:28   1136s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:28   1136s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/22 09:10:28   1136s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:10:28   1136s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[09/22 09:10:28   1136s] | initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 |            |              | 0:00:04  |        4245 |   37 |   0 |
[09/22 09:10:28   1136s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4245 |      |     |
[09/22 09:10:28   1136s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
[09/22 09:10:28   1136s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
[09/22 09:10:28   1136s] | drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 |            |              | 0:00:02  |        4255 |    0 |   0 |
[09/22 09:10:28   1136s] | global_opt              |           |    0.342 |           |        0 |       76.65 |            |              | 0:00:01  |        4255 |      |     |
[09/22 09:10:28   1136s] | area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:04  |        4255 |      |     |
[09/22 09:10:28   1136s] | drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:01  |        4255 |    0 |   0 |
[09/22 09:10:28   1136s] | area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 |            |              | 0:00:08  |        4263 |      |     |
[09/22 09:10:28   1136s] | area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 |            |              | 0:00:03  |        4263 |      |     |
[09/22 09:10:28   1136s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:21  |        4247 |      |     |
[09/22 09:10:28   1136s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
[09/22 09:10:28   1136s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
[09/22 09:10:28   1136s] | drv_eco_fixing          |     0.361 |    0.361 |         0 |        0 |       76.32 |            |              | 0:00:01  |        4255 |    0 |   0 |
[09/22 09:10:28   1136s] | final_summary           |     0.363 |    0.363 |           |        0 |       76.32 |       0.00 |         0.00 | 0:00:02  |        4245 |    0 |   0 |
[09/22 09:10:28   1136s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:10:28   1136s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3265.9M, current mem=3256.6M)

[09/22 09:10:28   1136s] End: Collecting metrics
[09/22 09:10:28   1136s] **optDesign ... cpu = 0:01:03, real = 0:01:13, mem = 3256.6M, totSessionCpu=0:18:56 **
[09/22 09:10:28   1136s] 
[09/22 09:10:28   1136s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:10:28   1136s] Deleting Lib Analyzer.
[09/22 09:10:28   1136s] 
[09/22 09:10:28   1136s] TimeStamp Deleting Cell Server End ...
[09/22 09:10:28   1136s] *** Finished optDesign ***
[09/22 09:10:28   1136s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:10:28   1136s] UM:*                                                                   final
[09/22 09:10:28   1136s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:10:28   1136s] UM:*                                                                   opt_design_postcts
[09/22 09:10:32   1136s] Info: final physical memory for 2 CRR processes is 852.01MB.
[09/22 09:10:33   1136s] Info: Summary of CRR changes:
[09/22 09:10:33   1136s]       - Timing transform commits:       0
[09/22 09:10:33   1136s] 
[09/22 09:10:33   1136s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:13 real=  0:01:37)
[09/22 09:10:33   1136s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[09/22 09:10:33   1136s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.1 real=0:00:07.1)
[09/22 09:10:33   1136s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[09/22 09:10:33   1136s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:10:33   1136s] Info: Destroy the CCOpt slew target map.
[09/22 09:10:34   1136s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/22 09:10:34   1136s] clean pInstBBox. size 0
[09/22 09:10:34   1136s] Set place::cacheFPlanSiteMark to 0
[09/22 09:10:34   1136s] Cell mytop LLGs are deleted
[09/22 09:10:34   1136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:10:34   1136s] (clock_opt_design): dumping clock statistics to metric
[09/22 09:10:34   1136s] Updating ideal nets and annotations...
[09/22 09:10:34   1136s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[09/22 09:10:34   1136s] Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/22 09:10:34   1136s] No differences between SDC and CTS ideal net status found.
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early...
[09/22 09:10:34   1136s] End AAE Lib Interpolated Model. (MEM=3257.304688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for max_delay_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early...
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for min_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late...
[09/22 09:10:34   1136s] Clock tree timing engine global stage delay update for min_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/22 09:10:34   1136s] Clock DAG hash : e9082fb4ba54339c e660a83a9ef2053d
[09/22 09:10:34   1136s] CTS services accumulated run-time stats :
[09/22 09:10:34   1136s]   delay calculator: calls=4846, total_wall_time=0.061s, mean_wall_time=0.013ms
[09/22 09:10:34   1136s]   steiner router: calls=4833, total_wall_time=0.026s, mean_wall_time=0.005ms
[09/22 09:10:34   1136s] UM: Running design category ...
[09/22 09:10:34   1136s] Cell mytop LLGs are deleted
[09/22 09:10:34   1136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546634.120743
[09/22 09:10:34   1136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4244.8M, EPOCH TIME: 1758546634.121778
[09/22 09:10:34   1136s] Max number of tech site patterns supported in site array is 256.
[09/22 09:10:34   1136s] Core basic site is CoreSite
[09/22 09:10:34   1136s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:10:34   1136s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:10:34   1136s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:10:34   1136s] SiteArray: use 942,080 bytes
[09/22 09:10:34   1136s] SiteArray: current memory after site array memory allocation 4244.8M
[09/22 09:10:34   1136s] SiteArray: FP blocked sites are writable
[09/22 09:10:34   1136s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4244.8M, EPOCH TIME: 1758546634.137429
[09/22 09:10:34   1136s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:10:34   1136s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546634.137590
[09/22 09:10:34   1136s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:10:34   1136s] Atter site array init, number of instance map data is 0.
[09/22 09:10:34   1136s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.016, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758546634.138035
[09/22 09:10:34   1136s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:4244.8M, EPOCH TIME: 1758546634.138645
[09/22 09:10:34   1136s] Cell mytop LLGs are deleted
[09/22 09:10:34   1136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] # Resetting pin-track-align track data.
[09/22 09:10:34   1136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:10:34   1137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:10:34   1137s] UM:         900.62          50116          0.000 ns          0.363 ns  clock_opt_design
[09/22 09:10:34   1137s] 
[09/22 09:10:34   1137s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:10:34   1137s] Severity  ID               Count  Summary                                  
[09/22 09:10:34   1137s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[09/22 09:10:34   1137s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/22 09:10:34   1137s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[09/22 09:10:34   1137s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[09/22 09:10:34   1137s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[09/22 09:10:34   1137s] *** Message Summary: 10 warning(s), 0 error(s)
[09/22 09:10:34   1137s] 
[09/22 09:10:34   1137s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:39.5/0:01:54.8 (0.9), totSession cpu/real = 0:18:57.3/14:57:11.0 (0.0), mem = 4244.8M
[09/22 09:10:34   1137s] 
[09/22 09:10:34   1137s] =============================================================================================
[09/22 09:10:34   1137s]  Final TAT Report : clock_opt_design #1                                         23.34-s088_1
[09/22 09:10:34   1137s] =============================================================================================
[09/22 09:10:34   1137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:10:34   1137s] ---------------------------------------------------------------------------------------------
[09/22 09:10:34   1137s] [ InitOpt                ]      1   0:00:10.6  (   9.2 % )     0:00:14.0 /  0:00:04.9    0.4
[09/22 09:10:34   1137s] [ GlobalOpt              ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:10:34   1137s] [ DrvOpt                 ]      4   0:00:04.9  (   4.2 % )     0:00:06.0 /  0:00:06.0    1.0
[09/22 09:10:34   1137s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:10:34   1137s] [ AreaOpt                ]      3   0:00:14.4  (  12.6 % )     0:00:15.0 /  0:00:15.0    1.0
[09/22 09:10:34   1137s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:34   1137s] [ ViewPruning            ]     10   0:00:00.3  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:10:34   1137s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:04.6 /  0:00:04.2    0.9
[09/22 09:10:34   1137s] [ MetricReport           ]     15   0:00:02.5  (   2.1 % )     0:00:02.5 /  0:00:02.2    0.9
[09/22 09:10:34   1137s] [ DrvReport              ]      3   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.6    0.6
[09/22 09:10:34   1137s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:10:34   1137s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.1 % )     0:00:20.2 /  0:00:20.2    1.0
[09/22 09:10:34   1137s] [ SlackTraversorInit     ]      6   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:10:34   1137s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:34   1137s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:34   1137s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[09/22 09:10:34   1137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:10:34   1137s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.1
[09/22 09:10:34   1137s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:10:34   1137s] [ IncrReplace            ]      1   0:00:18.2  (  15.8 % )     0:00:21.7 /  0:00:21.6    1.0
[09/22 09:10:34   1137s] [ RefinePlace            ]     10   0:00:24.9  (  21.7 % )     0:00:24.9 /  0:00:24.9    1.0
[09/22 09:10:34   1137s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:10:34   1137s] [ CTS                    ]      1   0:00:07.6  (   6.6 % )     0:00:33.3 /  0:00:33.2    1.0
[09/22 09:10:34   1137s] [ EarlyGlobalRoute       ]      7   0:00:02.4  (   2.1 % )     0:00:02.4 /  0:00:02.4    1.0
[09/22 09:10:34   1137s] [ ExtractRC              ]      6   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:10:34   1137s] [ UpdateTimingGraph      ]      7   0:00:00.3  (   0.3 % )     0:00:09.1 /  0:00:09.0    1.0
[09/22 09:10:34   1137s] [ FullDelayCalc          ]      6   0:00:12.9  (  11.2 % )     0:00:13.0 /  0:00:13.0    1.0
[09/22 09:10:34   1137s] [ TimingUpdate           ]     33   0:00:02.7  (   2.3 % )     0:00:02.7 /  0:00:02.6    1.0
[09/22 09:10:34   1137s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[09/22 09:10:34   1137s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:10:34   1137s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:10:34   1137s] [ MISC                   ]          0:00:08.8  (   7.7 % )     0:00:08.8 /  0:00:03.4    0.4
[09/22 09:10:34   1137s] ---------------------------------------------------------------------------------------------
[09/22 09:10:34   1137s]  clock_opt_design #1 TOTAL          0:01:54.8  ( 100.0 % )     0:01:54.8 /  0:01:39.5    0.9
[09/22 09:10:34   1137s] ---------------------------------------------------------------------------------------------
[09/22 09:10:34   1137s] Ending "clock_opt_design" (total cpu=0:01:40, real=0:01:55, peak res=3308.7M, current mem=3148.7M)
[09/22 09:12:45   1139s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:12:45   1139s] <CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
[09/22 09:12:45   1139s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:18:59.6/14:59:22.0 (0.0), mem = 4244.8M
[09/22 09:12:45   1139s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:12:45   1139s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546765.569524
[09/22 09:12:45   1139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546765.569589
[09/22 09:12:45   1139s] Start to check current routing status for nets...
[09/22 09:12:45   1139s] All nets are already routed correctly.
[09/22 09:12:45   1139s] End to check current routing status for nets (mem=4244.8M)
[09/22 09:12:45   1139s] Effort level <high> specified for reg2reg path_group
[09/22 09:12:45   1139s] Cell mytop LLGs are deleted
[09/22 09:12:45   1139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546765.797161
[09/22 09:12:45   1139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4244.8M, EPOCH TIME: 1758546765.797935
[09/22 09:12:45   1139s] Max number of tech site patterns supported in site array is 256.
[09/22 09:12:45   1139s] Core basic site is CoreSite
[09/22 09:12:45   1139s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:12:45   1139s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:12:45   1139s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:12:45   1139s] SiteArray: use 942,080 bytes
[09/22 09:12:45   1139s] SiteArray: current memory after site array memory allocation 4244.8M
[09/22 09:12:45   1139s] SiteArray: FP blocked sites are writable
[09/22 09:12:45   1139s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4244.8M, EPOCH TIME: 1758546765.812690
[09/22 09:12:45   1139s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:12:45   1139s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546765.812814
[09/22 09:12:45   1139s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:12:45   1139s] Atter site array init, number of instance map data is 0.
[09/22 09:12:45   1139s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546765.813264
[09/22 09:12:45   1139s] 
[09/22 09:12:45   1139s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:12:45   1139s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:12:45   1139s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.018, MEM:4244.8M, EPOCH TIME: 1758546765.814690
[09/22 09:12:45   1139s] Cell mytop LLGs are deleted
[09/22 09:12:45   1139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:45   1139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:12:46   1140s] Generating machine readable timing report  timingReports/mytop_postCTS.btarpt.gz
[09/22 09:12:46   1140s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:12:46   1140s] Reported timing to dir timingReports
[09/22 09:12:46   1140s] Total CPU time: 0.89 sec
[09/22 09:12:46   1140s] Total Real time: 1.0 sec
[09/22 09:12:46   1140s] Total Memory Usage: 4244.816406 Mbytes
[09/22 09:12:46   1140s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:12:46   1140s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.9/0:00:01.2 (0.7), totSession cpu/real = 0:19:00.5/14:59:23.2 (0.0), mem = 4244.8M
[09/22 09:12:46   1140s] 
[09/22 09:12:46   1140s] =============================================================================================
[09/22 09:12:46   1140s]  Final TAT Report : timeDesign #2                                               23.34-s088_1
[09/22 09:12:46   1140s] =============================================================================================
[09/22 09:12:46   1140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:12:46   1140s] ---------------------------------------------------------------------------------------------
[09/22 09:12:46   1140s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:12:46   1140s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:01.0 /  0:00:00.6    0.7
[09/22 09:12:46   1140s] [ DrvReport              ]      1   0:00:00.6  (  51.1 % )     0:00:00.6 /  0:00:00.3    0.5
[09/22 09:12:46   1140s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.1    0.9
[09/22 09:12:46   1140s] [ TimingUpdate           ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.1    0.9
[09/22 09:12:46   1140s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:12:46   1140s] [ GenerateReports        ]      1   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:12:46   1140s] [ MISC                   ]          0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:12:46   1140s] ---------------------------------------------------------------------------------------------
[09/22 09:12:46   1140s]  timeDesign #2 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.9    0.7
[09/22 09:12:46   1140s] ---------------------------------------------------------------------------------------------
[09/22 09:13:17   1141s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:13:17   1141s] <CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
[09/22 09:13:17   1141s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:19:01.0/14:59:53.5 (0.0), mem = 4244.8M
[09/22 09:13:17   1141s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:13:17   1141s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546797.022154
[09/22 09:13:17   1141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546797.022220
[09/22 09:13:17   1141s] Start to check current routing status for nets...
[09/22 09:13:17   1141s] All nets are already routed correctly.
[09/22 09:13:17   1141s] End to check current routing status for nets (mem=4244.8M)
[09/22 09:13:17   1141s] Effort level <high> specified for reg2reg path_group
[09/22 09:13:17   1141s] Cell mytop LLGs are deleted
[09/22 09:13:17   1141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546797.231241
[09/22 09:13:17   1141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4244.8M, EPOCH TIME: 1758546797.232035
[09/22 09:13:17   1141s] Max number of tech site patterns supported in site array is 256.
[09/22 09:13:17   1141s] Core basic site is CoreSite
[09/22 09:13:17   1141s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:13:17   1141s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:13:17   1141s] Fast DP-INIT is on for default
[09/22 09:13:17   1141s] Atter site array init, number of instance map data is 0.
[09/22 09:13:17   1141s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4244.8M, EPOCH TIME: 1758546797.246516
[09/22 09:13:17   1141s] 
[09/22 09:13:17   1141s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:13:17   1141s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:13:17   1141s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4244.8M, EPOCH TIME: 1758546797.247956
[09/22 09:13:17   1141s] Cell mytop LLGs are deleted
[09/22 09:13:17   1141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:17   1141s] Generating machine readable timing report  timingReports/mytop_postCTS.btarpt.gz
[09/22 09:13:18   1141s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:13:18   1141s] Reported timing to dir timingReports
[09/22 09:13:18   1141s] Total CPU time: 0.85 sec
[09/22 09:13:18   1141s] Total Real time: 1.0 sec
[09/22 09:13:18   1141s] Total Memory Usage: 4244.816406 Mbytes
[09/22 09:13:18   1141s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:13:18   1141s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.8/0:00:01.2 (0.7), totSession cpu/real = 0:19:01.9/14:59:54.7 (0.0), mem = 4244.8M
[09/22 09:13:18   1141s] 
[09/22 09:13:18   1141s] =============================================================================================
[09/22 09:13:18   1141s]  Final TAT Report : timeDesign #3                                               23.34-s088_1
[09/22 09:13:18   1141s] =============================================================================================
[09/22 09:13:18   1141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:13:18   1141s] ---------------------------------------------------------------------------------------------
[09/22 09:13:18   1141s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:13:18   1141s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.0 % )     0:00:01.0 /  0:00:00.6    0.7
[09/22 09:13:18   1141s] [ DrvReport              ]      1   0:00:00.6  (  52.1 % )     0:00:00.6 /  0:00:00.3    0.5
[09/22 09:13:18   1141s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:13:18   1141s] [ TimingUpdate           ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:13:18   1141s] [ TimingReport           ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:13:18   1141s] [ GenerateReports        ]      1   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:13:18   1141s] [ MISC                   ]          0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:13:18   1141s] ---------------------------------------------------------------------------------------------
[09/22 09:13:18   1141s]  timeDesign #3 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.8    0.7
[09/22 09:13:18   1141s] ---------------------------------------------------------------------------------------------
[09/22 09:13:27   1142s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:13:27   1142s] <CMD> timeDesign -timingDebugReport -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
[09/22 09:13:27   1142s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:19:02.0/15:00:04.4 (0.0), mem = 4244.8M
[09/22 09:13:27   1142s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:13:28   1142s] 
[09/22 09:13:28   1142s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:13:28   1142s] 
[09/22 09:13:28   1142s] TimeStamp Deleting Cell Server End ...
[09/22 09:13:28   1142s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4235.3M, EPOCH TIME: 1758546808.034239
[09/22 09:13:28   1142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4235.3M, EPOCH TIME: 1758546808.034322
[09/22 09:13:28   1142s] Start to check current routing status for nets...
[09/22 09:13:28   1142s] All nets are already routed correctly.
[09/22 09:13:28   1142s] End to check current routing status for nets (mem=4235.3M)
[09/22 09:13:28   1142s] Effort level <high> specified for reg2reg path_group
[09/22 09:13:28   1142s] Cell mytop LLGs are deleted
[09/22 09:13:28   1142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4235.3M, EPOCH TIME: 1758546808.263125
[09/22 09:13:28   1142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4235.3M, EPOCH TIME: 1758546808.263936
[09/22 09:13:28   1142s] Max number of tech site patterns supported in site array is 256.
[09/22 09:13:28   1142s] Core basic site is CoreSite
[09/22 09:13:28   1142s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:13:28   1142s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:13:28   1142s] Fast DP-INIT is on for default
[09/22 09:13:28   1142s] Atter site array init, number of instance map data is 0.
[09/22 09:13:28   1142s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4235.3M, EPOCH TIME: 1758546808.278533
[09/22 09:13:28   1142s] 
[09/22 09:13:28   1142s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:13:28   1142s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:13:28   1142s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4235.3M, EPOCH TIME: 1758546808.279978
[09/22 09:13:28   1142s] Cell mytop LLGs are deleted
[09/22 09:13:28   1142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:13:28   1142s] Starting delay calculation for Hold views
[09/22 09:13:28   1142s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:13:28   1142s] #################################################################################
[09/22 09:13:28   1142s] # Design Stage: PreRoute
[09/22 09:13:28   1142s] # Design Name: mytop
[09/22 09:13:28   1142s] # Design Mode: 90nm
[09/22 09:13:28   1142s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:13:28   1142s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:13:28   1142s] # Signoff Settings: SI Off 
[09/22 09:13:28   1142s] #################################################################################
[09/22 09:13:28   1142s] Calculate delays in BcWc mode...
[09/22 09:13:28   1142s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:13:28   1142s] Start delay calculation (fullDC) (1 T). (MEM=3150.86)
[09/22 09:13:28   1142s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:13:28   1142s] End AAE Lib Interpolated Model. (MEM=3150.859375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:13:30   1144s] Total number of fetched objects 21201
[09/22 09:13:30   1144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:13:30   1144s] End delay calculation. (MEM=3157.17 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:13:30   1144s] End delay calculation (fullDC). (MEM=3157.17 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:13:30   1144s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:13:30   1144s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:19:05 mem=4228.8M)
[09/22 09:13:30   1144s] Generating machine readable timing report  timingReports/mytop_postCTS_hold.btarpt.gz
[09/22 09:13:30   1144s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.487  | -0.026  | -0.487  |
|           TNS (ns):| -19.989 | -0.300  | -19.773 |
|    Violating Paths:|   285   |   32    |   272   |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:13:30   1145s] Reported timing to dir timingReports
[09/22 09:13:30   1145s] Total CPU time: 2.99 sec
[09/22 09:13:30   1145s] Total Real time: 3.0 sec
[09/22 09:13:30   1145s] Total Memory Usage: 4227.300781 Mbytes
[09/22 09:13:30   1145s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:13:30   1145s] *** timeDesign #4 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:19:05.0/15:00:07.4 (0.0), mem = 4227.3M
[09/22 09:13:30   1145s] 
[09/22 09:13:30   1145s] =============================================================================================
[09/22 09:13:30   1145s]  Final TAT Report : timeDesign #4                                               23.34-s088_1
[09/22 09:13:30   1145s] =============================================================================================
[09/22 09:13:30   1145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:13:30   1145s] ---------------------------------------------------------------------------------------------
[09/22 09:13:30   1145s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:13:30   1145s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.6 /  0:00:02.6    1.0
[09/22 09:13:30   1145s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   3.6 % )     0:00:02.5 /  0:00:02.5    1.0
[09/22 09:13:30   1145s] [ FullDelayCalc          ]      1   0:00:02.2  (  74.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/22 09:13:30   1145s] [ TimingUpdate           ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:13:30   1145s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:13:30   1145s] [ GenerateReports        ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:13:30   1145s] [ MISC                   ]          0:00:00.4  (  13.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:13:30   1145s] ---------------------------------------------------------------------------------------------
[09/22 09:13:30   1145s]  timeDesign #4 TOTAL                0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[09/22 09:13:30   1145s] ---------------------------------------------------------------------------------------------
[09/22 09:14:18   1145s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/22 09:14:18   1145s] <CMD> optDesign -postCTS
[09/22 09:14:18   1145s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3113.4M, totSessionCpu=0:19:06 **
[09/22 09:14:18   1145s] 
[09/22 09:14:18   1145s] Active Setup views: worst_case 
[09/22 09:14:18   1145s] *** optDesign #1 [begin] () : totSession cpu/real = 0:19:05.8/15:00:54.7 (0.0), mem = 4227.3M
[09/22 09:14:18   1145s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:14:18   1145s] GigaOpt running with 1 threads.
[09/22 09:14:18   1145s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:05.8/15:00:54.7 (0.0), mem = 4227.3M
[09/22 09:14:18   1145s] **INFO: User settings:
[09/22 09:14:18   1145s] setExtractRCMode -engine                                       preRoute
[09/22 09:14:18   1145s] setUsefulSkewMode -opt_skew_eco_route                          false
[09/22 09:14:18   1145s] setDelayCalMode -enable_high_fanout                            true
[09/22 09:14:18   1145s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[09/22 09:14:18   1145s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[09/22 09:14:18   1145s] setDelayCalMode -engine                                        aae
[09/22 09:14:18   1145s] setDelayCalMode -ignoreNetLoad                                 false
[09/22 09:14:18   1145s] setDelayCalMode -socv_accuracy_mode                            low
[09/22 09:14:18   1145s] setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
[09/22 09:14:18   1145s] setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
[09/22 09:14:18   1145s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
[09/22 09:14:18   1145s] setOptMode -opt_drv_margin                                     0
[09/22 09:14:18   1145s] setOptMode -opt_drv_fix_max_cap                                true
[09/22 09:14:18   1145s] setOptMode -opt_drv                                            true
[09/22 09:14:18   1145s] setOptMode -opt_fix_fanout_load                                false
[09/22 09:14:18   1145s] setOptMode -opt_drv_fix_max_tran                               true
[09/22 09:14:18   1145s] setOptMode -opt_resize_flip_flops                              true
[09/22 09:14:18   1145s] setOptMode -opt_preserve_all_sequential                        false
[09/22 09:14:18   1145s] setOptMode -opt_setup_target_slack                             0
[09/22 09:14:18   1145s] setPlaceMode -place_design_floorplan_mode                      false
[09/22 09:14:18   1145s] setAnalysisMode -checkType                                     setup
[09/22 09:14:18   1145s] setAnalysisMode -clkSrcPath                                    true
[09/22 09:14:18   1145s] setAnalysisMode -clockPropagation                              sdcControl
[09/22 09:14:18   1145s] setAnalysisMode -skew                                          true
[09/22 09:14:18   1145s] setAnalysisMode -usefulSkew                                    true
[09/22 09:14:18   1145s] setAnalysisMode -virtualIPO                                    false
[09/22 09:14:18   1145s] 
[09/22 09:14:18   1145s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:14:18   1146s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:14:18   1146s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:14:18   1146s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:14:18   1146s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:14:18   1146s] Summary for sequential cells identification: 
[09/22 09:14:18   1146s]   Identified SBFF number: 104
[09/22 09:14:18   1146s]   Identified MBFF number: 0
[09/22 09:14:18   1146s]   Identified SB Latch number: 8
[09/22 09:14:18   1146s]   Identified MB Latch number: 0
[09/22 09:14:18   1146s]   Not identified SBFF number: 16
[09/22 09:14:18   1146s]   Not identified MBFF number: 0
[09/22 09:14:18   1146s]   Not identified SB Latch number: 8
[09/22 09:14:18   1146s]   Not identified MB Latch number: 0
[09/22 09:14:18   1146s]   Number of sequential cells which are not FFs: 16
[09/22 09:14:18   1146s]  Visiting view : worst_case
[09/22 09:14:18   1146s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:14:18   1146s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:14:18   1146s]  Visiting view : best_case
[09/22 09:14:18   1146s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:14:18   1146s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:14:18   1146s] TLC MultiMap info (StdDelay):
[09/22 09:14:18   1146s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:14:18   1146s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:14:18   1146s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:14:18   1146s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:14:18   1146s]  Setting StdDelay to: 36.8ps
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:14:18   1146s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:14:18   1146s] OPERPROF: Starting DPlace-Init at level 1, MEM:4227.3M, EPOCH TIME: 1758546858.463170
[09/22 09:14:18   1146s] Processing tracks to init pin-track alignment.
[09/22 09:14:18   1146s] z: 2, totalTracks: 1
[09/22 09:14:18   1146s] z: 4, totalTracks: 1
[09/22 09:14:18   1146s] z: 6, totalTracks: 1
[09/22 09:14:18   1146s] z: 8, totalTracks: 1
[09/22 09:14:18   1146s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:18   1146s] Cell mytop LLGs are deleted
[09/22 09:14:18   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] # Building mytop llgBox search-tree.
[09/22 09:14:18   1146s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4227.3M, EPOCH TIME: 1758546858.469010
[09/22 09:14:18   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4227.3M, EPOCH TIME: 1758546858.469960
[09/22 09:14:18   1146s] Max number of tech site patterns supported in site array is 256.
[09/22 09:14:18   1146s] Core basic site is CoreSite
[09/22 09:14:18   1146s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:14:18   1146s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:14:18   1146s] Fast DP-INIT is on for default
[09/22 09:14:18   1146s] Keep-away cache is enable on metals: 1-11
[09/22 09:14:18   1146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:14:18   1146s] Atter site array init, number of instance map data is 0.
[09/22 09:14:18   1146s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4227.3M, EPOCH TIME: 1758546858.484659
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:18   1146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:18   1146s] OPERPROF:     Starting CMU at level 3, MEM:4227.3M, EPOCH TIME: 1758546858.485631
[09/22 09:14:18   1146s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4227.3M, EPOCH TIME: 1758546858.486236
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:14:18   1146s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:4227.3M, EPOCH TIME: 1758546858.487093
[09/22 09:14:18   1146s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4227.3M, EPOCH TIME: 1758546858.487131
[09/22 09:14:18   1146s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4227.3M, EPOCH TIME: 1758546858.487216
[09/22 09:14:18   1146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4227.3MB).
[09/22 09:14:18   1146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:4227.3M, EPOCH TIME: 1758546858.490243
[09/22 09:14:18   1146s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4227.3M, EPOCH TIME: 1758546858.490337
[09/22 09:14:18   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:18   1146s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4227.3M, EPOCH TIME: 1758546858.521152
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] Creating Lib Analyzer ...
[09/22 09:14:18   1146s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:14:18   1146s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:14:18   1146s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:18   1146s] 
[09/22 09:14:18   1146s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:18   1146s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:07 mem=4243.3M
[09/22 09:14:18   1146s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:07 mem=4243.3M
[09/22 09:14:18   1146s] Creating Lib Analyzer, finished. 
[09/22 09:14:18   1146s] Effort level <high> specified for reg2reg path_group
[09/22 09:14:18   1146s] Info: IPO magic value 0x847BBEEF.
[09/22 09:14:18   1146s] Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
[09/22 09:14:18   1146s]       SynthesisEngine workers will not check out additional licenses.
[09/22 09:14:27   1146s] **INFO: Using Advanced Metric Collection system.
[09/22 09:14:27   1146s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 3138.1M, totSessionCpu=0:19:07 **
[09/22 09:14:27   1146s] #optDebug: { P: 90 W: 7201 FE: standard PE: none LDR: 1}
[09/22 09:14:27   1146s] *** optDesign -postCTS ***
[09/22 09:14:27   1146s] DRC Margin: user margin 0.0; extra margin 0.2
[09/22 09:14:27   1146s] Hold Target Slack: user slack 0
[09/22 09:14:27   1146s] Setup Target Slack: user slack 0; extra slack 0.0
[09/22 09:14:27   1146s] setUsefulSkewMode -opt_skew_eco_route false
[09/22 09:14:27   1146s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758546867.038838
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:27   1146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:27   1146s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4243.3M, EPOCH TIME: 1758546867.055092
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] Multi-VT timing optimization disabled based on library information.
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:14:27   1146s] Deleting Lib Analyzer.
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Deleting Cell Server End ...
[09/22 09:14:27   1146s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:14:27   1146s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:14:27   1146s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:14:27   1146s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:14:27   1146s] Summary for sequential cells identification: 
[09/22 09:14:27   1146s]   Identified SBFF number: 104
[09/22 09:14:27   1146s]   Identified MBFF number: 0
[09/22 09:14:27   1146s]   Identified SB Latch number: 8
[09/22 09:14:27   1146s]   Identified MB Latch number: 0
[09/22 09:14:27   1146s]   Not identified SBFF number: 16
[09/22 09:14:27   1146s]   Not identified MBFF number: 0
[09/22 09:14:27   1146s]   Not identified SB Latch number: 8
[09/22 09:14:27   1146s]   Not identified MB Latch number: 0
[09/22 09:14:27   1146s]   Number of sequential cells which are not FFs: 16
[09/22 09:14:27   1146s]  Visiting view : worst_case
[09/22 09:14:27   1146s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:14:27   1146s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:14:27   1146s]  Visiting view : best_case
[09/22 09:14:27   1146s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:14:27   1146s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:14:27   1146s] TLC MultiMap info (StdDelay):
[09/22 09:14:27   1146s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:14:27   1146s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:14:27   1146s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:14:27   1146s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:14:27   1146s]  Setting StdDelay to: 36.8ps
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] TimeStamp Deleting Cell Server End ...
[09/22 09:14:27   1146s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4243.3M, EPOCH TIME: 1758546867.135284
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] Cell mytop LLGs are deleted
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758546867.135427
[09/22 09:14:27   1146s] Start to check current routing status for nets...
[09/22 09:14:27   1146s] All nets are already routed correctly.
[09/22 09:14:27   1146s] End to check current routing status for nets (mem=4243.3M)
[09/22 09:14:27   1146s] Cell mytop LLGs are deleted
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758546867.202242
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4243.3M, EPOCH TIME: 1758546867.203222
[09/22 09:14:27   1146s] Max number of tech site patterns supported in site array is 256.
[09/22 09:14:27   1146s] Core basic site is CoreSite
[09/22 09:14:27   1146s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:14:27   1146s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:14:27   1146s] Fast DP-INIT is on for default
[09/22 09:14:27   1146s] Atter site array init, number of instance map data is 0.
[09/22 09:14:27   1146s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4243.3M, EPOCH TIME: 1758546867.218278
[09/22 09:14:27   1146s] 
[09/22 09:14:27   1146s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:27   1146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:27   1146s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:4243.3M, EPOCH TIME: 1758546867.220282
[09/22 09:14:27   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:27   1146s] Starting delay calculation for Setup views
[09/22 09:14:27   1146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:14:27   1146s] #################################################################################
[09/22 09:14:27   1146s] # Design Stage: PreRoute
[09/22 09:14:27   1146s] # Design Name: mytop
[09/22 09:14:27   1146s] # Design Mode: 90nm
[09/22 09:14:27   1146s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:14:27   1146s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:14:27   1146s] # Signoff Settings: SI Off 
[09/22 09:14:27   1146s] #################################################################################
[09/22 09:14:27   1147s] Calculate delays in BcWc mode...
[09/22 09:14:27   1147s] Topological Sorting (REAL = 0:00:00.0, MEM = 4252.8M, InitMEM = 4252.8M)
[09/22 09:14:27   1147s] Start delay calculation (fullDC) (1 T). (MEM=3157.81)
[09/22 09:14:27   1147s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:14:27   1147s] End AAE Lib Interpolated Model. (MEM=3157.808594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:14:29   1149s] Total number of fetched objects 21201
[09/22 09:14:29   1149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:14:29   1149s] End delay calculation. (MEM=3163.69 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:14:29   1149s] End delay calculation (fullDC). (MEM=3163.69 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:14:29   1149s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:14:29   1149s] 
[09/22 09:14:29   1149s] Creating Lib Analyzer ...
[09/22 09:14:29   1149s] 
[09/22 09:14:29   1149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:14:29   1149s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:14:29   1149s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:14:29   1149s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:14:29   1149s] Summary for sequential cells identification: 
[09/22 09:14:29   1149s]   Identified SBFF number: 104
[09/22 09:14:29   1149s]   Identified MBFF number: 0
[09/22 09:14:29   1149s]   Identified SB Latch number: 8
[09/22 09:14:29   1149s]   Identified MB Latch number: 0
[09/22 09:14:29   1149s]   Not identified SBFF number: 16
[09/22 09:14:29   1149s]   Not identified MBFF number: 0
[09/22 09:14:29   1149s]   Not identified SB Latch number: 8
[09/22 09:14:29   1149s]   Not identified MB Latch number: 0
[09/22 09:14:29   1149s]   Number of sequential cells which are not FFs: 16
[09/22 09:14:29   1149s]  Visiting view : worst_case
[09/22 09:14:29   1149s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[09/22 09:14:29   1149s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:14:29   1149s]  Visiting view : best_case
[09/22 09:14:29   1149s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[09/22 09:14:29   1149s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:14:29   1149s] TLC MultiMap info (StdDelay):
[09/22 09:14:29   1149s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:14:29   1149s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 13ps
[09/22 09:14:29   1149s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:14:29   1149s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 38.8ps
[09/22 09:14:29   1149s]  Setting StdDelay to: 38.8ps
[09/22 09:14:29   1149s] 
[09/22 09:14:29   1149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:14:29   1149s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:14:29   1149s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:14:29   1149s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:29   1149s] 
[09/22 09:14:29   1149s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:30   1149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:10 mem=4244.8M
[09/22 09:14:30   1149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:10 mem=4244.8M
[09/22 09:14:30   1149s] Creating Lib Analyzer, finished. 
[09/22 09:14:30   1150s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:19:10 mem=4244.8M)
[09/22 09:14:30   1150s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:14:30   1150s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 3153.2M, totSessionCpu=0:19:10 **
[09/22 09:14:30   1150s] Begin: Collecting metrics
[09/22 09:14:30   1150s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.363 | 0.363 |   0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:14:30   1150s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3153.2M, current mem=3153.2M)

[09/22 09:14:30   1150s] End: Collecting metrics
[09/22 09:14:30   1150s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:12.6 (0.4), totSession cpu/real = 0:19:10.4/15:01:07.3 (0.0), mem = 4244.8M
[09/22 09:14:30   1150s] 
[09/22 09:14:30   1150s] =============================================================================================
[09/22 09:14:30   1150s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.34-s088_1
[09/22 09:14:30   1150s] =============================================================================================
[09/22 09:14:30   1150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:30   1150s] ---------------------------------------------------------------------------------------------
[09/22 09:14:30   1150s] [ ViewPruning            ]      2   0:00:00.5  (   4.0 % )     0:00:00.9 /  0:00:00.8    1.0
[09/22 09:14:30   1150s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:03.5 /  0:00:03.5    1.0
[09/22 09:14:30   1150s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:14:30   1150s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:14:30   1150s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:14:30   1150s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:14:30   1150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:30   1150s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:30   1150s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:14:30   1150s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.4 % )     0:00:03.3 /  0:00:03.3    1.0
[09/22 09:14:30   1150s] [ FullDelayCalc          ]      1   0:00:02.3  (  18.0 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:14:30   1150s] [ TimingUpdate           ]      2   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:14:30   1150s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:14:30   1150s] [ MISC                   ]          0:00:08.5  (  67.4 % )     0:00:08.5 /  0:00:00.5    0.1
[09/22 09:14:30   1150s] ---------------------------------------------------------------------------------------------
[09/22 09:14:30   1150s]  InitOpt #1 TOTAL                   0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:04.6    0.4
[09/22 09:14:30   1150s] ---------------------------------------------------------------------------------------------
[09/22 09:14:30   1150s] ** INFO : this run is activating low effort ccoptDesign flow
[09/22 09:14:30   1150s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:14:30   1150s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:10 mem=4244.8M
[09/22 09:14:30   1150s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546870.864885
[09/22 09:14:30   1150s] Processing tracks to init pin-track alignment.
[09/22 09:14:30   1150s] z: 2, totalTracks: 1
[09/22 09:14:30   1150s] z: 4, totalTracks: 1
[09/22 09:14:30   1150s] z: 6, totalTracks: 1
[09/22 09:14:30   1150s] z: 8, totalTracks: 1
[09/22 09:14:30   1150s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:30   1150s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546870.871272
[09/22 09:14:30   1150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] 
[09/22 09:14:30   1150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:30   1150s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:30   1150s] 
[09/22 09:14:30   1150s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:30   1150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758546870.886947
[09/22 09:14:30   1150s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546870.887002
[09/22 09:14:30   1150s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546870.887071
[09/22 09:14:30   1150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:14:30   1150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4244.8M, EPOCH TIME: 1758546870.888189
[09/22 09:14:30   1150s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:10 mem=4244.8M
[09/22 09:14:30   1150s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546870.899985
[09/22 09:14:30   1150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:30   1150s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4244.8M, EPOCH TIME: 1758546870.932067
[09/22 09:14:30   1150s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:14:30   1150s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:14:31   1151s] #optDebug: fT-E <X 2 0 0 1>
[09/22 09:14:31   1151s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[09/22 09:14:31   1151s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -194.0 -useBottleneckAnalyzer -drvRatio 0.4
[09/22 09:14:31   1151s] Begin: GigaOpt Route Type Constraints Refinement
[09/22 09:14:31   1151s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:11.4/15:01:08.3 (0.0), mem = 4244.8M
[09/22 09:14:31   1151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.21
[09/22 09:14:31   1151s] ### Creating RouteCongInterface, started
[09/22 09:14:31   1151s] #optDebug: Start CG creation (mem=4244.8M)
[09/22 09:14:31   1151s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:31   1151s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:31   1151s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:31   1151s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:31   1151s] ToF 407.9220um
[09/22 09:14:32   1151s] (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgPrt (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgEgp (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgPbk (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgNrb(cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgObs (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgCon (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s]  ...processing cgPdm (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4244.8M)
[09/22 09:14:32   1151s] {MMLU 0 0 21201}
[09/22 09:14:32   1151s] [oiLAM] Zs 11, 12
[09/22 09:14:32   1151s] ### Creating LA Mngr. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1151s] ### Creating LA Mngr, finished. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1151s] 
[09/22 09:14:32   1151s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:14:32   1151s] 
[09/22 09:14:32   1151s] #optDebug: {0, 1.000}
[09/22 09:14:32   1151s] ### Creating RouteCongInterface, finished
[09/22 09:14:32   1151s] Updated routing constraints on 0 nets.
[09/22 09:14:32   1151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.21
[09/22 09:14:32   1151s] Bottom Preferred Layer:
[09/22 09:14:32   1151s]     None
[09/22 09:14:32   1151s] Via Pillar Rule:
[09/22 09:14:32   1151s]     None
[09/22 09:14:32   1151s] Finished writing unified metrics of routing constraints.
[09/22 09:14:32   1151s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.3 (1.0), totSession cpu/real = 0:19:11.6/15:01:08.6 (0.0), mem = 4244.8M
[09/22 09:14:32   1151s] 
[09/22 09:14:32   1151s] =============================================================================================
[09/22 09:14:32   1151s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.34-s088_1
[09/22 09:14:32   1151s] =============================================================================================
[09/22 09:14:32   1151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:32   1151s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1151s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  20.3 % )     0:00:00.2 /  0:00:00.2    0.9
[09/22 09:14:32   1151s] [ ChannelGraphInit       ]      1   0:00:00.2  (  76.6 % )     0:00:00.2 /  0:00:00.2    0.9
[09/22 09:14:32   1151s] [ MISC                   ]          0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1151s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1151s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    1.0
[09/22 09:14:32   1151s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1151s] End: GigaOpt Route Type Constraints Refinement
[09/22 09:14:32   1151s] Begin: Collecting metrics
[09/22 09:14:32   1151s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.363 | 0.363 |   0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        4245 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[09/22 09:14:32   1151s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3256.9M, current mem=3256.9M)

[09/22 09:14:32   1151s] End: Collecting metrics
[09/22 09:14:32   1151s] Deleting Lib Analyzer.
[09/22 09:14:32   1151s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:11.8/15:01:08.7 (0.0), mem = 4244.8M
[09/22 09:14:32   1151s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:32   1151s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:32   1151s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:32   1151s] ### Creating LA Mngr. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1151s] ### Creating LA Mngr, finished. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1151s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/22 09:14:32   1151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.22
[09/22 09:14:32   1151s] 
[09/22 09:14:32   1151s] Creating Lib Analyzer ...
[09/22 09:14:32   1151s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:14:32   1151s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:14:32   1151s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:32   1151s] 
[09/22 09:14:32   1151s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:32   1152s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1152s] Creating Lib Analyzer, finished. 
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] Active Setup views: worst_case 
[09/22 09:14:32   1152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546872.710357
[09/22 09:14:32   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:32   1152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:32   1152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546872.725440
[09/22 09:14:32   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] [oiPhyDebug] optDemand 194455728000.00, spDemand 194455728000.00.
[09/22 09:14:32   1152s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14252
[09/22 09:14:32   1152s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:14:32   1152s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1152s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546872.729009
[09/22 09:14:32   1152s] Processing tracks to init pin-track alignment.
[09/22 09:14:32   1152s] z: 2, totalTracks: 1
[09/22 09:14:32   1152s] z: 4, totalTracks: 1
[09/22 09:14:32   1152s] z: 6, totalTracks: 1
[09/22 09:14:32   1152s] z: 8, totalTracks: 1
[09/22 09:14:32   1152s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:32   1152s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546872.733584
[09/22 09:14:32   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:32   1152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:32   1152s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546872.748428
[09/22 09:14:32   1152s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546872.748473
[09/22 09:14:32   1152s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546872.748536
[09/22 09:14:32   1152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:14:32   1152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4244.8M, EPOCH TIME: 1758546872.749630
[09/22 09:14:32   1152s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:32   1152s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14252
[09/22 09:14:32   1152s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:12 mem=4244.8M
[09/22 09:14:32   1152s] ### Creating RouteCongInterface, started
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] #optDebug: {0, 1.000}
[09/22 09:14:32   1152s] ### Creating RouteCongInterface, finished
[09/22 09:14:32   1152s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:32   1152s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:32   1152s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:32   1152s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4244.8M, EPOCH TIME: 1758546872.844517
[09/22 09:14:32   1152s] Found 0 hard placement blockage before merging.
[09/22 09:14:32   1152s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546872.844684
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] Netlist preparation processing... 
[09/22 09:14:32   1152s] Removed 0 instance
[09/22 09:14:32   1152s] *info: Marking 0 isolation instances dont touch
[09/22 09:14:32   1152s] *info: Marking 0 level shifter instances dont touch
[09/22 09:14:32   1152s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:14:32   1152s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14252
[09/22 09:14:32   1152s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4260.8M, EPOCH TIME: 1758546872.883640
[09/22 09:14:32   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14252).
[09/22 09:14:32   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:32   1152s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:4260.8M, EPOCH TIME: 1758546872.916351
[09/22 09:14:32   1152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.22
[09/22 09:14:32   1152s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:12.4/15:01:09.4 (0.0), mem = 4260.8M
[09/22 09:14:32   1152s] 
[09/22 09:14:32   1152s] =============================================================================================
[09/22 09:14:32   1152s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.34-s088_1
[09/22 09:14:32   1152s] =============================================================================================
[09/22 09:14:32   1152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:32   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1152s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  52.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:32   1152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1152s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.0 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:14:32   1152s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.9
[09/22 09:14:32   1152s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:14:32   1152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1152s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1152s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1152s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:14:32   1152s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:32   1152s] [ MISC                   ]          0:00:00.2  (  28.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:14:32   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1152s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:14:32   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:32   1152s] Begin: Collecting metrics
[09/22 09:14:33   1152s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.363 | 0.363 |   0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        4245 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:01  |        4261 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[09/22 09:14:33   1152s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3257.6M, current mem=3257.6M)

[09/22 09:14:33   1152s] End: Collecting metrics
[09/22 09:14:33   1152s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
[09/22 09:14:33   1152s] *** Starting optimizing excluded clock nets MEM= 4260.8M) ***
[09/22 09:14:33   1152s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
[09/22 09:14:33   1152s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] =============================================================================================
[09/22 09:14:33   1152s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.34-s088_1
[09/22 09:14:33   1152s] =============================================================================================
[09/22 09:14:33   1152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
[09/22 09:14:33   1152s] *** Starting optimizing excluded clock nets MEM= 4260.8M) ***
[09/22 09:14:33   1152s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
[09/22 09:14:33   1152s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] =============================================================================================
[09/22 09:14:33   1152s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.34-s088_1
[09/22 09:14:33   1152s] =============================================================================================
[09/22 09:14:33   1152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1152s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1152s] Begin: Collecting metrics
[09/22 09:14:33   1152s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 | 0.363 |   0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        4261 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[09/22 09:14:33   1152s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3257.6M, current mem=3257.6M)

[09/22 09:14:33   1152s] End: Collecting metrics
[09/22 09:14:33   1152s] Info: Done creating the CCOpt slew target map.
[09/22 09:14:33   1152s] Begin: GigaOpt high fanout net optimization
[09/22 09:14:33   1152s] GigaOpt HFN: use maxLocalDensity 1.2
[09/22 09:14:33   1152s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/22 09:14:33   1152s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.7/15:01:09.7 (0.0), mem = 4260.8M
[09/22 09:14:33   1152s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:33   1152s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:33   1152s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:33   1152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.23
[09/22 09:14:33   1152s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] Active Setup views: worst_case 
[09/22 09:14:33   1152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546873.293584
[09/22 09:14:33   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:33   1152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:33   1152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546873.308984
[09/22 09:14:33   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] [oiPhyDebug] optDemand 194455728000.00, spDemand 194455728000.00.
[09/22 09:14:33   1152s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14252
[09/22 09:14:33   1152s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/22 09:14:33   1152s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:13 mem=4260.8M
[09/22 09:14:33   1152s] OPERPROF: Starting DPlace-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546873.312739
[09/22 09:14:33   1152s] Processing tracks to init pin-track alignment.
[09/22 09:14:33   1152s] z: 2, totalTracks: 1
[09/22 09:14:33   1152s] z: 4, totalTracks: 1
[09/22 09:14:33   1152s] z: 6, totalTracks: 1
[09/22 09:14:33   1152s] z: 8, totalTracks: 1
[09/22 09:14:33   1152s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:33   1152s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4260.8M, EPOCH TIME: 1758546873.317538
[09/22 09:14:33   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:33   1152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:33   1152s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546873.332301
[09/22 09:14:33   1152s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4260.8M, EPOCH TIME: 1758546873.332349
[09/22 09:14:33   1152s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546873.332417
[09/22 09:14:33   1152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4260.8MB).
[09/22 09:14:33   1152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4260.8M, EPOCH TIME: 1758546873.333531
[09/22 09:14:33   1152s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:33   1152s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14252
[09/22 09:14:33   1152s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:13 mem=4260.8M
[09/22 09:14:33   1152s] ### Creating RouteCongInterface, started
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:14:33   1152s] 
[09/22 09:14:33   1152s] #optDebug: {0, 1.000}
[09/22 09:14:33   1152s] ### Creating RouteCongInterface, finished
[09/22 09:14:33   1152s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1152s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1152s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:33   1152s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1152s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1152s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1152s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:33   1152s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:14:33   1153s] AoF 633.6545um
[09/22 09:14:33   1153s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:14:33   1153s] Total-nets :: 21199, Stn-nets :: 2, ratio :: 0.00943441 %, Total-len 407018, Stn-len 169.95
[09/22 09:14:33   1153s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14252
[09/22 09:14:33   1153s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4260.8M, EPOCH TIME: 1758546873.716249
[09/22 09:14:33   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:33   1153s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4260.8M, EPOCH TIME: 1758546873.747574
[09/22 09:14:33   1153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.23
[09/22 09:14:33   1153s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:19:13.3/15:01:10.2 (0.0), mem = 4260.8M
[09/22 09:14:33   1153s] 
[09/22 09:14:33   1153s] =============================================================================================
[09/22 09:14:33   1153s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.34-s088_1
[09/22 09:14:33   1153s] =============================================================================================
[09/22 09:14:33   1153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:33   1153s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1153s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:14:33   1153s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:14:33   1153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1153s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:33   1153s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:14:33   1153s] [ MISC                   ]          0:00:00.4  (  78.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:14:33   1153s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1153s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[09/22 09:14:33   1153s] ---------------------------------------------------------------------------------------------
[09/22 09:14:33   1153s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/22 09:14:33   1153s] End: GigaOpt high fanout net optimization
[09/22 09:14:33   1153s] Number of setup views: 1
[09/22 09:14:33   1153s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:14:33   1153s] Deleting Lib Analyzer.
[09/22 09:14:33   1153s] Begin: GigaOpt Global Optimization
[09/22 09:14:33   1153s] *info: use new DP (enabled)
[09/22 09:14:33   1153s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/22 09:14:33   1153s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:33   1153s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:33   1153s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:33   1153s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:13.5/15:01:10.4 (0.0), mem = 4260.8M
[09/22 09:14:33   1153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.24
[09/22 09:14:33   1153s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:14:33   1153s] 
[09/22 09:14:33   1153s] Creating Lib Analyzer ...
[09/22 09:14:33   1153s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:14:33   1153s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:14:33   1153s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:33   1153s] 
[09/22 09:14:33   1153s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:34   1153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1153s] Creating Lib Analyzer, finished. 
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s] Active Setup views: worst_case 
[09/22 09:14:34   1153s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.338223
[09/22 09:14:34   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:34   1153s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:34   1153s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4260.8M, EPOCH TIME: 1758546874.354031
[09/22 09:14:34   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] [oiPhyDebug] optDemand 194455728000.00, spDemand 194455728000.00.
[09/22 09:14:34   1153s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14252
[09/22 09:14:34   1153s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[09/22 09:14:34   1153s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1153s] OPERPROF: Starting DPlace-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.357647
[09/22 09:14:34   1153s] Processing tracks to init pin-track alignment.
[09/22 09:14:34   1153s] z: 2, totalTracks: 1
[09/22 09:14:34   1153s] z: 4, totalTracks: 1
[09/22 09:14:34   1153s] z: 6, totalTracks: 1
[09/22 09:14:34   1153s] z: 8, totalTracks: 1
[09/22 09:14:34   1153s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:34   1153s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4260.8M, EPOCH TIME: 1758546874.362257
[09/22 09:14:34   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:34   1153s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:34   1153s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546874.377143
[09/22 09:14:34   1153s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4260.8M, EPOCH TIME: 1758546874.377191
[09/22 09:14:34   1153s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546874.377255
[09/22 09:14:34   1153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4260.8MB).
[09/22 09:14:34   1153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4260.8M, EPOCH TIME: 1758546874.378348
[09/22 09:14:34   1153s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:34   1153s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14252
[09/22 09:14:34   1153s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1153s] ### Creating RouteCongInterface, started
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:14:34   1153s] 
[09/22 09:14:34   1153s] #optDebug: {0, 1.000}
[09/22 09:14:34   1153s] ### Creating RouteCongInterface, finished
[09/22 09:14:34   1153s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1153s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1153s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:34   1153s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1153s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1153s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1153s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:34   1153s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:34   1154s] *info: 1 clock net excluded
[09/22 09:14:34   1154s] *info: 1 ideal net excluded from IPO operation.
[09/22 09:14:34   1154s] *info: 963 no-driver nets excluded.
[09/22 09:14:34   1154s] *info: 1 net with fixed/cover wires excluded.
[09/22 09:14:34   1154s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.606946
[09/22 09:14:34   1154s] Found 0 hard placement blockage before merging.
[09/22 09:14:34   1154s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546874.607135
[09/22 09:14:34   1154s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/22 09:14:34   1154s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:14:34   1154s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
[09/22 09:14:34   1154s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:14:34   1154s] |   0.000|   0.000|   76.32%|   0:00:00.0| 4260.8M|worst_case|       NA| NA                               |
[09/22 09:14:34   1154s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:14:34   1154s] 
[09/22 09:14:34   1154s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4260.8M) ***
[09/22 09:14:34   1154s] 
[09/22 09:14:34   1154s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4260.8M) ***
[09/22 09:14:34   1154s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:14:34   1154s] Bottom Preferred Layer:
[09/22 09:14:34   1154s]     None
[09/22 09:14:34   1154s] Via Pillar Rule:
[09/22 09:14:34   1154s]     None
[09/22 09:14:34   1154s] Finished writing unified metrics of routing constraints.
[09/22 09:14:34   1154s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/22 09:14:34   1154s] Total-nets :: 21199, Stn-nets :: 2, ratio :: 0.00943441 %, Total-len 407018, Stn-len 169.95
[09/22 09:14:34   1154s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14252
[09/22 09:14:34   1154s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.731715
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14252).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4260.8M, EPOCH TIME: 1758546874.764160
[09/22 09:14:34   1154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.24
[09/22 09:14:34   1154s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:19:14.3/15:01:11.2 (0.0), mem = 4260.8M
[09/22 09:14:34   1154s] 
[09/22 09:14:34   1154s] =============================================================================================
[09/22 09:14:34   1154s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.34-s088_1
[09/22 09:14:34   1154s] =============================================================================================
[09/22 09:14:34   1154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:34   1154s] ---------------------------------------------------------------------------------------------
[09/22 09:14:34   1154s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:14:34   1154s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  40.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:34   1154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:34   1154s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:14:34   1154s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.5
[09/22 09:14:34   1154s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:14:34   1154s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:34   1154s] [ TransformInit          ]      1   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:14:34   1154s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:14:34   1154s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:34   1154s] [ MISC                   ]          0:00:00.2  (  24.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:14:34   1154s] ---------------------------------------------------------------------------------------------
[09/22 09:14:34   1154s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:14:34   1154s] ---------------------------------------------------------------------------------------------
[09/22 09:14:34   1154s] End: GigaOpt Global Optimization
[09/22 09:14:34   1154s] Begin: Collecting metrics
[09/22 09:14:34   1154s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 | 0:00:01  |        4261 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:14:34   1154s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3257.6M, current mem=3254.7M)

[09/22 09:14:34   1154s] End: Collecting metrics
[09/22 09:14:34   1154s] *** Timing Is met
[09/22 09:14:34   1154s] *** Check timing (0:00:00.0)
[09/22 09:14:34   1154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:14:34   1154s] Deleting Lib Analyzer.
[09/22 09:14:34   1154s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[09/22 09:14:34   1154s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:34   1154s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:34   1154s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:34   1154s] ### Creating LA Mngr. totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1154s] ### Creating LA Mngr, finished. totSessionCpu=0:19:14 mem=4260.8M
[09/22 09:14:34   1154s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/22 09:14:34   1154s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.950601
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] 
[09/22 09:14:34   1154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:34   1154s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:34   1154s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4260.8M, EPOCH TIME: 1758546874.966456
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.976634
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] 
[09/22 09:14:34   1154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:34   1154s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:34   1154s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546874.991988
[09/22 09:14:34   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:34   1154s] [oiPhyDebug] optDemand 194455728000.00, spDemand 194455728000.00.
[09/22 09:14:34   1154s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14252
[09/22 09:14:34   1154s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:14:34   1154s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:15 mem=4260.8M
[09/22 09:14:34   1154s] OPERPROF: Starting DPlace-Init at level 1, MEM:4260.8M, EPOCH TIME: 1758546874.995654
[09/22 09:14:34   1154s] Processing tracks to init pin-track alignment.
[09/22 09:14:34   1154s] z: 2, totalTracks: 1
[09/22 09:14:34   1154s] z: 4, totalTracks: 1
[09/22 09:14:34   1154s] z: 6, totalTracks: 1
[09/22 09:14:34   1154s] z: 8, totalTracks: 1
[09/22 09:14:34   1154s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:35   1154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4260.8M, EPOCH TIME: 1758546875.000478
[09/22 09:14:35   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:35   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:35   1154s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:35   1154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4260.8M, EPOCH TIME: 1758546875.015810
[09/22 09:14:35   1154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4260.8M, EPOCH TIME: 1758546875.015858
[09/22 09:14:35   1154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546875.015927
[09/22 09:14:35   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4260.8MB).
[09/22 09:14:35   1154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.022, MEM:4260.8M, EPOCH TIME: 1758546875.017207
[09/22 09:14:35   1154s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:35   1154s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14252
[09/22 09:14:35   1154s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:15 mem=4260.8M
[09/22 09:14:35   1154s] Begin: Area Reclaim Optimization
[09/22 09:14:35   1154s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:14.6/15:01:11.5 (0.0), mem = 4260.8M
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] Creating Lib Analyzer ...
[09/22 09:14:35   1154s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:14:35   1154s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:14:35   1154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:35   1154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:15 mem=4260.8M
[09/22 09:14:35   1154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:15 mem=4260.8M
[09/22 09:14:35   1154s] Creating Lib Analyzer, finished. 
[09/22 09:14:35   1154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.25
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] Active Setup views: worst_case 
[09/22 09:14:35   1154s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14252
[09/22 09:14:35   1154s] ### Creating RouteCongInterface, started
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:14:35   1154s] 
[09/22 09:14:35   1154s] #optDebug: {0, 1.000}
[09/22 09:14:35   1154s] ### Creating RouteCongInterface, finished
[09/22 09:14:35   1154s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:35   1154s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:35   1154s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:35   1154s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4260.8M, EPOCH TIME: 1758546875.465048
[09/22 09:14:35   1154s] Found 0 hard placement blockage before merging.
[09/22 09:14:35   1154s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4260.8M, EPOCH TIME: 1758546875.465253
[09/22 09:14:35   1155s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 76.32
[09/22 09:14:35   1155s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:35   1155s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:14:35   1155s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:35   1155s] |   76.32%|        -|   0.100|   0.000|   0:00:00.0| 4260.8M|
[09/22 09:14:35   1155s] |   76.32%|        0|   0.100|   0.000|   0:00:00.0| 4260.8M|
[09/22 09:14:35   1155s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:35   1155s] |   76.32%|        0|   0.100|   0.000|   0:00:00.0| 4260.8M|
[09/22 09:14:37   1157s] |   76.24%|       32|   0.100|   0.000|   0:00:02.0| 4260.8M|
[09/22 09:14:38   1157s] |   76.19%|       51|   0.100|   0.000|   0:00:01.0| 4268.8M|
[09/22 09:14:38   1157s] |   76.19%|        1|   0.100|   0.000|   0:00:00.0| 4268.8M|
[09/22 09:14:38   1157s] |   76.19%|        0|   0.100|   0.000|   0:00:00.0| 4268.8M|
[09/22 09:14:38   1157s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:38   1157s] |   76.19%|        0|   0.100|   0.000|   0:00:00.0| 4268.8M|
[09/22 09:14:38   1157s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:38   1157s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.19
[09/22 09:14:38   1157s] 
[09/22 09:14:38   1157s] ** Summary: Restruct = 0 Buffer Deletion = 28 Declone = 4 Resize = 51 **
[09/22 09:14:38   1157s] --------------------------------------------------------------
[09/22 09:14:38   1157s] |                                   | Total     | Sequential |
[09/22 09:14:38   1157s] --------------------------------------------------------------
[09/22 09:14:38   1157s] | Num insts resized                 |      50  |       0    |
[09/22 09:14:38   1157s] | Num insts undone                  |       1  |       0    |
[09/22 09:14:38   1157s] | Num insts Downsized               |      50  |       0    |
[09/22 09:14:38   1157s] | Num insts Samesized               |       0  |       0    |
[09/22 09:14:38   1157s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:14:38   1157s] | Num multiple commits+uncommits    |       1  |       -    |
[09/22 09:14:38   1157s] --------------------------------------------------------------
[09/22 09:14:38   1157s] Bottom Preferred Layer:
[09/22 09:14:38   1157s]     None
[09/22 09:14:38   1157s] Via Pillar Rule:
[09/22 09:14:38   1157s]     None
[09/22 09:14:38   1157s] Finished writing unified metrics of routing constraints.
[09/22 09:14:38   1157s] 
[09/22 09:14:38   1157s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/22 09:14:38   1157s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[09/22 09:14:38   1157s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:14:38   1157s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14220
[09/22 09:14:38   1157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.25
[09/22 09:14:38   1157s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:19:17.8/15:01:14.7 (0.0), mem = 4268.8M
[09/22 09:14:38   1157s] 
[09/22 09:14:38   1157s] =============================================================================================
[09/22 09:14:38   1157s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.34-s088_1
[09/22 09:14:38   1157s] =============================================================================================
[09/22 09:14:38   1157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:38   1157s] ---------------------------------------------------------------------------------------------
[09/22 09:14:38   1157s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:14:38   1157s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:38   1157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:38   1157s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:14:38   1157s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:14:38   1157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:38   1157s] [ OptimizationStep       ]      1   0:00:00.2  (   6.8 % )     0:00:02.8 /  0:00:02.7    1.0
[09/22 09:14:38   1157s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.8 % )     0:00:02.6 /  0:00:02.5    1.0
[09/22 09:14:38   1157s] [ OptGetWeight           ]    314   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:38   1157s] [ OptEval                ]    314   0:00:02.0  (  62.8 % )     0:00:02.0 /  0:00:02.0    1.0
[09/22 09:14:38   1157s] [ OptCommit              ]    314   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:14:38   1157s] [ PostCommitDelayUpdate  ]    315   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.1
[09/22 09:14:38   1157s] [ IncrDelayCalc          ]    115   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:38   1157s] [ IncrTimingUpdate       ]     36   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:14:38   1157s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:14:38   1157s] ---------------------------------------------------------------------------------------------
[09/22 09:14:38   1157s]  AreaOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[09/22 09:14:38   1157s] ---------------------------------------------------------------------------------------------
[09/22 09:14:38   1157s] Executing incremental physical updates
[09/22 09:14:38   1157s] Executing incremental physical updates
[09/22 09:14:38   1157s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14220
[09/22 09:14:38   1157s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4268.8M, EPOCH TIME: 1758546878.278942
[09/22 09:14:38   1157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14220).
[09/22 09:14:38   1157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1157s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:4268.8M, EPOCH TIME: 1758546878.312120
[09/22 09:14:38   1157s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4268.82M, totSessionCpu=0:19:18).
[09/22 09:14:38   1157s] Begin: Collecting metrics
[09/22 09:14:38   1157s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 | 0:00:04  |        4269 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:14:38   1157s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3257.2M, current mem=3257.2M)

[09/22 09:14:38   1157s] End: Collecting metrics
[09/22 09:14:38   1158s] Deleting Lib Analyzer.
[09/22 09:14:38   1158s] **INFO: Flow update: Design timing is met.
[09/22 09:14:38   1158s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:14:38   1158s] **INFO: Flow update: Design timing is met.
[09/22 09:14:38   1158s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[09/22 09:14:38   1158s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:38   1158s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:38   1158s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:38   1158s] ### Creating LA Mngr. totSessionCpu=0:19:18 mem=4268.8M
[09/22 09:14:38   1158s] ### Creating LA Mngr, finished. totSessionCpu=0:19:18 mem=4268.8M
[09/22 09:14:38   1158s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4268.8M, EPOCH TIME: 1758546878.721916
[09/22 09:14:38   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] 
[09/22 09:14:38   1158s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:38   1158s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:38   1158s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4268.8M, EPOCH TIME: 1758546878.737840
[09/22 09:14:38   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] [oiPhyDebug] optDemand 194132880000.00, spDemand 194132880000.00.
[09/22 09:14:38   1158s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14220
[09/22 09:14:38   1158s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:14:38   1158s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:18 mem=4268.8M
[09/22 09:14:38   1158s] OPERPROF: Starting DPlace-Init at level 1, MEM:4268.8M, EPOCH TIME: 1758546878.741694
[09/22 09:14:38   1158s] Processing tracks to init pin-track alignment.
[09/22 09:14:38   1158s] z: 2, totalTracks: 1
[09/22 09:14:38   1158s] z: 4, totalTracks: 1
[09/22 09:14:38   1158s] z: 6, totalTracks: 1
[09/22 09:14:38   1158s] z: 8, totalTracks: 1
[09/22 09:14:38   1158s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:38   1158s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4268.8M, EPOCH TIME: 1758546878.746585
[09/22 09:14:38   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:38   1158s] 
[09/22 09:14:38   1158s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:38   1158s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:38   1158s] 
[09/22 09:14:38   1158s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:38   1158s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4268.8M, EPOCH TIME: 1758546878.762074
[09/22 09:14:38   1158s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4268.8M, EPOCH TIME: 1758546878.762133
[09/22 09:14:38   1158s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4268.8M, EPOCH TIME: 1758546878.762193
[09/22 09:14:38   1158s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4268.8MB).
[09/22 09:14:38   1158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4268.8M, EPOCH TIME: 1758546878.763298
[09/22 09:14:38   1158s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:38   1158s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14220
[09/22 09:14:38   1158s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:18 mem=4268.8M
[09/22 09:14:38   1158s] Begin: Area Reclaim Optimization
[09/22 09:14:38   1158s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:18.3/15:01:15.3 (0.0), mem = 4268.8M
[09/22 09:14:38   1158s] 
[09/22 09:14:38   1158s] Creating Lib Analyzer ...
[09/22 09:14:38   1158s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:14:38   1158s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:14:38   1158s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:14:38   1158s] 
[09/22 09:14:38   1158s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:14:39   1158s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:19 mem=4268.8M
[09/22 09:14:39   1158s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:19 mem=4268.8M
[09/22 09:14:39   1158s] Creating Lib Analyzer, finished. 
[09/22 09:14:39   1158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.26
[09/22 09:14:39   1158s] 
[09/22 09:14:39   1158s] Active Setup views: worst_case 
[09/22 09:14:39   1158s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14220
[09/22 09:14:39   1158s] ### Creating RouteCongInterface, started
[09/22 09:14:39   1158s] 
[09/22 09:14:39   1158s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[09/22 09:14:39   1158s] 
[09/22 09:14:39   1158s] #optDebug: {0, 1.000}
[09/22 09:14:39   1158s] ### Creating RouteCongInterface, finished
[09/22 09:14:39   1158s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:39   1158s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:39   1158s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:39   1158s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4268.8M, EPOCH TIME: 1758546879.226218
[09/22 09:14:39   1158s] Found 0 hard placement blockage before merging.
[09/22 09:14:39   1158s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4268.8M, EPOCH TIME: 1758546879.226371
[09/22 09:14:39   1158s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.19
[09/22 09:14:39   1158s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:39   1158s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:14:39   1158s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:39   1158s] |   76.19%|        -|   0.000|   0.000|   0:00:00.0| 4268.8M|
[09/22 09:14:39   1158s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:46   1165s] |   76.09%|      101|   0.000|   0.000|   0:00:07.0| 4278.8M|
[09/22 09:14:46   1165s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:46   1165s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:46   1165s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.09
[09/22 09:14:46   1165s] 
[09/22 09:14:46   1165s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/22 09:14:46   1165s] --------------------------------------------------------------
[09/22 09:14:46   1165s] |                                   | Total     | Sequential |
[09/22 09:14:46   1165s] --------------------------------------------------------------
[09/22 09:14:46   1165s] | Num insts resized                 |       0  |       0    |
[09/22 09:14:46   1165s] | Num insts undone                  |       0  |       0    |
[09/22 09:14:46   1165s] | Num insts Downsized               |       0  |       0    |
[09/22 09:14:46   1165s] | Num insts Samesized               |       0  |       0    |
[09/22 09:14:46   1165s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:14:46   1165s] | Num multiple commits+uncommits    |       0  |       -    |
[09/22 09:14:46   1165s] --------------------------------------------------------------
[09/22 09:14:46   1165s] Bottom Preferred Layer:
[09/22 09:14:46   1165s]     None
[09/22 09:14:46   1165s] Via Pillar Rule:
[09/22 09:14:46   1165s]     None
[09/22 09:14:46   1165s] Finished writing unified metrics of routing constraints.
[09/22 09:14:46   1165s] 
[09/22 09:14:46   1165s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/22 09:14:46   1165s] End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
[09/22 09:14:46   1165s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:14:46   1165s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14174
[09/22 09:14:46   1165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.26
[09/22 09:14:46   1165s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:19:25.8/15:01:22.7 (0.0), mem = 4278.8M
[09/22 09:14:46   1165s] 
[09/22 09:14:46   1165s] =============================================================================================
[09/22 09:14:46   1165s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.34-s088_1
[09/22 09:14:46   1165s] =============================================================================================
[09/22 09:14:46   1165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:46   1165s] ---------------------------------------------------------------------------------------------
[09/22 09:14:46   1165s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:14:46   1165s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.4    1.1
[09/22 09:14:46   1165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:46   1165s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[09/22 09:14:46   1165s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:14:46   1165s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:46   1165s] [ OptimizationStep       ]      1   0:00:00.1  (   1.3 % )     0:00:07.0 /  0:00:07.0    1.0
[09/22 09:14:46   1165s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:06.9 /  0:00:06.9    1.0
[09/22 09:14:46   1165s] [ OptGetWeight           ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:46   1165s] [ OptEval                ]     57   0:00:06.4  (  86.0 % )     0:00:06.4 /  0:00:06.4    1.0
[09/22 09:14:46   1165s] [ OptCommit              ]     57   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:14:46   1165s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:46   1165s] [ IncrDelayCalc          ]    110   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:14:46   1165s] [ IncrTimingUpdate       ]     26   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:14:46   1165s] [ MISC                   ]          0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:14:46   1165s] ---------------------------------------------------------------------------------------------
[09/22 09:14:46   1165s]  AreaOpt #2 TOTAL                   0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[09/22 09:14:46   1165s] ---------------------------------------------------------------------------------------------
[09/22 09:14:46   1165s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14174
[09/22 09:14:46   1165s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546886.287791
[09/22 09:14:46   1165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14174).
[09/22 09:14:46   1165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1165s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4278.8M, EPOCH TIME: 1758546886.322095
[09/22 09:14:46   1165s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=4278.82M, totSessionCpu=0:19:26).
[09/22 09:14:46   1165s] Begin: Collecting metrics
[09/22 09:14:46   1165s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 | 0:00:08  |        4279 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:14:46   1165s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3266.5M, current mem=3266.5M)

[09/22 09:14:46   1165s] End: Collecting metrics
[09/22 09:14:46   1165s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[09/22 09:14:46   1166s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:14:46   1166s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:14:46   1166s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:14:46   1166s] ### Creating LA Mngr. totSessionCpu=0:19:26 mem=4278.8M
[09/22 09:14:46   1166s] ### Creating LA Mngr, finished. totSessionCpu=0:19:26 mem=4278.8M
[09/22 09:14:46   1166s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546886.521541
[09/22 09:14:46   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:46   1166s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:46   1166s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4278.8M, EPOCH TIME: 1758546886.537277
[09/22 09:14:46   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] [oiPhyDebug] optDemand 193856544000.00, spDemand 193856544000.00.
[09/22 09:14:46   1166s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14174
[09/22 09:14:46   1166s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:14:46   1166s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:26 mem=4278.8M
[09/22 09:14:46   1166s] OPERPROF: Starting DPlace-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546886.541138
[09/22 09:14:46   1166s] Processing tracks to init pin-track alignment.
[09/22 09:14:46   1166s] z: 2, totalTracks: 1
[09/22 09:14:46   1166s] z: 4, totalTracks: 1
[09/22 09:14:46   1166s] z: 6, totalTracks: 1
[09/22 09:14:46   1166s] z: 8, totalTracks: 1
[09/22 09:14:46   1166s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:46   1166s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546886.546186
[09/22 09:14:46   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:46   1166s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:46   1166s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4278.8M, EPOCH TIME: 1758546886.561261
[09/22 09:14:46   1166s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4278.8M, EPOCH TIME: 1758546886.561321
[09/22 09:14:46   1166s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546886.561380
[09/22 09:14:46   1166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4278.8MB).
[09/22 09:14:46   1166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4278.8M, EPOCH TIME: 1758546886.562478
[09/22 09:14:46   1166s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:46   1166s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14174
[09/22 09:14:46   1166s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:26 mem=4278.8M
[09/22 09:14:46   1166s] Begin: Area Reclaim Optimization
[09/22 09:14:46   1166s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:19:26.1/15:01:23.1 (0.0), mem = 4278.8M
[09/22 09:14:46   1166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.27
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s] Active Setup views: worst_case 
[09/22 09:14:46   1166s] [LDM::Info] TotalInstCnt at InitDesignMc2: 14174
[09/22 09:14:46   1166s] ### Creating RouteCongInterface, started
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:14:46   1166s] 
[09/22 09:14:46   1166s] #optDebug: {0, 1.000}
[09/22 09:14:46   1166s] ### Creating RouteCongInterface, finished
[09/22 09:14:46   1166s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:46   1166s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:14:46   1166s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:14:46   1166s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4278.8M, EPOCH TIME: 1758546886.709689
[09/22 09:14:46   1166s] Found 0 hard placement blockage before merging.
[09/22 09:14:46   1166s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546886.709851
[09/22 09:14:46   1166s] Reclaim Optimization WNS Slack 0.039  TNS Slack 0.000 Density 76.09
[09/22 09:14:46   1166s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:46   1166s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/22 09:14:46   1166s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:46   1166s] |   76.09%|        -|   0.039|   0.000|   0:00:00.0| 4278.8M|
[09/22 09:14:47   1166s] |   76.09%|        0|   0.039|   0.000|   0:00:01.0| 4278.8M|
[09/22 09:14:47   1166s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:47   1166s] |   76.09%|        0|   0.039|   0.000|   0:00:00.0| 4278.8M|
[09/22 09:14:48   1168s] |   76.08%|        1|   0.039|   0.000|   0:00:01.0| 4278.8M|
[09/22 09:14:48   1168s] |   76.08%|       10|   0.039|   0.000|   0:00:00.0| 4278.8M|
[09/22 09:14:48   1168s] |   76.08%|        0|   0.039|   0.000|   0:00:00.0| 4278.8M|
[09/22 09:14:48   1168s] #optDebug: <stH: 1.7100 MiSeL: 33.5865>
[09/22 09:14:48   1168s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[09/22 09:14:49   1168s] |   76.08%|        0|   0.039|   0.000|   0:00:01.0| 4278.8M|
[09/22 09:14:49   1168s] +---------+---------+--------+--------+------------+--------+
[09/22 09:14:49   1168s] Reclaim Optimization End WNS Slack 0.039  TNS Slack 0.000 Density 76.08
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 10 **
[09/22 09:14:49   1168s] --------------------------------------------------------------
[09/22 09:14:49   1168s] |                                   | Total     | Sequential |
[09/22 09:14:49   1168s] --------------------------------------------------------------
[09/22 09:14:49   1168s] | Num insts resized                 |      10  |       0    |
[09/22 09:14:49   1168s] | Num insts undone                  |       0  |       0    |
[09/22 09:14:49   1168s] | Num insts Downsized               |      10  |       0    |
[09/22 09:14:49   1168s] | Num insts Samesized               |       0  |       0    |
[09/22 09:14:49   1168s] | Num insts Upsized                 |       0  |       0    |
[09/22 09:14:49   1168s] | Num multiple commits+uncommits    |       0  |       -    |
[09/22 09:14:49   1168s] --------------------------------------------------------------
[09/22 09:14:49   1168s] Bottom Preferred Layer:
[09/22 09:14:49   1168s]     None
[09/22 09:14:49   1168s] Via Pillar Rule:
[09/22 09:14:49   1168s]     None
[09/22 09:14:49   1168s] Finished writing unified metrics of routing constraints.
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s] Number of times islegalLocAvaiable called = 10 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
[09/22 09:14:49   1168s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[09/22 09:14:49   1168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546889.046724
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14173).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.034, MEM:4278.8M, EPOCH TIME: 1758546889.080313
[09/22 09:14:49   1168s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546889.082291
[09/22 09:14:49   1168s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546889.082368
[09/22 09:14:49   1168s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4278.8M, EPOCH TIME: 1758546889.087937
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:49   1168s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:49   1168s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.016, MEM:4278.8M, EPOCH TIME: 1758546889.103674
[09/22 09:14:49   1168s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4278.8M, EPOCH TIME: 1758546889.103724
[09/22 09:14:49   1168s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546889.103778
[09/22 09:14:49   1168s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4278.8M, EPOCH TIME: 1758546889.104861
[09/22 09:14:49   1168s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546889.105000
[09/22 09:14:49   1168s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.023, MEM:4278.8M, EPOCH TIME: 1758546889.105079
[09/22 09:14:49   1168s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.023, REAL:0.023, MEM:4278.8M, EPOCH TIME: 1758546889.105106
[09/22 09:14:49   1168s] TDRefine: refinePlace mode is spiral
[09/22 09:14:49   1168s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:14:49   1168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.14
[09/22 09:14:49   1168s] OPERPROF: Starting Refine-Place at level 1, MEM:4278.8M, EPOCH TIME: 1758546889.105811
[09/22 09:14:49   1168s] *** Starting refinePlace (0:19:29 mem=4278.8M) ***
[09/22 09:14:49   1168s] Total net bbox length = 3.623e+05 (1.521e+05 2.102e+05) (ext = 1.130e+04)
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:49   1168s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:49   1168s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:14:49   1168s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546889.118230
[09/22 09:14:49   1168s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546889.118580
[09/22 09:14:49   1168s] Set min layer with default ( 2 )
[09/22 09:14:49   1168s] Set max layer with default ( 127 )
[09/22 09:14:49   1168s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1168s] Min route layer (adjusted) = 2
[09/22 09:14:49   1168s] Max route layer (adjusted) = 11
[09/22 09:14:49   1168s] Set min layer with default ( 2 )
[09/22 09:14:49   1168s] Set max layer with default ( 127 )
[09/22 09:14:49   1168s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1168s] Min route layer (adjusted) = 2
[09/22 09:14:49   1168s] Max route layer (adjusted) = 11
[09/22 09:14:49   1168s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546889.122294
[09/22 09:14:49   1168s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546889.122657
[09/22 09:14:49   1168s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4278.8M, EPOCH TIME: 1758546889.122693
[09/22 09:14:49   1168s] Starting refinePlace ...
[09/22 09:14:49   1168s] Set min layer with default ( 2 )
[09/22 09:14:49   1168s] Set max layer with default ( 127 )
[09/22 09:14:49   1168s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1168s] Min route layer (adjusted) = 2
[09/22 09:14:49   1168s] Max route layer (adjusted) = 11
[09/22 09:14:49   1168s] One DDP V2 for no tweak run.
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s]  === Spiral for Logical I: (movable: 14173) ===
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:14:49   1168s] 
[09/22 09:14:49   1168s]  Info: 0 filler has been deleted!
[09/22 09:14:49   1168s] Move report: legalization moves 187 insts, mean move: 1.68 um, max move: 7.20 um spiral
[09/22 09:14:49   1168s] 	Max move on inst (instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0): (161.60, 177.46) --> (154.40, 177.46)
[09/22 09:14:49   1168s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:14:49   1168s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:14:49   1168s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4262.8MB) @(0:19:29 - 0:19:29).
[09/22 09:14:49   1168s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:14:49   1168s] Move report: Detail placement moves 187 insts, mean move: 1.68 um, max move: 7.20 um 
[09/22 09:14:49   1168s] 	Max move on inst (instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0): (161.60, 177.46) --> (154.40, 177.46)
[09/22 09:14:49   1168s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:14:49   1168s] Statistics of distance of Instance movement in refine placement:
[09/22 09:14:49   1168s]   maximum (X+Y) =         7.20 um
[09/22 09:14:49   1168s]   inst (instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0) with max move: (161.6, 177.46) -> (154.4, 177.46)
[09/22 09:14:49   1168s]   mean    (X+Y) =         1.68 um
[09/22 09:14:49   1168s] Summary Report:
[09/22 09:14:49   1168s] Instances move: 187 (out of 14173 movable)
[09/22 09:14:49   1168s] Instances flipped: 0
[09/22 09:14:49   1168s] Mean displacement: 1.68 um
[09/22 09:14:49   1168s] Max displacement: 7.20 um (Instance: instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0) (161.6, 177.46) -> (154.4, 177.46)
[09/22 09:14:49   1168s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[09/22 09:14:49   1168s] 	Violation at original loc: Overlapping with other instance
[09/22 09:14:49   1168s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:14:49   1168s] Total instances moved : 187
[09/22 09:14:49   1168s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.256, REAL:0.255, MEM:4262.8M, EPOCH TIME: 1758546889.377737
[09/22 09:14:49   1168s] Total net bbox length = 3.625e+05 (1.523e+05 2.103e+05) (ext = 1.130e+04)
[09/22 09:14:49   1168s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:14:49   1168s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4262.8MB) @(0:19:29 - 0:19:29).
[09/22 09:14:49   1168s] *** Finished refinePlace (0:19:29 mem=4262.8M) ***
[09/22 09:14:49   1168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.14
[09/22 09:14:49   1168s] OPERPROF: Finished Refine-Place at level 1, CPU:0.278, REAL:0.277, MEM:4262.8M, EPOCH TIME: 1758546889.383239
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 7.20 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0 cell INVX3 loc (161.60, 177.46) -> (154.40, 177.46)
RPlace-Summary:     Average move dist: 1.68
RPlace-Summary:     Number of inst moved: 187
RPlace-Summary:     Number of movable inst: 14173
[09/22 09:14:49   1168s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:14:49   1168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546889.449719
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14173).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4262.8M, EPOCH TIME: 1758546889.480917
[09/22 09:14:49   1168s] *** maximum move = 7.20 um ***
[09/22 09:14:49   1168s] *** Finished re-routing un-routed nets (4262.8M) ***
[09/22 09:14:49   1168s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546889.495265
[09/22 09:14:49   1168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546889.500838
[09/22 09:14:49   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:49   1169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:49   1169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546889.516922
[09/22 09:14:49   1169s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546889.516978
[09/22 09:14:49   1169s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.517037
[09/22 09:14:49   1169s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4262.8M, EPOCH TIME: 1758546889.518191
[09/22 09:14:49   1169s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.518326
[09/22 09:14:49   1169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:4262.8M, EPOCH TIME: 1758546889.518404
[09/22 09:14:49   1169s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
[09/22 09:14:49   1169s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:14:49   1169s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 14173
[09/22 09:14:49   1169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.27
[09/22 09:14:49   1169s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:19:29.0/15:01:26.0 (0.0), mem = 4262.8M
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s] =============================================================================================
[09/22 09:14:49   1169s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    23.34-s088_1
[09/22 09:14:49   1169s] =============================================================================================
[09/22 09:14:49   1169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:14:49   1169s] ---------------------------------------------------------------------------------------------
[09/22 09:14:49   1169s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:14:49   1169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:49   1169s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[09/22 09:14:49   1169s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:14:49   1169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:49   1169s] [ OptimizationStep       ]      1   0:00:00.2  (   6.9 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:14:49   1169s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.7 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:14:49   1169s] [ OptGetWeight           ]    228   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:49   1169s] [ OptEval                ]    228   0:00:02.0  (  66.2 % )     0:00:02.0 /  0:00:01.9    1.0
[09/22 09:14:49   1169s] [ OptCommit              ]    228   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:49   1169s] [ PostCommitDelayUpdate  ]    228   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:14:49   1169s] [ IncrDelayCalc          ]     23   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:14:49   1169s] [ RefinePlace            ]      1   0:00:00.5  (  17.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:14:49   1169s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:14:49   1169s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:14:49   1169s] [ MISC                   ]          0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:14:49   1169s] ---------------------------------------------------------------------------------------------
[09/22 09:14:49   1169s]  AreaOpt #3 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.9    1.0
[09/22 09:14:49   1169s] ---------------------------------------------------------------------------------------------
[09/22 09:14:49   1169s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14173
[09/22 09:14:49   1169s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546889.561047
[09/22 09:14:49   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.033, MEM:4262.8M, EPOCH TIME: 1758546889.593664
[09/22 09:14:49   1169s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4262.82M, totSessionCpu=0:19:29).
[09/22 09:14:49   1169s] Begin: Collecting metrics
[09/22 09:14:49   1169s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 | 0:00:03  |        4263 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:14:49   1169s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3266.5M, current mem=3265.4M)

[09/22 09:14:49   1169s] End: Collecting metrics
[09/22 09:14:49   1169s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:29.3/15:01:26.2 (0.0), mem = 4262.8M
[09/22 09:14:49   1169s] Starting local wire reclaim
[09/22 09:14:49   1169s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4262.8M, EPOCH TIME: 1758546889.766520
[09/22 09:14:49   1169s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546889.766571
[09/22 09:14:49   1169s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546889.766621
[09/22 09:14:49   1169s] Processing tracks to init pin-track alignment.
[09/22 09:14:49   1169s] z: 2, totalTracks: 1
[09/22 09:14:49   1169s] z: 4, totalTracks: 1
[09/22 09:14:49   1169s] z: 6, totalTracks: 1
[09/22 09:14:49   1169s] z: 8, totalTracks: 1
[09/22 09:14:49   1169s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:14:49   1169s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4262.8M, EPOCH TIME: 1758546889.772453
[09/22 09:14:49   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:49   1169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:14:49   1169s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546889.788243
[09/22 09:14:49   1169s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4262.8M, EPOCH TIME: 1758546889.788292
[09/22 09:14:49   1169s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.788347
[09/22 09:14:49   1169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4262.8MB).
[09/22 09:14:49   1169s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.023, REAL:0.023, MEM:4262.8M, EPOCH TIME: 1758546889.789428
[09/22 09:14:49   1169s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.023, REAL:0.023, MEM:4262.8M, EPOCH TIME: 1758546889.789454
[09/22 09:14:49   1169s] TDRefine: refinePlace mode is spiral
[09/22 09:14:49   1169s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:14:49   1169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.15
[09/22 09:14:49   1169s] OPERPROF:   Starting Refine-Place at level 2, MEM:4262.8M, EPOCH TIME: 1758546889.790167
[09/22 09:14:49   1169s] *** Starting refinePlace (0:19:29 mem=4262.8M) ***
[09/22 09:14:49   1169s] Total net bbox length = 3.625e+05 (1.523e+05 2.103e+05) (ext = 1.130e+04)
[09/22 09:14:49   1169s] 
[09/22 09:14:49   1169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:14:49   1169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:14:49   1169s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546889.803117
[09/22 09:14:49   1169s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.803485
[09/22 09:14:49   1169s] Set min layer with default ( 2 )
[09/22 09:14:49   1169s] Set max layer with default ( 127 )
[09/22 09:14:49   1169s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1169s] Min route layer (adjusted) = 2
[09/22 09:14:49   1169s] Max route layer (adjusted) = 11
[09/22 09:14:49   1169s] Set min layer with default ( 2 )
[09/22 09:14:49   1169s] Set max layer with default ( 127 )
[09/22 09:14:49   1169s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1169s] Min route layer (adjusted) = 2
[09/22 09:14:49   1169s] Max route layer (adjusted) = 11
[09/22 09:14:49   1169s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4262.8M, EPOCH TIME: 1758546889.806760
[09/22 09:14:49   1169s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.807156
[09/22 09:14:49   1169s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4262.8M, EPOCH TIME: 1758546889.807204
[09/22 09:14:49   1169s] Starting refinePlace ...
[09/22 09:14:49   1169s] Set min layer with default ( 2 )
[09/22 09:14:49   1169s] Set max layer with default ( 127 )
[09/22 09:14:49   1169s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:14:49   1169s] Min route layer (adjusted) = 2
[09/22 09:14:49   1169s] Max route layer (adjusted) = 11
[09/22 09:14:49   1169s] One DDP V2 for no tweak run.
[09/22 09:14:49   1169s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4262.8M, EPOCH TIME: 1758546889.810914
[09/22 09:14:49   1169s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4262.8M, EPOCH TIME: 1758546889.828046
[09/22 09:14:49   1169s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4262.8M, EPOCH TIME: 1758546889.828661
[09/22 09:14:49   1169s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546889.828708
[09/22 09:14:49   1169s] MP Top (14173): mp=1.050. U=0.761.
[09/22 09:14:49   1169s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.003, MEM:4262.8M, EPOCH TIME: 1758546889.831220
[09/22 09:14:49   1169s] [Pin padding] pin density ratio 0.45
[09/22 09:14:49   1169s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4262.8M, EPOCH TIME: 1758546889.831827
[09/22 09:14:49   1169s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4262.8M, EPOCH TIME: 1758546889.831861
[09/22 09:14:49   1169s] OPERPROF:             Starting InitSKP at level 7, MEM:4262.8M, EPOCH TIME: 1758546889.832048
[09/22 09:14:49   1169s] no activity file in design. spp won't run.
[09/22 09:14:49   1169s] no activity file in design. spp won't run.
[09/22 09:14:50   1169s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
[09/22 09:14:50   1169s] OPERPROF:             Finished InitSKP at level 7, CPU:0.468, REAL:0.469, MEM:4278.8M, EPOCH TIME: 1758546890.301541
[09/22 09:14:50   1169s] Timing cost in AAE based: 958.4024095797809650
[09/22 09:14:50   1169s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.585, REAL:0.588, MEM:4278.8M, EPOCH TIME: 1758546890.419471
[09/22 09:14:50   1169s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.586, REAL:0.589, MEM:4278.8M, EPOCH TIME: 1758546890.420469
[09/22 09:14:50   1169s] SKP cleared!
[09/22 09:14:50   1169s] AAE Timing clean up.
[09/22 09:14:50   1169s] Tweakage: fix icg 1, fix clk 0.
[09/22 09:14:50   1169s] Tweakage: density cost 1, scale 0.4.
[09/22 09:14:50   1169s] Tweakage: activity cost 0, scale 1.0.
[09/22 09:14:50   1169s] Tweakage: timing cost on, scale 1.0.
[09/22 09:14:50   1169s] Tweakage: congestion cost on, scale 1.0.
[09/22 09:14:50   1169s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4278.8M, EPOCH TIME: 1758546890.423779
[09/22 09:14:50   1169s] Cut to 1 partitions.
[09/22 09:14:50   1169s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4278.8M, EPOCH TIME: 1758546890.432753
[09/22 09:14:51   1170s] Tweakage swap 1154 pairs.
[09/22 09:14:52   1171s] Tweakage swap 233 pairs.
[09/22 09:14:52   1172s] Tweakage swap 121 pairs.
[09/22 09:14:53   1172s] Tweakage swap 11 pairs.
[09/22 09:14:54   1173s] Tweakage swap 81 pairs.
[09/22 09:14:54   1174s] Tweakage swap 14 pairs.
[09/22 09:14:55   1174s] Tweakage swap 19 pairs.
[09/22 09:14:55   1175s] Tweakage swap 0 pairs.
[09/22 09:14:56   1176s] Tweakage swap 7 pairs.
[09/22 09:14:57   1176s] Tweakage swap 0 pairs.
[09/22 09:14:58   1177s] Tweakage swap 3 pairs.
[09/22 09:14:58   1178s] Tweakage swap 0 pairs.
[09/22 09:14:59   1179s] Tweakage swap 771 pairs.
[09/22 09:15:00   1179s] Tweakage swap 148 pairs.
[09/22 09:15:01   1180s] Tweakage swap 46 pairs.
[09/22 09:15:01   1181s] Tweakage swap 4 pairs.
[09/22 09:15:01   1181s] Cleanup congestion map
[09/22 09:15:01   1181s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:01   1181s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:01   1181s] High layer ICDP is OFF.
[09/22 09:15:01   1181s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:01   1181s] Starting Early Global Route supply map. mem = 4278.8M
[09/22 09:15:01   1181s] (I)      Initializing eGR engine (regular)
[09/22 09:15:01   1181s] Set min layer with default ( 2 )
[09/22 09:15:01   1181s] Set max layer with default ( 127 )
[09/22 09:15:01   1181s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:01   1181s] Min route layer (adjusted) = 2
[09/22 09:15:01   1181s] Max route layer (adjusted) = 11
[09/22 09:15:01   1181s] (I)      clean place blk overflow:
[09/22 09:15:01   1181s] (I)      H : enabled 1.00 0
[09/22 09:15:01   1181s] (I)      V : enabled 1.00 0
[09/22 09:15:01   1181s] (I)      Initializing eGR engine (regular)
[09/22 09:15:01   1181s] Set min layer with default ( 2 )
[09/22 09:15:01   1181s] Set max layer with default ( 127 )
[09/22 09:15:01   1181s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:01   1181s] Min route layer (adjusted) = 2
[09/22 09:15:01   1181s] Max route layer (adjusted) = 11
[09/22 09:15:01   1181s] (I)      clean place blk overflow:
[09/22 09:15:01   1181s] (I)      H : enabled 1.00 0
[09/22 09:15:01   1181s] (I)      V : enabled 1.00 0
[09/22 09:15:01   1181s] (I)      Started Early Global Route kernel ( Curr Mem: 4.06 MB )
[09/22 09:15:01   1181s] (I)      Running eGR Regular flow
[09/22 09:15:01   1181s] (I)      # wire layers (front) : 12
[09/22 09:15:01   1181s] (I)      # wire layers (back)  : 0
[09/22 09:15:01   1181s] (I)      min wire layer : 1
[09/22 09:15:01   1181s] (I)      max wire layer : 11
[09/22 09:15:01   1181s] (I)      # cut layers (front) : 11
[09/22 09:15:01   1181s] (I)      # cut layers (back)  : 0
[09/22 09:15:01   1181s] (I)      min cut layer : 1
[09/22 09:15:01   1181s] (I)      max cut layer : 10
[09/22 09:15:01   1181s] (I)      ================================ Layers ================================
[09/22 09:15:01   1181s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:01   1181s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:15:01   1181s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:01   1181s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:15:01   1181s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:01   1181s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:01   1181s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:01   1181s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:01   1181s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:01   1181s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:01   1181s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:01   1181s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:01   1181s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:15:01   1181s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:15:01   1181s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:15:01   1181s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:01   1181s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:15:01   1181s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:15:01   1181s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:15:01   1181s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:15:01   1181s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:01   1181s] Finished Early Global Route supply map. mem = 4278.8M
[09/22 09:15:01   1181s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:01   1181s] icdp demand smooth ratio : 0.853429
[09/22 09:15:01   1181s] Cleanup congestion map
[09/22 09:15:01   1181s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:01   1181s] Cleanup congestion map
[09/22 09:15:01   1181s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:01   1181s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:01   1181s] High layer ICDP is OFF.
[09/22 09:15:01   1181s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:01   1181s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:01   1181s] icdp demand smooth ratio : 0.853534
[09/22 09:15:01   1181s] Cleanup congestion map
[09/22 09:15:01   1181s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:02   1181s] Cleanup congestion map
[09/22 09:15:02   1181s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:02   1181s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:02   1181s] High layer ICDP is OFF.
[09/22 09:15:02   1181s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:02   1181s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:02   1181s] icdp demand smooth ratio : 0.853438
[09/22 09:15:02   1181s] Cleanup congestion map
[09/22 09:15:02   1181s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:02   1181s] Cleanup congestion map
[09/22 09:15:02   1181s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:02   1181s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:02   1181s] High layer ICDP is OFF.
[09/22 09:15:02   1181s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:02   1181s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:02   1181s] icdp demand smooth ratio : 0.853411
[09/22 09:15:02   1181s] Cleanup congestion map
[09/22 09:15:02   1181s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:03   1182s] Tweakage swap 240 pairs.
[09/22 09:15:03   1183s] Tweakage swap 33 pairs.
[09/22 09:15:04   1184s] Tweakage swap 13 pairs.
[09/22 09:15:05   1184s] Tweakage swap 1 pairs.
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:05   1184s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:05   1184s] High layer ICDP is OFF.
[09/22 09:15:05   1184s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:05   1184s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:05   1184s] icdp demand smooth ratio : 0.853422
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:05   1184s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:05   1184s] High layer ICDP is OFF.
[09/22 09:15:05   1184s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:05   1184s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:05   1184s] icdp demand smooth ratio : 0.853372
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:05   1184s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:05   1184s] High layer ICDP is OFF.
[09/22 09:15:05   1184s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:05   1184s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:05   1184s] icdp demand smooth ratio : 0.853365
[09/22 09:15:05   1184s] Cleanup congestion map
[09/22 09:15:05   1184s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:05   1185s] Cleanup congestion map
[09/22 09:15:05   1185s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:05   1185s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:05   1185s] High layer ICDP is OFF.
[09/22 09:15:05   1185s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:05   1185s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:05   1185s] icdp demand smooth ratio : 0.853362
[09/22 09:15:05   1185s] Cleanup congestion map
[09/22 09:15:05   1185s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:06   1186s] Tweakage swap 46 pairs.
[09/22 09:15:07   1186s] Tweakage swap 5 pairs.
[09/22 09:15:07   1187s] Tweakage swap 3 pairs.
[09/22 09:15:08   1187s] Tweakage swap 1 pairs.
[09/22 09:15:08   1187s] Cleanup congestion map
[09/22 09:15:08   1187s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:08   1187s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:08   1187s] High layer ICDP is OFF.
[09/22 09:15:08   1187s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:08   1187s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:08   1187s] icdp demand smooth ratio : 0.853335
[09/22 09:15:08   1187s] Cleanup congestion map
[09/22 09:15:08   1187s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:08   1188s] Cleanup congestion map
[09/22 09:15:08   1188s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:08   1188s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:08   1188s] High layer ICDP is OFF.
[09/22 09:15:08   1188s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:08   1188s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:08   1188s] icdp demand smooth ratio : 0.853320
[09/22 09:15:08   1188s] Cleanup congestion map
[09/22 09:15:08   1188s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:08   1188s] Cleanup congestion map
[09/22 09:15:08   1188s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:08   1188s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:08   1188s] High layer ICDP is OFF.
[09/22 09:15:08   1188s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:08   1188s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:08   1188s] icdp demand smooth ratio : 0.853329
[09/22 09:15:08   1188s] Cleanup congestion map
[09/22 09:15:08   1188s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:08   1188s] Cleanup congestion map
[09/22 09:15:08   1188s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[09/22 09:15:08   1188s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[09/22 09:15:08   1188s] High layer ICDP is OFF.
[09/22 09:15:08   1188s] icdpInitRowCol for mytop: nrRow 36 -> 36, nrCol 37 -> 37
[09/22 09:15:08   1188s] icdp deduct supply (H , V) = 20 , 20
[09/22 09:15:09   1188s] icdp demand smooth ratio : 0.853328
[09/22 09:15:09   1188s] Cleanup congestion map
[09/22 09:15:09   1188s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[09/22 09:15:09   1188s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:18.615, REAL:18.651, MEM:4278.8M, EPOCH TIME: 1758546909.083991
[09/22 09:15:09   1188s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:18.628, REAL:18.662, MEM:4278.8M, EPOCH TIME: 1758546909.086034
[09/22 09:15:09   1188s] Cleanup congestion map
[09/22 09:15:09   1188s] Call icdpEval cleanup ...
[09/22 09:15:09   1188s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:19.252, REAL:19.282, MEM:4278.8M, EPOCH TIME: 1758546909.093014
[09/22 09:15:09   1188s] Move report: Congestion aware Tweak moves 2851 insts, mean move: 3.67 um, max move: 34.36 um 
[09/22 09:15:09   1188s] 	Max move on inst (FE_OFC3784_instanceL2_prod_terms_0__7__13): (101.20, 103.93) --> (94.20, 76.57)
[09/22 09:15:09   1188s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:19.3, real=0:00:20.0, mem=4278.8mb) @(0:19:29 - 0:19:49).
[09/22 09:15:09   1188s] Cleanup congestion map
[09/22 09:15:09   1188s] 
[09/22 09:15:09   1188s]  === Spiral for Logical I: (movable: 14173) ===
[09/22 09:15:09   1188s] 
[09/22 09:15:09   1188s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:15:09   1188s] 
[09/22 09:15:09   1188s]  Info: 0 filler has been deleted!
[09/22 09:15:09   1188s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:15:09   1188s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:15:09   1188s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:15:09   1188s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4246.8MB) @(0:19:49 - 0:19:49).
[09/22 09:15:09   1188s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:09   1188s] Move report: Detail placement moves 2851 insts, mean move: 3.67 um, max move: 34.36 um 
[09/22 09:15:09   1188s] 	Max move on inst (FE_OFC3784_instanceL2_prod_terms_0__7__13): (101.20, 103.93) --> (94.20, 76.57)
[09/22 09:15:09   1188s] 	Runtime: CPU: 0:00:19.5 REAL: 0:00:20.0 MEM: 4246.8MB
[09/22 09:15:09   1188s] Statistics of distance of Instance movement in refine placement:
[09/22 09:15:09   1188s]   maximum (X+Y) =        34.36 um
[09/22 09:15:09   1188s]   inst (FE_OFC3784_instanceL2_prod_terms_0__7__13) with max move: (101.2, 103.93) -> (94.2, 76.57)
[09/22 09:15:09   1188s]   mean    (X+Y) =         3.67 um
[09/22 09:15:09   1188s] Summary Report:
[09/22 09:15:09   1188s] Instances move: 2851 (out of 14173 movable)
[09/22 09:15:09   1188s] Instances flipped: 0
[09/22 09:15:09   1188s] Mean displacement: 3.67 um
[09/22 09:15:09   1188s] Max displacement: 34.36 um (Instance: FE_OFC3784_instanceL2_prod_terms_0__7__13) (101.2, 103.93) -> (94.2, 76.57)
[09/22 09:15:09   1188s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
[09/22 09:15:09   1188s] 	Violation at original loc: Overlapping with other instance
[09/22 09:15:09   1188s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:15:09   1188s] Total instances moved : 2851
[09/22 09:15:09   1188s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:19.508, REAL:19.534, MEM:4246.8M, EPOCH TIME: 1758546909.341526
[09/22 09:15:09   1188s] Total net bbox length = 3.614e+05 (1.516e+05 2.098e+05) (ext = 1.133e+04)
[09/22 09:15:09   1188s] Runtime: CPU: 0:00:19.5 REAL: 0:00:20.0 MEM: 4246.8MB
[09/22 09:15:09   1188s] [CPU] RefinePlace/total (cpu=0:00:19.5, real=0:00:20.0, mem=4246.8MB) @(0:19:29 - 0:19:49).
[09/22 09:15:09   1188s] *** Finished refinePlace (0:19:49 mem=4246.8M) ***
[09/22 09:15:09   1188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.15
[09/22 09:15:09   1188s] OPERPROF:   Finished Refine-Place at level 2, CPU:19.530, REAL:19.557, MEM:4246.8M, EPOCH TIME: 1758546909.347094
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 34.36 um
RPlace-Summary:     Max move: inst FE_OFC3784_instanceL2_prod_terms_0__7__13 cell CLKBUFX6 loc (101.20, 103.93) -> (94.20, 76.57)
RPlace-Summary:     Average move dist: 3.67
RPlace-Summary:     Number of inst moved: 2851
RPlace-Summary:     Number of movable inst: 14173
[09/22 09:15:09   1188s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:15:09   1188s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4246.8M, EPOCH TIME: 1758546909.347830
[09/22 09:15:09   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14173).
[09/22 09:15:09   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:09   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:09   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:09   1188s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.033, REAL:0.034, MEM:4246.8M, EPOCH TIME: 1758546909.381417
[09/22 09:15:09   1188s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:19.588, REAL:19.615, MEM:4246.8M, EPOCH TIME: 1758546909.381489
[09/22 09:15:09   1188s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:19.6/0:00:19.6 (1.0), totSession cpu/real = 0:19:48.8/15:01:45.8 (0.0), mem = 4246.8M
[09/22 09:15:09   1188s] 
[09/22 09:15:09   1188s] =============================================================================================
[09/22 09:15:09   1188s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.34-s088_1
[09/22 09:15:09   1188s] =============================================================================================
[09/22 09:15:09   1188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:09   1188s] ---------------------------------------------------------------------------------------------
[09/22 09:15:09   1188s] [ RefinePlace            ]      1   0:00:19.6  (  99.7 % )     0:00:19.6 /  0:00:19.5    1.0
[09/22 09:15:09   1188s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:09   1188s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:09   1188s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:15:09   1188s] ---------------------------------------------------------------------------------------------
[09/22 09:15:09   1188s]  LocalWireReclaim #1 TOTAL          0:00:19.6  ( 100.0 % )     0:00:19.6 /  0:00:19.6    1.0
[09/22 09:15:09   1188s] ---------------------------------------------------------------------------------------------
[09/22 09:15:09   1188s] Begin: Collecting metrics
[09/22 09:15:09   1188s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:20  |        4247 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:09   1189s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3326.5M, current mem=3289.0M)

[09/22 09:15:09   1189s] End: Collecting metrics
[09/22 09:15:09   1189s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:09   1189s] #################################################################################
[09/22 09:15:09   1189s] # Design Stage: PreRoute
[09/22 09:15:09   1189s] # Design Name: mytop
[09/22 09:15:09   1189s] # Design Mode: 90nm
[09/22 09:15:09   1189s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:09   1189s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:09   1189s] # Signoff Settings: SI Off 
[09/22 09:15:09   1189s] #################################################################################
[09/22 09:15:10   1189s] Calculate delays in BcWc mode...
[09/22 09:15:10   1189s] Topological Sorting (REAL = 0:00:00.0, MEM = 4228.8M, InitMEM = 4228.8M)
[09/22 09:15:10   1189s] Start delay calculation (fullDC) (1 T). (MEM=3290.67)
[09/22 09:15:10   1189s] End AAE Lib Interpolated Model. (MEM=3290.671875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:12   1191s] Total number of fetched objects 21122
[09/22 09:15:12   1191s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:12   1191s] End delay calculation. (MEM=3303.62 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:15:12   1191s] End delay calculation (fullDC). (MEM=3303.62 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:15:12   1191s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:15:12   1191s] eGR doReRoute: optGuide
[09/22 09:15:12   1191s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546912.510654
[09/22 09:15:12   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:12   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:12   1191s] Cell mytop LLGs are deleted
[09/22 09:15:12   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:12   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:12   1191s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546912.510760
[09/22 09:15:12   1191s] {MMLU 0 0 21122}
[09/22 09:15:12   1191s] [oiLAM] Zs 11, 12
[09/22 09:15:12   1191s] ### Creating LA Mngr. totSessionCpu=0:19:52 mem=4244.8M
[09/22 09:15:12   1191s] ### Creating LA Mngr, finished. totSessionCpu=0:19:52 mem=4244.8M
[09/22 09:15:12   1191s] Running pre-eGR process
[09/22 09:15:12   1191s] Set min layer with default ( 2 )
[09/22 09:15:12   1191s] Set max layer with default ( 127 )
[09/22 09:15:12   1191s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:12   1191s] Min route layer (adjusted) = 2
[09/22 09:15:12   1191s] Max route layer (adjusted) = 11
[09/22 09:15:12   1191s] Set min layer with default ( 2 )
[09/22 09:15:12   1191s] Set max layer with default ( 127 )
[09/22 09:15:12   1191s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:12   1191s] Min route layer (adjusted) = 2
[09/22 09:15:12   1191s] Max route layer (adjusted) = 11
[09/22 09:15:12   1191s] (I)      Started Import and model ( Curr Mem: 4.00 MB )
[09/22 09:15:12   1192s] (I)      == Non-default Options ==
[09/22 09:15:12   1192s] (I)      Maximum routing layer                              : 11
[09/22 09:15:12   1192s] (I)      Top routing layer                                  : 11
[09/22 09:15:12   1192s] (I)      Number of threads                                  : 1
[09/22 09:15:12   1192s] (I)      Route tie net to shape                             : auto
[09/22 09:15:12   1192s] (I)      Method to set GCell size                           : row
[09/22 09:15:12   1192s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:15:12   1192s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:15:12   1192s] (I)      ============== Pin Summary ==============
[09/22 09:15:12   1192s] (I)      +-------+--------+---------+------------+
[09/22 09:15:12   1192s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:15:12   1192s] (I)      +-------+--------+---------+------------+
[09/22 09:15:12   1192s] (I)      |     1 |  55464 |  100.00 |        Pin |
[09/22 09:15:12   1192s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:15:12   1192s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:15:12   1192s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:15:12   1192s] (I)      +-------+--------+---------+------------+
[09/22 09:15:12   1192s] (I)      Custom ignore net properties:
[09/22 09:15:12   1192s] (I)      1 : NotLegal
[09/22 09:15:12   1192s] (I)      Default ignore net properties:
[09/22 09:15:12   1192s] (I)      1 : Special
[09/22 09:15:12   1192s] (I)      2 : Analog
[09/22 09:15:12   1192s] (I)      3 : Fixed
[09/22 09:15:12   1192s] (I)      4 : Skipped
[09/22 09:15:12   1192s] (I)      5 : MixedSignal
[09/22 09:15:12   1192s] (I)      Prerouted net properties:
[09/22 09:15:12   1192s] (I)      1 : NotLegal
[09/22 09:15:12   1192s] (I)      2 : Special
[09/22 09:15:12   1192s] (I)      3 : Analog
[09/22 09:15:12   1192s] (I)      4 : Fixed
[09/22 09:15:12   1192s] (I)      5 : Skipped
[09/22 09:15:12   1192s] (I)      6 : MixedSignal
[09/22 09:15:12   1192s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:15:12   1192s] (I)      Use row-based GCell size
[09/22 09:15:12   1192s] (I)      Use row-based GCell align
[09/22 09:15:12   1192s] (I)      layer 0 area = 80000
[09/22 09:15:12   1192s] (I)      layer 1 area = 80000
[09/22 09:15:12   1192s] (I)      layer 2 area = 80000
[09/22 09:15:12   1192s] (I)      layer 3 area = 80000
[09/22 09:15:12   1192s] (I)      layer 4 area = 80000
[09/22 09:15:12   1192s] (I)      layer 5 area = 80000
[09/22 09:15:12   1192s] (I)      layer 6 area = 80000
[09/22 09:15:12   1192s] (I)      layer 7 area = 80000
[09/22 09:15:12   1192s] (I)      layer 8 area = 80000
[09/22 09:15:12   1192s] (I)      layer 9 area = 400000
[09/22 09:15:12   1192s] (I)      layer 10 area = 400000
[09/22 09:15:12   1192s] (I)      GCell unit size   : 3420
[09/22 09:15:12   1192s] (I)      GCell multiplier  : 1
[09/22 09:15:12   1192s] (I)      GCell row height  : 3420
[09/22 09:15:12   1192s] (I)      Actual row height : 3420
[09/22 09:15:12   1192s] (I)      GCell align ref   : 6000 6080
[09/22 09:15:12   1192s] [NR-eGR] Track table information for default rule: 
[09/22 09:15:12   1192s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:15:12   1192s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:15:12   1192s] (I)      ================== Default via ===================
[09/22 09:15:12   1192s] (I)      +----+------------------+------------------------+
[09/22 09:15:12   1192s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:15:12   1192s] (I)      +----+------------------+------------------------+
[09/22 09:15:12   1192s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:15:12   1192s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:15:12   1192s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:15:12   1192s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:15:12   1192s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:15:12   1192s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:15:12   1192s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:15:12   1192s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:15:12   1192s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:15:12   1192s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:15:12   1192s] (I)      +----+------------------+------------------------+
[09/22 09:15:12   1192s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:15:12   1192s] [NR-eGR] Read 5566 PG shapes
[09/22 09:15:12   1192s] [NR-eGR] Read 0 clock shapes
[09/22 09:15:12   1192s] [NR-eGR] Read 0 other shapes
[09/22 09:15:12   1192s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:15:12   1192s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:15:12   1192s] [NR-eGR] #Instance Blockages : 0
[09/22 09:15:12   1192s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:15:12   1192s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:15:12   1192s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:15:12   1192s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:15:12   1192s] [NR-eGR] #Other Blockages    : 0
[09/22 09:15:12   1192s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:15:12   1192s] [NR-eGR] #prerouted nets         : 1
[09/22 09:15:12   1192s] [NR-eGR] #prerouted special nets : 0
[09/22 09:15:12   1192s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:15:12   1192s] [NR-eGR] Read 21120 nets ( ignored 1 )
[09/22 09:15:12   1192s] (I)        Front-side 21120 ( ignored 1 )
[09/22 09:15:12   1192s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:15:12   1192s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:15:12   1192s] (I)      handle routing halo
[09/22 09:15:12   1192s] (I)      Reading macro buffers
[09/22 09:15:12   1192s] (I)      Number of macro buffers: 0
[09/22 09:15:12   1192s] (I)      early_global_route_priority property id does not exist.
[09/22 09:15:12   1192s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:15:12   1192s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:15:12   1192s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:15:12   1192s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:15:12   1192s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:15:12   1192s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:15:12   1192s] (I)      Number of ignored nets                =      1
[09/22 09:15:12   1192s] (I)      Number of connected nets              =      0
[09/22 09:15:12   1192s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:15:12   1192s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:15:12   1192s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:15:12   1192s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:15:12   1192s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:15:12   1192s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:15:12   1192s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:15:12   1192s] (I)      Ndr track 0 does not exist
[09/22 09:15:12   1192s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:15:12   1192s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:15:12   1192s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:15:12   1192s] (I)      Site width          :   400  (dbu)
[09/22 09:15:12   1192s] (I)      Row height          :  3420  (dbu)
[09/22 09:15:12   1192s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:15:12   1192s] (I)      GCell width         :  3420  (dbu)
[09/22 09:15:12   1192s] (I)      GCell height        :  3420  (dbu)
[09/22 09:15:12   1192s] (I)      Grid                :   151   150    11
[09/22 09:15:12   1192s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:15:12   1192s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:15:12   1192s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:15:12   1192s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:15:12   1192s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:15:12   1192s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:15:12   1192s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:15:12   1192s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:15:12   1192s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:15:12   1192s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:15:12   1192s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:15:12   1192s] (I)      --------------------------------------------------------
[09/22 09:15:12   1192s] 
[09/22 09:15:12   1192s] [NR-eGR] ============ Routing rule table ============
[09/22 09:15:12   1192s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21119
[09/22 09:15:12   1192s] [NR-eGR] ========================================
[09/22 09:15:12   1192s] [NR-eGR] 
[09/22 09:15:12   1192s] (I)      ==== NDR : (Default) ====
[09/22 09:15:12   1192s] (I)      +--------------+--------+
[09/22 09:15:12   1192s] (I)      |           ID |      0 |
[09/22 09:15:12   1192s] (I)      |      Default |    yes |
[09/22 09:15:12   1192s] (I)      |  Clk Special |     no |
[09/22 09:15:12   1192s] (I)      | Hard spacing |     no |
[09/22 09:15:12   1192s] (I)      |    NDR track | (none) |
[09/22 09:15:12   1192s] (I)      |      NDR via | (none) |
[09/22 09:15:12   1192s] (I)      |  Extra space |      0 |
[09/22 09:15:12   1192s] (I)      |      Shields |      0 |
[09/22 09:15:12   1192s] (I)      |   Demand (H) |      1 |
[09/22 09:15:12   1192s] (I)      |   Demand (V) |      1 |
[09/22 09:15:12   1192s] (I)      |        #Nets |  21119 |
[09/22 09:15:12   1192s] (I)      +--------------+--------+
[09/22 09:15:12   1192s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:12   1192s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:15:12   1192s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:12   1192s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:15:12   1192s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:12   1192s] (I)      =============== Blocked Tracks ===============
[09/22 09:15:12   1192s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:12   1192s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:15:12   1192s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:12   1192s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:15:12   1192s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:15:12   1192s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:15:12   1192s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:15:12   1192s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:15:12   1192s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:15:12   1192s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:15:12   1192s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:15:12   1192s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:15:12   1192s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:15:12   1192s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:15:12   1192s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:12   1192s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] (I)      Reset routing kernel
[09/22 09:15:12   1192s] (I)      Started Global Routing ( Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] (I)      totalPins=55022  totalGlobalPin=52764 (95.90%)
[09/22 09:15:12   1192s] (I)      ================== Net Group Info ==================
[09/22 09:15:12   1192s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:12   1192s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:15:12   1192s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:12   1192s] (I)      |  1 |          21119 |    Metal2(2) | Metal11(11) |
[09/22 09:15:12   1192s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:12   1192s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:15:12   1192s] (I)      total 2D Demand : 4405 = (895 H, 3510 V)
[09/22 09:15:12   1192s] (I)      init route region map
[09/22 09:15:12   1192s] (I)      #blocked GCells = 0
[09/22 09:15:12   1192s] (I)      #regions = 1
[09/22 09:15:12   1192s] (I)      init safety region map
[09/22 09:15:12   1192s] (I)      #blocked GCells = 0
[09/22 09:15:12   1192s] (I)      #regions = 1
[09/22 09:15:12   1192s] [NR-eGR] Layer group 1: route 21119 net(s) in layer range [2, 11]
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1a Route ============
[09/22 09:15:12   1192s] (I)      Usage: 229190 = (98623 H, 130567 V) = (10.99% H, 15.60% V) = (1.686e+05um H, 2.233e+05um V)
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1b Route ============
[09/22 09:15:12   1192s] (I)      Usage: 229190 = (98623 H, 130567 V) = (10.99% H, 15.60% V) = (1.686e+05um H, 2.233e+05um V)
[09/22 09:15:12   1192s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.919149e+05um
[09/22 09:15:12   1192s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:15:12   1192s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1c Route ============
[09/22 09:15:12   1192s] (I)      Usage: 229190 = (98623 H, 130567 V) = (10.99% H, 15.60% V) = (1.686e+05um H, 2.233e+05um V)
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1d Route ============
[09/22 09:15:12   1192s] (I)      Usage: 229190 = (98623 H, 130567 V) = (10.99% H, 15.60% V) = (1.686e+05um H, 2.233e+05um V)
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1e Route ============
[09/22 09:15:12   1192s] (I)      Usage: 229190 = (98623 H, 130567 V) = (10.99% H, 15.60% V) = (1.686e+05um H, 2.233e+05um V)
[09/22 09:15:12   1192s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.919149e+05um
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] (I)      ============  Phase 1l Route ============
[09/22 09:15:12   1192s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:15:12   1192s] (I)      Layer  2:     192773     76652         7           0      192366    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  3:     202966     72693         0           0      202500    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  4:     192773     55168         0           0      192366    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  5:     202966     30483         0           0      202500    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  6:     192773     23749         0           0      192366    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  7:     202966      1341         0           0      202500    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  8:     192773       637         0           0      192366    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      Total:       1723706    260723         7           0     1737410    ( 0.00%) 
[09/22 09:15:12   1192s] (I)      
[09/22 09:15:12   1192s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:15:12   1192s] [NR-eGR]                        OverCon            
[09/22 09:15:12   1192s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:15:12   1192s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:15:12   1192s] [NR-eGR] ----------------------------------------------
[09/22 09:15:12   1192s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR] ----------------------------------------------
[09/22 09:15:12   1192s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[09/22 09:15:12   1192s] [NR-eGR] 
[09/22 09:15:12   1192s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] (I)      Updating congestion map
[09/22 09:15:12   1192s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:15:12   1192s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:15:12   1192s] (I)      Running track assignment and export wires
[09/22 09:15:12   1192s] (I)      Delete wires for 21119 nets 
[09/22 09:15:12   1192s] (I)      ============= Track Assignment ============
[09/22 09:15:12   1192s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[09/22 09:15:12   1192s] (I)      Run Multi-thread track assignment
[09/22 09:15:12   1192s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] (I)      Started Export ( Curr Mem: 4.01 MB )
[09/22 09:15:12   1192s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[09/22 09:15:12   1192s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/22 09:15:12   1192s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:15:12   1192s] [NR-eGR]                  Length (um)    Vias 
[09/22 09:15:12   1192s] [NR-eGR] -------------------------------------
[09/22 09:15:12   1192s] [NR-eGR]  Metal1   (1H)             0   55504 
[09/22 09:15:12   1192s] [NR-eGR]  Metal2   (2V)        100725   73358 
[09/22 09:15:12   1192s] [NR-eGR]  Metal3   (3H)        119317   11669 
[09/22 09:15:12   1192s] [NR-eGR]  Metal4   (4V)         91490    4905 
[09/22 09:15:12   1192s] [NR-eGR]  Metal5   (5H)         51255    1907 
[09/22 09:15:12   1192s] [NR-eGR]  Metal6   (6V)         40556     147 
[09/22 09:15:12   1192s] [NR-eGR]  Metal7   (7H)          2279      40 
[09/22 09:15:12   1192s] [NR-eGR]  Metal8   (8V)          1088       0 
[09/22 09:15:12   1192s] [NR-eGR]  Metal9   (9H)             0       0 
[09/22 09:15:12   1192s] [NR-eGR]  Metal10  (10V)            0       0 
[09/22 09:15:12   1192s] [NR-eGR]  Metal11  (11H)            0       0 
[09/22 09:15:12   1192s] [NR-eGR] -------------------------------------
[09/22 09:15:12   1192s] [NR-eGR]           Total       406709  147530 
[09/22 09:15:12   1192s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:15:12   1192s] [NR-eGR] Total half perimeter of net bounding box: 361415um
[09/22 09:15:12   1192s] [NR-eGR] Total length: 406709um, number of vias: 147530
[09/22 09:15:12   1192s] [NR-eGR] --------------------------------------------------------------------------
[09/22 09:15:12   1192s] (I)      == Layer wire length by net rule ==
[09/22 09:15:12   1192s] (I)                        Default 
[09/22 09:15:12   1192s] (I)      --------------------------
[09/22 09:15:12   1192s] (I)       Metal1   (1H)        0um 
[09/22 09:15:12   1192s] (I)       Metal2   (2V)   100725um 
[09/22 09:15:12   1192s] (I)       Metal3   (3H)   119317um 
[09/22 09:15:12   1192s] (I)       Metal4   (4V)    91490um 
[09/22 09:15:12   1192s] (I)       Metal5   (5H)    51255um 
[09/22 09:15:12   1192s] (I)       Metal6   (6V)    40556um 
[09/22 09:15:12   1192s] (I)       Metal7   (7H)     2279um 
[09/22 09:15:12   1192s] (I)       Metal8   (8V)     1088um 
[09/22 09:15:12   1192s] (I)       Metal9   (9H)        0um 
[09/22 09:15:12   1192s] (I)       Metal10  (10V)       0um 
[09/22 09:15:12   1192s] (I)       Metal11  (11H)       0um 
[09/22 09:15:12   1192s] (I)      --------------------------
[09/22 09:15:12   1192s] (I)                Total  406709um 
[09/22 09:15:12   1192s] (I)      == Layer via count by net rule ==
[09/22 09:15:12   1192s] (I)                       Default 
[09/22 09:15:12   1192s] (I)      -------------------------
[09/22 09:15:12   1192s] (I)       Metal1   (1H)     55504 
[09/22 09:15:12   1192s] (I)       Metal2   (2V)     73358 
[09/22 09:15:12   1192s] (I)       Metal3   (3H)     11669 
[09/22 09:15:12   1192s] (I)       Metal4   (4V)      4905 
[09/22 09:15:12   1192s] (I)       Metal5   (5H)      1907 
[09/22 09:15:12   1192s] (I)       Metal6   (6V)       147 
[09/22 09:15:12   1192s] (I)       Metal7   (7H)        40 
[09/22 09:15:12   1192s] (I)       Metal8   (8V)         0 
[09/22 09:15:12   1192s] (I)       Metal9   (9H)         0 
[09/22 09:15:12   1192s] (I)       Metal10  (10V)        0 
[09/22 09:15:12   1192s] (I)       Metal11  (11H)        0 
[09/22 09:15:12   1192s] (I)      -------------------------
[09/22 09:15:12   1192s] (I)                Total   147530 
[09/22 09:15:13   1192s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.98 MB )
[09/22 09:15:13   1192s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[09/22 09:15:13   1192s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:15:13   1192s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 3.97 MB )
[09/22 09:15:13   1192s] [NR-eGR] Finished Early Global Route ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 3.96 MB )
[09/22 09:15:13   1192s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:15:13   1192s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:15:13   1192s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:15:13   1192s] (I)       Early Global Route                             100.00%  50795.91 sec  50796.43 sec  0.52 sec  0.52 sec 
[09/22 09:15:13   1192s] (I)       +-Early Global Route kernel                     99.16%  50795.91 sec  50796.43 sec  0.52 sec  0.51 sec 
[09/22 09:15:13   1192s] (I)       | +-Import and model                            15.45%  50795.91 sec  50795.99 sec  0.08 sec  0.08 sec 
[09/22 09:15:13   1192s] (I)       | | +-Create place DB                            6.26%  50795.91 sec  50795.94 sec  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Import place data                        6.24%  50795.91 sec  50795.94 sec  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read instances and placement           1.37%  50795.91 sec  50795.92 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read nets                              4.77%  50795.92 sec  50795.94 sec  0.02 sec  0.02 sec 
[09/22 09:15:13   1192s] (I)       | | +-Create route DB                            8.16%  50795.94 sec  50795.99 sec  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Import route data (1T)                   8.11%  50795.94 sec  50795.99 sec  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.73%  50795.95 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read routing blockages               0.00%  50795.95 sec  50795.95 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read bump blockages                  0.00%  50795.95 sec  50795.95 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read instance blockages              0.44%  50795.95 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read PG blockages                    0.16%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read clock blockages                 0.00%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read other blockages                 0.00%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read halo blockages                  0.01%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read blackboxes                        0.00%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read prerouted                         0.07%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Read nets                              0.82%  50795.96 sec  50795.96 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Set up via pillars                     0.59%  50795.97 sec  50795.97 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Initialize 3D grid graph               0.07%  50795.97 sec  50795.97 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Model blockage capacity                2.55%  50795.97 sec  50795.98 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | | | | +-Initialize 3D capacity               2.43%  50795.97 sec  50795.98 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | +-Read aux data                              0.00%  50795.99 sec  50795.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | +-Others data preparation                    0.00%  50795.99 sec  50795.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | +-Create route kernel                        0.70%  50795.99 sec  50795.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | +-Global Routing                              29.97%  50795.99 sec  50796.15 sec  0.16 sec  0.16 sec 
[09/22 09:15:13   1192s] (I)       | | +-Initialization                             0.88%  50795.99 sec  50796.00 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | +-Net group 1                               28.12%  50796.00 sec  50796.14 sec  0.15 sec  0.15 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Generate topology                        2.14%  50796.00 sec  50796.01 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1a                                 4.91%  50796.02 sec  50796.04 sec  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Pattern routing (1T)                   4.18%  50796.02 sec  50796.04 sec  0.02 sec  0.02 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Add via demand to 2D                   0.66%  50796.04 sec  50796.04 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1b                                 1.46%  50796.04 sec  50796.05 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1c                                 0.00%  50796.05 sec  50796.05 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1d                                 0.00%  50796.05 sec  50796.05 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1e                                 0.03%  50796.05 sec  50796.05 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Route legalization                     0.00%  50796.05 sec  50796.05 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Phase 1l                                18.21%  50796.05 sec  50796.14 sec  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)       | | | | +-Layer assignment (1T)                 17.98%  50796.05 sec  50796.14 sec  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)       | +-Export cong map                              1.03%  50796.15 sec  50796.15 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | +-Export 2D cong map                         0.29%  50796.15 sec  50796.15 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | +-Extract Global 3D Wires                      0.80%  50796.15 sec  50796.16 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | +-Track Assignment (1T)                       18.25%  50796.16 sec  50796.25 sec  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)       | | +-Initialization                             0.22%  50796.16 sec  50796.16 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | | +-Track Assignment Kernel                   17.43%  50796.16 sec  50796.25 sec  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)       | | +-Free Memory                                0.00%  50796.25 sec  50796.25 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)       | +-Export                                      33.11%  50796.25 sec  50796.43 sec  0.17 sec  0.17 sec 
[09/22 09:15:13   1192s] (I)       | | +-Export DB wires                           11.13%  50796.25 sec  50796.31 sec  0.06 sec  0.06 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Export all nets                          8.06%  50796.26 sec  50796.30 sec  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)       | | | +-Set wire vias                            2.62%  50796.30 sec  50796.31 sec  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)       | | +-Report wirelength                          6.17%  50796.31 sec  50796.34 sec  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)       | | +-Update net boxes                           4.26%  50796.34 sec  50796.37 sec  0.02 sec  0.02 sec 
[09/22 09:15:13   1192s] (I)       | | +-Update timing                             11.10%  50796.37 sec  50796.42 sec  0.06 sec  0.06 sec 
[09/22 09:15:13   1192s] (I)       | +-Postprocess design                           0.25%  50796.43 sec  50796.43 sec  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)      ====================== Summary by functions ======================
[09/22 09:15:13   1192s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:15:13   1192s] (I)      ------------------------------------------------------------------
[09/22 09:15:13   1192s] (I)        0  Early Global Route               100.00%  0.52 sec  0.52 sec 
[09/22 09:15:13   1192s] (I)        1  Early Global Route kernel         99.16%  0.52 sec  0.51 sec 
[09/22 09:15:13   1192s] (I)        2  Export                            33.11%  0.17 sec  0.17 sec 
[09/22 09:15:13   1192s] (I)        2  Global Routing                    29.97%  0.16 sec  0.16 sec 
[09/22 09:15:13   1192s] (I)        2  Track Assignment (1T)             18.25%  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)        2  Import and model                  15.45%  0.08 sec  0.08 sec 
[09/22 09:15:13   1192s] (I)        2  Export cong map                    1.03%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        2  Extract Global 3D Wires            0.80%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        2  Postprocess design                 0.25%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        3  Net group 1                       28.12%  0.15 sec  0.15 sec 
[09/22 09:15:13   1192s] (I)        3  Track Assignment Kernel           17.43%  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)        3  Export DB wires                   11.13%  0.06 sec  0.06 sec 
[09/22 09:15:13   1192s] (I)        3  Update timing                     11.10%  0.06 sec  0.06 sec 
[09/22 09:15:13   1192s] (I)        3  Create route DB                    8.16%  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)        3  Create place DB                    6.26%  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)        3  Report wirelength                  6.17%  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)        3  Update net boxes                   4.26%  0.02 sec  0.02 sec 
[09/22 09:15:13   1192s] (I)        3  Initialization                     1.10%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        3  Create route kernel                0.70%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        3  Export 2D cong map                 0.29%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1l                          18.21%  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)        4  Import route data (1T)             8.11%  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)        4  Export all nets                    8.06%  0.04 sec  0.04 sec 
[09/22 09:15:13   1192s] (I)        4  Import place data                  6.24%  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1a                           4.91%  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)        4  Set wire vias                      2.62%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        4  Generate topology                  2.14%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1b                           1.46%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1e                           0.03%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Layer assignment (1T)             17.98%  0.09 sec  0.09 sec 
[09/22 09:15:13   1192s] (I)        5  Read nets                          5.59%  0.03 sec  0.03 sec 
[09/22 09:15:13   1192s] (I)        5  Pattern routing (1T)               4.18%  0.02 sec  0.02 sec 
[09/22 09:15:13   1192s] (I)        5  Model blockage capacity            2.55%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        5  Read instances and placement       1.37%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        5  Read blockages ( Layer 2-11 )      0.73%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Add via demand to 2D               0.66%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Set up via pillars                 0.59%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Initialize 3D capacity             2.43%  0.01 sec  0.01 sec 
[09/22 09:15:13   1192s] (I)        6  Read instance blockages            0.44%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read PG blockages                  0.16%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[09/22 09:15:13   1192s] Running post-eGR process
[09/22 09:15:13   1192s] Extraction called for design 'mytop' of instances=14173 and nets=22087 using extraction engine 'preRoute' .
[09/22 09:15:13   1192s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:15:13   1192s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:15:13   1192s] PreRoute RC Extraction called for design mytop.
[09/22 09:15:13   1192s] RC Extraction called in multi-corner(1) mode.
[09/22 09:15:13   1192s] RCMode: PreRoute
[09/22 09:15:13   1192s]       RC Corner Indexes            0   
[09/22 09:15:13   1192s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:15:13   1192s] Resistance Scaling Factor    : 1.00000 
[09/22 09:15:13   1192s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:15:13   1192s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:15:13   1192s] Shrink Factor                : 0.90000
[09/22 09:15:13   1192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:15:13   1192s] Using capacitance table file ...
[09/22 09:15:13   1192s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:15:13   1192s] Updating RC Grid density data for preRoute extraction ...
[09/22 09:15:13   1192s] eee: pegSigSF=1.070000
[09/22 09:15:13   1192s] Initializing multi-corner capacitance tables ... 
[09/22 09:15:13   1192s] Initializing multi-corner resistance tables ...
[09/22 09:15:13   1192s] Creating RPSQ from WeeR and WRes ...
[09/22 09:15:13   1192s] eee: Grid unit RC data computation started
[09/22 09:15:13   1192s] eee: Grid unit RC data computation completed
[09/22 09:15:13   1192s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:15:13   1192s] eee: l=2 avDens=0.285575 usedTrk=6006.505323 availTrk=21033.000000 sigTrk=6006.505323
[09/22 09:15:13   1192s] eee: l=3 avDens=0.327787 usedTrk=7257.211956 availTrk=22140.000000 sigTrk=7257.211956
[09/22 09:15:13   1192s] eee: l=4 avDens=0.272344 usedTrk=5355.637924 availTrk=19665.000000 sigTrk=5355.637924
[09/22 09:15:13   1192s] eee: l=5 avDens=0.149079 usedTrk=3045.677803 availTrk=20430.000000 sigTrk=3045.677803
[09/22 09:15:13   1192s] eee: l=6 avDens=0.131464 usedTrk=2371.674863 availTrk=18040.500000 sigTrk=2371.674863
[09/22 09:15:13   1192s] eee: l=7 avDens=0.018062 usedTrk=133.295322 availTrk=7380.000000 sigTrk=133.295322
[09/22 09:15:13   1192s] eee: l=8 avDens=0.017718 usedTrk=63.626608 availTrk=3591.000000 sigTrk=63.626608
[09/22 09:15:13   1192s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:15:13   1192s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:15:13   1192s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:15:13   1192s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:13   1192s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:15:13   1192s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314123 uaWl=1.000000 uaWlH=0.461200 aWlH=0.000000 lMod=0 pMax=0.861500 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:15:13   1192s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:15:13   1192s] eee: NetCapCache creation started. (Current Mem: 4235.301M) 
[09/22 09:15:13   1192s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4235.301M) 
[09/22 09:15:13   1192s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:15:13   1192s] eee: Metal Layers Info:
[09/22 09:15:13   1192s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:13   1192s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:15:13   1192s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:13   1192s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:15:13   1192s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:15:13   1192s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:15:13   1192s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:15:13   1192s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:15:13   1192s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:15:13   1192s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:13   1192s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:15:13   1192s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:15:13   1192s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:15:13   1192s] eee: +----------------------------------------------------+
[09/22 09:15:13   1192s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:15:13   1192s] eee: +----------------------------------------------------+
[09/22 09:15:13   1192s] eee: +----------------------------------------------------+
[09/22 09:15:13   1192s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:15:13   1192s] eee: +----------------------------------------------------+
[09/22 09:15:13   1192s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4235.301M)
[09/22 09:15:13   1192s] Compute RC Scale Done ...
[09/22 09:15:13   1192s] OPERPROF: Starting HotSpotCal at level 1, MEM:4235.3M, EPOCH TIME: 1758546913.415961
[09/22 09:15:13   1192s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:13   1192s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:15:13   1192s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:13   1192s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:15:13   1192s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:13   1192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:15:13   1192s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:15:13   1192s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4235.3M, EPOCH TIME: 1758546913.417606
[09/22 09:15:13   1192s] Begin: Collecting metrics
[09/22 09:15:13   1192s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:13   1193s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3289.0M, current mem=3245.2M)

[09/22 09:15:13   1193s] End: Collecting metrics
[09/22 09:15:13   1193s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[09/22 09:15:13   1193s] Begin: GigaOpt Route Type Constraints Refinement
[09/22 09:15:13   1193s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:53.0/15:01:50.0 (0.0), mem = 4235.3M
[09/22 09:15:13   1193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.28
[09/22 09:15:13   1193s] ### Creating RouteCongInterface, started
[09/22 09:15:13   1193s] 
[09/22 09:15:13   1193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:15:13   1193s] 
[09/22 09:15:13   1193s] #optDebug: {0, 1.000}
[09/22 09:15:13   1193s] ### Creating RouteCongInterface, finished
[09/22 09:15:13   1193s] Updated routing constraints on 0 nets.
[09/22 09:15:13   1193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.28
[09/22 09:15:13   1193s] Bottom Preferred Layer:
[09/22 09:15:13   1193s]     None
[09/22 09:15:13   1193s] Via Pillar Rule:
[09/22 09:15:13   1193s]     None
[09/22 09:15:13   1193s] Finished writing unified metrics of routing constraints.
[09/22 09:15:13   1193s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:19:53.1/15:01:50.1 (0.0), mem = 4235.3M
[09/22 09:15:13   1193s] 
[09/22 09:15:13   1193s] =============================================================================================
[09/22 09:15:13   1193s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.34-s088_1
[09/22 09:15:13   1193s] =============================================================================================
[09/22 09:15:13   1193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:13   1193s] ---------------------------------------------------------------------------------------------
[09/22 09:15:13   1193s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  93.8 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:15:13   1193s] [ MISC                   ]          0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:13   1193s] ---------------------------------------------------------------------------------------------
[09/22 09:15:13   1193s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:13   1193s] ---------------------------------------------------------------------------------------------
[09/22 09:15:13   1193s] End: GigaOpt Route Type Constraints Refinement
[09/22 09:15:13   1193s] Begin: Collecting metrics
[09/22 09:15:13   1193s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:13   1193s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3245.2M, current mem=3245.2M)

[09/22 09:15:13   1193s] End: Collecting metrics
[09/22 09:15:13   1193s] skip EGR on cluster skew clock nets.
[09/22 09:15:13   1193s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[09/22 09:15:13   1193s]                                            # bool, default=false, private
[09/22 09:15:13   1193s] Starting delay calculation for Setup views
[09/22 09:15:13   1193s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:13   1193s] #################################################################################
[09/22 09:15:13   1193s] # Design Stage: PreRoute
[09/22 09:15:13   1193s] # Design Name: mytop
[09/22 09:15:13   1193s] # Design Mode: 90nm
[09/22 09:15:13   1193s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:13   1193s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:13   1193s] # Signoff Settings: SI Off 
[09/22 09:15:13   1193s] #################################################################################
[09/22 09:15:14   1193s] Calculate delays in BcWc mode...
[09/22 09:15:14   1193s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:15:14   1193s] Start delay calculation (fullDC) (1 T). (MEM=3284)
[09/22 09:15:14   1193s] End AAE Lib Interpolated Model. (MEM=3284.000000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:16   1195s] Total number of fetched objects 21122
[09/22 09:15:16   1195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:16   1195s] End delay calculation. (MEM=3296.98 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:15:16   1195s] End delay calculation (fullDC). (MEM=3296.98 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:15:16   1195s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:15:16   1195s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:19:56 mem=4228.8M)
[09/22 09:15:16   1196s] Begin: GigaOpt postEco DRV Optimization
[09/22 09:15:16   1196s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[09/22 09:15:16   1196s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:56.0/15:01:53.1 (0.0), mem = 4228.8M
[09/22 09:15:16   1196s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:15:16   1196s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:15:16   1196s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:15:16   1196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.29
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s] Active Setup views: worst_case 
[09/22 09:15:16   1196s] Cell mytop LLGs are deleted
[09/22 09:15:16   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4228.8M, EPOCH TIME: 1758546916.710099
[09/22 09:15:16   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4228.8M, EPOCH TIME: 1758546916.711063
[09/22 09:15:16   1196s] Max number of tech site patterns supported in site array is 256.
[09/22 09:15:16   1196s] Core basic site is CoreSite
[09/22 09:15:16   1196s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:15:16   1196s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:15:16   1196s] Fast DP-INIT is on for default
[09/22 09:15:16   1196s] Atter site array init, number of instance map data is 0.
[09/22 09:15:16   1196s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4228.8M, EPOCH TIME: 1758546916.725494
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:16   1196s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:16   1196s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4228.8M, EPOCH TIME: 1758546916.727228
[09/22 09:15:16   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] [oiPhyDebug] optDemand 193840128000.00, spDemand 193840128000.00.
[09/22 09:15:16   1196s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14173
[09/22 09:15:16   1196s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:15:16   1196s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:56 mem=4228.8M
[09/22 09:15:16   1196s] OPERPROF: Starting DPlace-Init at level 1, MEM:4228.8M, EPOCH TIME: 1758546916.731413
[09/22 09:15:16   1196s] Processing tracks to init pin-track alignment.
[09/22 09:15:16   1196s] z: 2, totalTracks: 1
[09/22 09:15:16   1196s] z: 4, totalTracks: 1
[09/22 09:15:16   1196s] z: 6, totalTracks: 1
[09/22 09:15:16   1196s] z: 8, totalTracks: 1
[09/22 09:15:16   1196s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:15:16   1196s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4228.8M, EPOCH TIME: 1758546916.736101
[09/22 09:15:16   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:16   1196s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:15:16   1196s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4228.8M, EPOCH TIME: 1758546916.750857
[09/22 09:15:16   1196s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4228.8M, EPOCH TIME: 1758546916.750900
[09/22 09:15:16   1196s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4228.8M, EPOCH TIME: 1758546916.750986
[09/22 09:15:16   1196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4228.8MB).
[09/22 09:15:16   1196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4228.8M, EPOCH TIME: 1758546916.752096
[09/22 09:15:16   1196s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:15:16   1196s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14173
[09/22 09:15:16   1196s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:56 mem=4228.8M
[09/22 09:15:16   1196s] ### Creating RouteCongInterface, started
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[09/22 09:15:16   1196s] 
[09/22 09:15:16   1196s] #optDebug: {0, 1.000}
[09/22 09:15:16   1196s] ### Creating RouteCongInterface, finished
[09/22 09:15:16   1196s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:16   1196s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:16   1196s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:15:16   1196s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:16   1196s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:16   1196s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:16   1196s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:15:16   1196s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:17   1196s] AoF 633.6545um
[09/22 09:15:17   1196s] [GPS-DRV] Optimizer inputs ============================= 
[09/22 09:15:17   1196s] [GPS-DRV] drvFixingStage: Small Scale
[09/22 09:15:17   1196s] [GPS-DRV] costLowerBound: 0.1
[09/22 09:15:17   1196s] [GPS-DRV] setupTNSCost  : 1
[09/22 09:15:17   1196s] [GPS-DRV] maxIter       : 3
[09/22 09:15:17   1196s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[09/22 09:15:17   1196s] [GPS-DRV] Optimizer parameters ============================= 
[09/22 09:15:17   1196s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[09/22 09:15:17   1196s] [GPS-DRV] maxDensity (design): 0.95
[09/22 09:15:17   1196s] [GPS-DRV] maxLocalDensity: 0.98
[09/22 09:15:17   1196s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[09/22 09:15:17   1196s] [GPS-DRV] Dflt RT Characteristic Length 511.779um AoF 633.654um x 1
[09/22 09:15:17   1196s] [GPS-DRV] isCPECostingOn: false
[09/22 09:15:17   1196s] [GPS-DRV] All active and enabled setup views
[09/22 09:15:17   1196s] [GPS-DRV]     worst_case
[09/22 09:15:17   1196s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:15:17   1196s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/22 09:15:17   1196s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/22 09:15:17   1196s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/22 09:15:17   1196s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[09/22 09:15:17   1196s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4244.8M, EPOCH TIME: 1758546917.117513
[09/22 09:15:17   1196s] Found 0 hard placement blockage before merging.
[09/22 09:15:17   1196s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546917.117655
[09/22 09:15:17   1196s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[09/22 09:15:17   1196s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[09/22 09:15:17   1196s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:15:17   1196s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/22 09:15:17   1196s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:15:17   1196s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/22 09:15:17   1196s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:15:17   1196s] Info: violation cost 37.831249 (cap = 0.000000, tran = 37.831249, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:15:17   1196s] |    91|   505|    -0.44|     0|     0|     0.00|     0|     0|     0|     0|    -0.53|    -1.72|       0|       0|       0| 76.08%|          |         |
[09/22 09:15:17   1197s] Info: violation cost 0.050893 (cap = 0.000000, tran = 0.050893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:15:17   1197s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|      47|       0|      55| 76.26%| 0:00:00.0|  4262.8M|
[09/22 09:15:17   1197s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:15:17   1197s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|       0|       0|       1| 76.26%| 0:00:00.0|  4262.8M|
[09/22 09:15:17   1197s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/22 09:15:17   1197s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|       0|       0|       0| 76.26%| 0:00:00.0|  4262.8M|
[09/22 09:15:17   1197s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/22 09:15:17   1197s] Bottom Preferred Layer:
[09/22 09:15:17   1197s]     None
[09/22 09:15:17   1197s] Via Pillar Rule:
[09/22 09:15:17   1197s]     None
[09/22 09:15:17   1197s] Finished writing unified metrics of routing constraints.
[09/22 09:15:17   1197s] 
[09/22 09:15:17   1197s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=4262.8M) ***
[09/22 09:15:17   1197s] 
[09/22 09:15:17   1197s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:15:17   1197s] Total-nets :: 21167, Stn-nets :: 9, ratio :: 0.042519 %, Total-len 406730, Stn-len 165.45
[09/22 09:15:17   1197s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14220
[09/22 09:15:17   1197s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546917.785516
[09/22 09:15:17   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14220).
[09/22 09:15:17   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:17   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:17   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:17   1197s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4262.8M, EPOCH TIME: 1758546917.815666
[09/22 09:15:17   1197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.29
[09/22 09:15:17   1197s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:19:57.2/15:01:54.3 (0.0), mem = 4262.8M
[09/22 09:15:17   1197s] 
[09/22 09:15:17   1197s] =============================================================================================
[09/22 09:15:17   1197s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.34-s088_1
[09/22 09:15:17   1197s] =============================================================================================
[09/22 09:15:17   1197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:17   1197s] ---------------------------------------------------------------------------------------------
[09/22 09:15:17   1197s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:17   1197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:17   1197s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:15:17   1197s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:15:17   1197s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:15:17   1197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:17   1197s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:15:17   1197s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:15:17   1197s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:17   1197s] [ OptEval                ]      3   0:00:00.2  (  20.5 % )     0:00:00.2 /  0:00:00.3    1.1
[09/22 09:15:17   1197s] [ OptCommit              ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:15:17   1197s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:15:17   1197s] [ IncrDelayCalc          ]     17   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:15:17   1197s] [ DrvFindVioNets         ]      4   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:17   1197s] [ DrvComputeSummary      ]      4   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/22 09:15:17   1197s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:17   1197s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.7
[09/22 09:15:17   1197s] [ MISC                   ]          0:00:00.4  (  36.4 % )     0:00:00.4 /  0:00:00.5    1.0
[09/22 09:15:17   1197s] ---------------------------------------------------------------------------------------------
[09/22 09:15:17   1197s]  DrvOpt #2 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/22 09:15:17   1197s] ---------------------------------------------------------------------------------------------
[09/22 09:15:17   1197s] Begin: Collecting metrics
[09/22 09:15:17   1197s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
| drv_eco_fixing          |    -0.127 |   -0.127 |        -0 |       -0 |       76.26 |            |              | 0:00:01  |        4263 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:17   1197s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3289.3M, current mem=3289.3M)

[09/22 09:15:17   1197s] End: Collecting metrics
[09/22 09:15:17   1197s] End: GigaOpt postEco DRV Optimization
[09/22 09:15:18   1197s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.127 (bump = 0.127)
[09/22 09:15:18   1197s] Begin: GigaOpt nonLegal postEco optimization
[09/22 09:15:18   1197s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/22 09:15:18   1197s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:15:18   1197s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:15:18   1197s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:15:18   1197s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:57.5/15:01:54.5 (0.0), mem = 4262.8M
[09/22 09:15:18   1197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.30
[09/22 09:15:18   1197s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s] Active Setup views: worst_case 
[09/22 09:15:18   1197s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546918.136106
[09/22 09:15:18   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:18   1197s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:18   1197s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546918.151628
[09/22 09:15:18   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] [oiPhyDebug] optDemand 194292936000.00, spDemand 194292936000.00.
[09/22 09:15:18   1197s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14220
[09/22 09:15:18   1197s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[09/22 09:15:18   1197s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:58 mem=4262.8M
[09/22 09:15:18   1197s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546918.155780
[09/22 09:15:18   1197s] Processing tracks to init pin-track alignment.
[09/22 09:15:18   1197s] z: 2, totalTracks: 1
[09/22 09:15:18   1197s] z: 4, totalTracks: 1
[09/22 09:15:18   1197s] z: 6, totalTracks: 1
[09/22 09:15:18   1197s] z: 8, totalTracks: 1
[09/22 09:15:18   1197s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:15:18   1197s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546918.160452
[09/22 09:15:18   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:18   1197s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:15:18   1197s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4262.8M, EPOCH TIME: 1758546918.175326
[09/22 09:15:18   1197s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546918.175372
[09/22 09:15:18   1197s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546918.175434
[09/22 09:15:18   1197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4262.8MB).
[09/22 09:15:18   1197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4262.8M, EPOCH TIME: 1758546918.176528
[09/22 09:15:18   1197s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:15:18   1197s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14220
[09/22 09:15:18   1197s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:58 mem=4262.8M
[09/22 09:15:18   1197s] ### Creating RouteCongInterface, started
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[09/22 09:15:18   1197s] 
[09/22 09:15:18   1197s] #optDebug: {0, 1.000}
[09/22 09:15:18   1197s] ### Creating RouteCongInterface, finished
[09/22 09:15:18   1197s] {MG pre T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] {MG pre T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] {MG pre T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:15:18   1197s] {MG pre T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] {MG post T:0 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] {MG post T:1 H:0 G:0  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] {MG post T:0 H:1 G:0  {7 0 24.3 0.071607}  {10 0 122.4 0.351107} }
[09/22 09:15:18   1197s] {MG post T:0 H:0 G:1  {7 0 2.7 0.071607}  {10 0 13.6 0.351107} }
[09/22 09:15:18   1197s] *info: 1 clock net excluded
[09/22 09:15:18   1197s] *info: 1 ideal net excluded from IPO operation.
[09/22 09:15:18   1197s] *info: 963 no-driver nets excluded.
[09/22 09:15:18   1197s] *info: 1 net with fixed/cover wires excluded.
[09/22 09:15:18   1197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.801907.1
[09/22 09:15:18   1197s] PathGroup :  reg2reg  TargetSlack : 0 
[09/22 09:15:18   1197s] ** GigaOpt Optimizer WNS Slack -0.127 TNS Slack -0.207 Density 76.26
[09/22 09:15:18   1197s] Optimizer WNS Pass 0
[09/22 09:15:18   1197s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 5.532| 0.000|
|reg2reg   |-0.127|-0.207|
|HEPG      |-0.127|-0.207|
|All Paths |-0.127|-0.207|
+----------+------+------+

[09/22 09:15:18   1197s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4262.8M, EPOCH TIME: 1758546918.496547
[09/22 09:15:18   1197s] Found 0 hard placement blockage before merging.
[09/22 09:15:18   1197s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546918.496843
[09/22 09:15:18   1197s] Active Path Group: reg2reg  
[09/22 09:15:26   1198s] Info: initial physical memory for 2 CRR processes is 860.12MB.
[09/22 09:15:26   1198s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:15:26   1198s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
[09/22 09:15:26   1198s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:15:26   1198s] |  -0.127|   -0.127|  -0.207|   -0.207|   76.26%|   0:00:00.0| 4262.8M|worst_case|  reg2reg| uut_max_index_reg[1]/D           |
[09/22 09:15:26   1198s] |   0.000|    0.043|   0.000|    0.000|   76.26%|   0:00:00.0| 4262.8M|worst_case|       NA| NA                               |
[09/22 09:15:26   1198s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=4262.8M) ***
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:08.0 mem=4262.8M) ***
[09/22 09:15:26   1198s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:15:26   1198s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |5.532|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[09/22 09:15:26   1198s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 76.26
[09/22 09:15:26   1198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.801907.1
[09/22 09:15:26   1198s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546926.217461
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14221).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.038, MEM:4278.8M, EPOCH TIME: 1758546926.255476
[09/22 09:15:26   1198s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546926.256100
[09/22 09:15:26   1198s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546926.256158
[09/22 09:15:26   1198s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4278.8M, EPOCH TIME: 1758546926.261752
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:26   1198s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:26   1198s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.016, MEM:4278.8M, EPOCH TIME: 1758546926.277257
[09/22 09:15:26   1198s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4278.8M, EPOCH TIME: 1758546926.277306
[09/22 09:15:26   1198s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546926.277368
[09/22 09:15:26   1198s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546926.278453
[09/22 09:15:26   1198s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546926.278482
[09/22 09:15:26   1198s] TDRefine: refinePlace mode is spiral
[09/22 09:15:26   1198s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:15:26   1198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.16
[09/22 09:15:26   1198s] OPERPROF: Starting Refine-Place at level 1, MEM:4278.8M, EPOCH TIME: 1758546926.279264
[09/22 09:15:26   1198s] *** Starting refinePlace (0:19:58 mem=4278.8M) ***
[09/22 09:15:26   1198s] Total net bbox length = 3.616e+05 (1.517e+05 2.099e+05) (ext = 1.133e+04)
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:26   1198s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:26   1198s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:26   1198s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546926.291459
[09/22 09:15:26   1198s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546926.291838
[09/22 09:15:26   1198s] Set min layer with default ( 2 )
[09/22 09:15:26   1198s] Set max layer with default ( 127 )
[09/22 09:15:26   1198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:26   1198s] Min route layer (adjusted) = 2
[09/22 09:15:26   1198s] Max route layer (adjusted) = 11
[09/22 09:15:26   1198s] Set min layer with default ( 2 )
[09/22 09:15:26   1198s] Set max layer with default ( 127 )
[09/22 09:15:26   1198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:26   1198s] Min route layer (adjusted) = 2
[09/22 09:15:26   1198s] Max route layer (adjusted) = 11
[09/22 09:15:26   1198s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546926.295105
[09/22 09:15:26   1198s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546926.295448
[09/22 09:15:26   1198s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4278.8M, EPOCH TIME: 1758546926.295483
[09/22 09:15:26   1198s] Starting refinePlace ...
[09/22 09:15:26   1198s] Set min layer with default ( 2 )
[09/22 09:15:26   1198s] Set max layer with default ( 127 )
[09/22 09:15:26   1198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:26   1198s] Min route layer (adjusted) = 2
[09/22 09:15:26   1198s] Max route layer (adjusted) = 11
[09/22 09:15:26   1198s] One DDP V2 for no tweak run.
[09/22 09:15:26   1198s] Set min layer with default ( 2 )
[09/22 09:15:26   1198s] Set max layer with default ( 127 )
[09/22 09:15:26   1198s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:26   1198s] Min route layer (adjusted) = 2
[09/22 09:15:26   1198s] Max route layer (adjusted) = 11
[09/22 09:15:26   1198s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:15:26   1198s] DDP markSite nrRow 147 nrJob 147
[09/22 09:15:26   1198s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[09/22 09:15:26   1198s] ** Cut row section cpu time 0:00:00.0.
[09/22 09:15:26   1198s]  ** Cut row section real time 0:00:00.0.
[09/22 09:15:26   1198s]    Spread Effort: high, pre-route mode, useDDP on.
[09/22 09:15:26   1198s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4278.8MB) @(0:19:58 - 0:19:58).
[09/22 09:15:26   1198s] Move report: preRPlace moves 128 insts, mean move: 0.53 um, max move: 2.91 um 
[09/22 09:15:26   1198s] 	Max move on inst (instanceL1/FE_OFC3106_dot_product_and_ReLU_0__product_terms_105__0): (185.00, 216.79) --> (186.20, 218.50)
[09/22 09:15:26   1198s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[09/22 09:15:26   1198s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s]  === Spiral for Logical I: (movable: 14221) ===
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s]  Info: 0 filler has been deleted!
[09/22 09:15:26   1198s] Move report: legalization moves 126 insts, mean move: 2.05 um, max move: 11.42 um spiral
[09/22 09:15:26   1198s] 	Max move on inst (instanceL1/FE_OFC2638_level_8_sums_9__1): (159.40, 203.11) --> (167.40, 199.69)
[09/22 09:15:26   1198s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:15:26   1198s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:15:26   1198s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4262.8MB) @(0:19:58 - 0:19:59).
[09/22 09:15:26   1198s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:26   1198s] Move report: Detail placement moves 248 insts, mean move: 1.31 um, max move: 11.42 um 
[09/22 09:15:26   1198s] 	Max move on inst (instanceL1/FE_OFC2638_level_8_sums_9__1): (159.40, 203.11) --> (167.40, 199.69)
[09/22 09:15:26   1198s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:15:26   1198s] Statistics of distance of Instance movement in refine placement:
[09/22 09:15:26   1198s]   maximum (X+Y) =        11.42 um
[09/22 09:15:26   1198s]   inst (instanceL1/FE_OFC2638_level_8_sums_9__1) with max move: (159.4, 203.11) -> (167.4, 199.69)
[09/22 09:15:26   1198s]   mean    (X+Y) =         1.31 um
[09/22 09:15:26   1198s] Summary Report:
[09/22 09:15:26   1198s] Instances move: 248 (out of 14221 movable)
[09/22 09:15:26   1198s] Instances flipped: 0
[09/22 09:15:26   1198s] Mean displacement: 1.31 um
[09/22 09:15:26   1198s] Max displacement: 11.42 um (Instance: instanceL1/FE_OFC2638_level_8_sums_9__1) (159.4, 203.11) -> (167.4, 199.69)
[09/22 09:15:26   1198s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[09/22 09:15:26   1198s] 	Violation at original loc: Overlapping with other instance
[09/22 09:15:26   1198s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:15:26   1198s] Total instances moved : 248
[09/22 09:15:26   1198s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.370, REAL:0.370, MEM:4262.8M, EPOCH TIME: 1758546926.665697
[09/22 09:15:26   1198s] Total net bbox length = 3.619e+05 (1.518e+05 2.100e+05) (ext = 1.133e+04)
[09/22 09:15:26   1198s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:15:26   1198s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4262.8MB) @(0:19:58 - 0:19:59).
[09/22 09:15:26   1198s] *** Finished refinePlace (0:19:59 mem=4262.8M) ***
[09/22 09:15:26   1198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.16
[09/22 09:15:26   1198s] OPERPROF: Finished Refine-Place at level 1, CPU:0.392, REAL:0.392, MEM:4262.8M, EPOCH TIME: 1758546926.671363
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 11.42 um
RPlace-Summary:     Max move: inst instanceL1/FE_OFC2638_level_8_sums_9__1 cell BUFX2 loc (159.40, 203.11) -> (167.40, 199.69)
RPlace-Summary:     Average move dist: 1.31
RPlace-Summary:     Number of inst moved: 248
RPlace-Summary:     Number of movable inst: 14221
[09/22 09:15:26   1198s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:15:26   1198s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546926.736889
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14221).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4262.8M, EPOCH TIME: 1758546926.767065
[09/22 09:15:26   1198s] *** maximum move = 11.42 um ***
[09/22 09:15:26   1198s] *** Finished re-routing un-routed nets (4262.8M) ***
[09/22 09:15:26   1198s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546926.779948
[09/22 09:15:26   1198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546926.785493
[09/22 09:15:26   1198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:26   1198s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:26   1198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546926.801033
[09/22 09:15:26   1198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546926.801086
[09/22 09:15:26   1198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546926.801152
[09/22 09:15:26   1198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4262.8M, EPOCH TIME: 1758546926.802243
[09/22 09:15:26   1198s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:15:26   1198s] 
[09/22 09:15:26   1198s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=4262.8M) ***
[09/22 09:15:26   1198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.801907.1
[09/22 09:15:26   1198s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 76.26
[09/22 09:15:26   1198s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |5.532|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[09/22 09:15:27   1198s] Bottom Preferred Layer:
[09/22 09:15:27   1198s]     None
[09/22 09:15:27   1198s] Via Pillar Rule:
[09/22 09:15:27   1198s]     None
[09/22 09:15:27   1198s] Finished writing unified metrics of routing constraints.
[09/22 09:15:27   1198s] 
[09/22 09:15:27   1198s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:09.0 mem=4262.8M) ***
[09/22 09:15:27   1198s] 
[09/22 09:15:27   1198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.801907.1
[09/22 09:15:27   1199s] Total-nets :: 21168, Stn-nets :: 15, ratio :: 0.0708617 %, Total-len 406728, Stn-len 181.26
[09/22 09:15:27   1199s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14221
[09/22 09:15:27   1199s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546927.052715
[09/22 09:15:27   1199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:27   1199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:27   1199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:27   1199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:27   1199s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4262.8M, EPOCH TIME: 1758546927.083542
[09/22 09:15:27   1199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.30
[09/22 09:15:27   1199s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:09.0 (0.2), totSession cpu/real = 0:19:59.0/15:02:03.5 (0.0), mem = 4262.8M
[09/22 09:15:27   1199s] 
[09/22 09:15:27   1199s] =============================================================================================
[09/22 09:15:27   1199s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     23.34-s088_1
[09/22 09:15:27   1199s] =============================================================================================
[09/22 09:15:27   1199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:27   1199s] ---------------------------------------------------------------------------------------------
[09/22 09:15:27   1199s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:15:27   1199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:15:27   1199s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[09/22 09:15:27   1199s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:15:27   1199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ TransformInit          ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:27   1199s] [ OptimizationStep       ]      1   0:00:07.5  (  83.6 % )     0:00:07.6 /  0:00:00.1    0.0
[09/22 09:15:27   1199s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:27   1199s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ OptEval                ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[09/22 09:15:27   1199s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:15:27   1199s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:15:27   1199s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:27   1199s] [ RefinePlace            ]      1   0:00:00.6  (   6.9 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:15:27   1199s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:27   1199s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:15:27   1199s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:15:27   1199s] [ MISC                   ]          0:00:00.5  (   5.9 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:15:27   1199s] ---------------------------------------------------------------------------------------------
[09/22 09:15:27   1199s]  WnsOpt #1 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:01.5    0.2
[09/22 09:15:27   1199s] ---------------------------------------------------------------------------------------------
[09/22 09:15:27   1199s] Begin: Collecting metrics
[09/22 09:15:27   1199s] 
	GigaOpt Setup Optimization summary:
[09/22 09:15:27   1199s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.127 |   -0.127 |        -0 |       -0 |       76.26 | 0:00:00  |        4263 |
	| wns_pass_0       |     0.043 |    0.043 |         0 |        0 |       76.26 | 0:00:08  |        4263 |
	| legalization_0   |     0.043 |    0.043 |         0 |        0 |       76.26 | 0:00:00  |        4263 |
	| end_setup_fixing |     0.043 |    0.043 |         0 |        0 |       76.26 | 0:00:01  |        4263 |
	 ------------------------------------------------------------------------------------------------------- 
[09/22 09:15:27   1199s] 
[09/22 09:15:27   1199s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
| drv_eco_fixing          |    -0.127 |   -0.127 |        -0 |       -0 |       76.26 |            |              | 0:00:01  |        4263 |    0 |   0 |
| wns_eco_fixing          |     0.043 |    0.043 |         0 |        0 |       76.26 |            |              | 0:00:09  |        4263 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:27   1199s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3309.5M, current mem=3286.9M)

[09/22 09:15:27   1199s] End: Collecting metrics
[09/22 09:15:27   1199s] End: GigaOpt nonLegal postEco optimization
[09/22 09:15:27   1199s] **INFO: Flow update: Design timing is met.
[09/22 09:15:27   1199s] **INFO: Flow update: Design timing is met.
[09/22 09:15:27   1199s] #optDebug: fT-D <X 1 0 0 0>
[09/22 09:15:27   1199s] Register exp ratio and priority group on 0 nets on 21170 nets : 
[09/22 09:15:27   1199s] 
[09/22 09:15:27   1199s] Active setup views:
[09/22 09:15:27   1199s]  worst_case
[09/22 09:15:27   1199s]   Dominating endpoints: 0
[09/22 09:15:27   1199s]   Dominating TNS: -0.000
[09/22 09:15:27   1199s] 
[09/22 09:15:27   1199s] Extraction called for design 'mytop' of instances=14221 and nets=22135 using extraction engine 'preRoute' .
[09/22 09:15:27   1199s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:15:27   1199s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:15:27   1199s] PreRoute RC Extraction called for design mytop.
[09/22 09:15:27   1199s] RC Extraction called in multi-corner(1) mode.
[09/22 09:15:27   1199s] RCMode: PreRoute
[09/22 09:15:27   1199s]       RC Corner Indexes            0   
[09/22 09:15:27   1199s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:15:27   1199s] Resistance Scaling Factor    : 1.00000 
[09/22 09:15:27   1199s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:15:27   1199s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:15:27   1199s] Shrink Factor                : 0.90000
[09/22 09:15:27   1199s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/22 09:15:27   1199s] Using capacitance table file ...
[09/22 09:15:27   1199s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[09/22 09:15:27   1199s] Grid density data update skipped
[09/22 09:15:27   1199s] eee: pegSigSF=1.070000
[09/22 09:15:27   1199s] Initializing multi-corner capacitance tables ... 
[09/22 09:15:27   1199s] Initializing multi-corner resistance tables ...
[09/22 09:15:27   1199s] Creating RPSQ from WeeR and WRes ...
[09/22 09:15:27   1199s] eee: Grid unit RC data computation started
[09/22 09:15:27   1199s] eee: Grid unit RC data computation completed
[09/22 09:15:27   1199s] eee: l=1 avDens=0.105841 usedTrk=2286.165878 availTrk=21600.000000 sigTrk=2286.165878
[09/22 09:15:27   1199s] eee: l=2 avDens=0.285575 usedTrk=6006.505323 availTrk=21033.000000 sigTrk=6006.505323
[09/22 09:15:27   1199s] eee: l=3 avDens=0.327787 usedTrk=7257.211956 availTrk=22140.000000 sigTrk=7257.211956
[09/22 09:15:27   1199s] eee: l=4 avDens=0.272344 usedTrk=5355.637924 availTrk=19665.000000 sigTrk=5355.637924
[09/22 09:15:27   1199s] eee: l=5 avDens=0.149079 usedTrk=3045.677803 availTrk=20430.000000 sigTrk=3045.677803
[09/22 09:15:27   1199s] eee: l=6 avDens=0.131464 usedTrk=2371.674863 availTrk=18040.500000 sigTrk=2371.674863
[09/22 09:15:27   1199s] eee: l=7 avDens=0.018062 usedTrk=133.295322 availTrk=7380.000000 sigTrk=133.295322
[09/22 09:15:27   1199s] eee: l=8 avDens=0.017718 usedTrk=63.626608 availTrk=3591.000000 sigTrk=63.626608
[09/22 09:15:27   1199s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:15:27   1199s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:15:27   1199s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:15:27   1199s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:27   1199s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:15:27   1199s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314123 uaWl=0.000000 uaWlH=0.461200 aWlH=0.000000 lMod=0 pMax=0.861500 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:15:27   1199s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:15:27   1199s] eee: NetCapCache creation started. (Current Mem: 4245.301M) 
[09/22 09:15:27   1199s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4245.301M) 
[09/22 09:15:27   1199s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:15:27   1199s] eee: Metal Layers Info:
[09/22 09:15:27   1199s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:27   1199s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:15:27   1199s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:27   1199s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:15:27   1199s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:15:27   1199s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:15:27   1199s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:15:27   1199s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:15:27   1199s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:15:27   1199s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:15:27   1199s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:15:27   1199s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:15:27   1199s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:15:27   1199s] eee: +----------------------------------------------------+
[09/22 09:15:27   1199s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:15:27   1199s] eee: +----------------------------------------------------+
[09/22 09:15:27   1199s] eee: +----------------------------------------------------+
[09/22 09:15:27   1199s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:15:27   1199s] eee: +----------------------------------------------------+
[09/22 09:15:27   1199s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4245.301M)
[09/22 09:15:27   1199s] Starting delay calculation for Setup views
[09/22 09:15:27   1199s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:27   1199s] #################################################################################
[09/22 09:15:27   1199s] # Design Stage: PreRoute
[09/22 09:15:27   1199s] # Design Name: mytop
[09/22 09:15:27   1199s] # Design Mode: 90nm
[09/22 09:15:27   1199s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:27   1199s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:27   1199s] # Signoff Settings: SI Off 
[09/22 09:15:27   1199s] #################################################################################
[09/22 09:15:28   1200s] Calculate delays in BcWc mode...
[09/22 09:15:28   1200s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:15:28   1200s] Start delay calculation (fullDC) (1 T). (MEM=3283.47)
[09/22 09:15:28   1200s] End AAE Lib Interpolated Model. (MEM=3283.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:30   1202s] Total number of fetched objects 21170
[09/22 09:15:30   1202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:30   1202s] End delay calculation. (MEM=3290.67 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:15:30   1202s] End delay calculation (fullDC). (MEM=3290.67 CPU=0:00:02.0 REAL=0:00:02.0)
[09/22 09:15:30   1202s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:15:30   1202s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:20:02 mem=4228.8M)
[09/22 09:15:30   1202s] OPTC: user 20.0
[09/22 09:15:30   1202s] (I)      Running eGR regular flow
[09/22 09:15:30   1202s] Running assign ptn pin
[09/22 09:15:30   1202s] Running config msv constraints
[09/22 09:15:30   1202s] Running pre-eGR process
[09/22 09:15:30   1202s] (I)      Started Early Global Route ( Curr Mem: 3.98 MB )
[09/22 09:15:30   1202s] (I)      Initializing eGR engine (regular)
[09/22 09:15:30   1202s] Set min layer with default ( 2 )
[09/22 09:15:30   1202s] Set max layer with default ( 127 )
[09/22 09:15:30   1202s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:30   1202s] Min route layer (adjusted) = 2
[09/22 09:15:30   1202s] Max route layer (adjusted) = 11
[09/22 09:15:30   1202s] (I)      clean place blk overflow:
[09/22 09:15:30   1202s] (I)      H : enabled 1.00 0
[09/22 09:15:30   1202s] (I)      V : enabled 1.00 0
[09/22 09:15:30   1202s] (I)      Initializing eGR engine (regular)
[09/22 09:15:30   1202s] Set min layer with default ( 2 )
[09/22 09:15:30   1202s] Set max layer with default ( 127 )
[09/22 09:15:30   1202s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:30   1202s] Min route layer (adjusted) = 2
[09/22 09:15:30   1202s] Max route layer (adjusted) = 11
[09/22 09:15:30   1202s] (I)      clean place blk overflow:
[09/22 09:15:30   1202s] (I)      H : enabled 1.00 0
[09/22 09:15:30   1202s] (I)      V : enabled 1.00 0
[09/22 09:15:30   1202s] (I)      Started Early Global Route kernel ( Curr Mem: 3.98 MB )
[09/22 09:15:30   1202s] (I)      Running eGR Regular flow
[09/22 09:15:30   1202s] (I)      # wire layers (front) : 12
[09/22 09:15:30   1202s] (I)      # wire layers (back)  : 0
[09/22 09:15:30   1202s] (I)      min wire layer : 1
[09/22 09:15:30   1202s] (I)      max wire layer : 11
[09/22 09:15:30   1202s] (I)      # cut layers (front) : 11
[09/22 09:15:30   1202s] (I)      # cut layers (back)  : 0
[09/22 09:15:30   1202s] (I)      min cut layer : 1
[09/22 09:15:30   1202s] (I)      max cut layer : 10
[09/22 09:15:30   1202s] (I)      ================================ Layers ================================
[09/22 09:15:30   1202s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:30   1202s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:15:30   1202s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:30   1202s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:15:30   1202s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:30   1202s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:30   1202s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:30   1202s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:30   1202s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:30   1202s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:30   1202s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:30   1202s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:30   1202s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:15:30   1202s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:15:30   1202s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:15:30   1202s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:30   1202s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:15:30   1202s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:15:30   1202s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:15:30   1202s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:15:30   1202s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:30   1202s] (I)      Started Import and model ( Curr Mem: 3.98 MB )
[09/22 09:15:30   1202s] (I)      == Non-default Options ==
[09/22 09:15:30   1202s] (I)      Build term to term wires                           : false
[09/22 09:15:30   1202s] (I)      Maximum routing layer                              : 11
[09/22 09:15:30   1202s] (I)      Top routing layer                                  : 11
[09/22 09:15:30   1202s] (I)      Number of threads                                  : 1
[09/22 09:15:30   1202s] (I)      Route tie net to shape                             : auto
[09/22 09:15:30   1202s] (I)      Method to set GCell size                           : row
[09/22 09:15:30   1202s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:15:30   1202s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:15:30   1202s] (I)      ============== Pin Summary ==============
[09/22 09:15:30   1202s] (I)      +-------+--------+---------+------------+
[09/22 09:15:30   1202s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:15:30   1202s] (I)      +-------+--------+---------+------------+
[09/22 09:15:30   1202s] (I)      |     1 |  55560 |  100.00 |        Pin |
[09/22 09:15:30   1202s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:15:30   1202s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:15:30   1202s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:15:30   1202s] (I)      +-------+--------+---------+------------+
[09/22 09:15:30   1202s] (I)      Custom ignore net properties:
[09/22 09:15:30   1202s] (I)      1 : NotLegal
[09/22 09:15:30   1202s] (I)      Default ignore net properties:
[09/22 09:15:30   1202s] (I)      1 : Special
[09/22 09:15:30   1202s] (I)      2 : Analog
[09/22 09:15:30   1202s] (I)      3 : Fixed
[09/22 09:15:30   1202s] (I)      4 : Skipped
[09/22 09:15:30   1202s] (I)      5 : MixedSignal
[09/22 09:15:30   1202s] (I)      Prerouted net properties:
[09/22 09:15:30   1202s] (I)      1 : NotLegal
[09/22 09:15:30   1202s] (I)      2 : Special
[09/22 09:15:30   1202s] (I)      3 : Analog
[09/22 09:15:30   1202s] (I)      4 : Fixed
[09/22 09:15:30   1202s] (I)      5 : Skipped
[09/22 09:15:30   1202s] (I)      6 : MixedSignal
[09/22 09:15:30   1202s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:15:30   1202s] (I)      Use row-based GCell size
[09/22 09:15:30   1202s] (I)      Use row-based GCell align
[09/22 09:15:30   1202s] (I)      layer 0 area = 80000
[09/22 09:15:30   1202s] (I)      layer 1 area = 80000
[09/22 09:15:30   1202s] (I)      layer 2 area = 80000
[09/22 09:15:30   1202s] (I)      layer 3 area = 80000
[09/22 09:15:30   1202s] (I)      layer 4 area = 80000
[09/22 09:15:30   1202s] (I)      layer 5 area = 80000
[09/22 09:15:30   1202s] (I)      layer 6 area = 80000
[09/22 09:15:30   1202s] (I)      layer 7 area = 80000
[09/22 09:15:30   1202s] (I)      layer 8 area = 80000
[09/22 09:15:30   1202s] (I)      layer 9 area = 400000
[09/22 09:15:30   1202s] (I)      layer 10 area = 400000
[09/22 09:15:30   1202s] (I)      GCell unit size   : 3420
[09/22 09:15:30   1202s] (I)      GCell multiplier  : 1
[09/22 09:15:30   1202s] (I)      GCell row height  : 3420
[09/22 09:15:30   1202s] (I)      Actual row height : 3420
[09/22 09:15:30   1202s] (I)      GCell align ref   : 6000 6080
[09/22 09:15:30   1202s] [NR-eGR] Track table information for default rule: 
[09/22 09:15:30   1202s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:15:30   1202s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:15:30   1202s] (I)      ================== Default via ===================
[09/22 09:15:30   1202s] (I)      +----+------------------+------------------------+
[09/22 09:15:30   1202s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:15:30   1202s] (I)      +----+------------------+------------------------+
[09/22 09:15:30   1202s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:15:30   1202s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:15:30   1202s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:15:30   1202s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:15:30   1202s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:15:30   1202s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:15:30   1202s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:15:30   1202s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:15:30   1202s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:15:30   1202s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:15:30   1202s] (I)      +----+------------------+------------------------+
[09/22 09:15:30   1202s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:15:30   1202s] [NR-eGR] Read 5566 PG shapes
[09/22 09:15:30   1202s] [NR-eGR] Read 0 clock shapes
[09/22 09:15:30   1202s] [NR-eGR] Read 0 other shapes
[09/22 09:15:30   1202s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:15:30   1202s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:15:30   1202s] [NR-eGR] #Instance Blockages : 0
[09/22 09:15:30   1202s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:15:30   1202s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:15:30   1202s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:15:30   1202s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:15:30   1202s] [NR-eGR] #Other Blockages    : 0
[09/22 09:15:30   1202s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:15:30   1202s] [NR-eGR] #prerouted nets         : 1
[09/22 09:15:30   1202s] [NR-eGR] #prerouted special nets : 0
[09/22 09:15:30   1202s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:15:30   1202s] [NR-eGR] Read 21168 nets ( ignored 1 )
[09/22 09:15:30   1202s] (I)        Front-side 21168 ( ignored 1 )
[09/22 09:15:30   1202s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:15:30   1202s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:15:30   1202s] (I)      handle routing halo
[09/22 09:15:30   1202s] (I)      Reading macro buffers
[09/22 09:15:30   1202s] (I)      Number of macro buffers: 0
[09/22 09:15:30   1202s] (I)      early_global_route_priority property id does not exist.
[09/22 09:15:30   1202s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:15:30   1202s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:15:30   1202s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:15:30   1202s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:15:30   1202s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:15:30   1202s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:15:30   1202s] (I)      Number of ignored nets                =      1
[09/22 09:15:30   1202s] (I)      Number of connected nets              =      0
[09/22 09:15:30   1202s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:15:30   1202s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:15:30   1202s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:15:30   1202s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:15:30   1202s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:15:30   1202s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:15:30   1202s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:15:30   1202s] (I)      Ndr track 0 does not exist
[09/22 09:15:30   1202s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:15:30   1202s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:15:30   1202s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:15:30   1202s] (I)      Site width          :   400  (dbu)
[09/22 09:15:30   1202s] (I)      Row height          :  3420  (dbu)
[09/22 09:15:30   1202s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:15:30   1202s] (I)      GCell width         :  3420  (dbu)
[09/22 09:15:30   1202s] (I)      GCell height        :  3420  (dbu)
[09/22 09:15:30   1202s] (I)      Grid                :   151   150    11
[09/22 09:15:30   1202s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:15:30   1202s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:15:30   1202s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:15:30   1202s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:15:30   1202s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:15:30   1202s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:15:30   1202s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:15:30   1202s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:15:30   1202s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:15:30   1202s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:15:30   1202s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:15:30   1202s] (I)      --------------------------------------------------------
[09/22 09:15:30   1202s] 
[09/22 09:15:30   1202s] [NR-eGR] ============ Routing rule table ============
[09/22 09:15:30   1202s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21167
[09/22 09:15:30   1202s] [NR-eGR] ========================================
[09/22 09:15:30   1202s] [NR-eGR] 
[09/22 09:15:30   1202s] (I)      ==== NDR : (Default) ====
[09/22 09:15:30   1202s] (I)      +--------------+--------+
[09/22 09:15:30   1202s] (I)      |           ID |      0 |
[09/22 09:15:30   1202s] (I)      |      Default |    yes |
[09/22 09:15:30   1202s] (I)      |  Clk Special |     no |
[09/22 09:15:30   1202s] (I)      | Hard spacing |     no |
[09/22 09:15:30   1202s] (I)      |    NDR track | (none) |
[09/22 09:15:30   1202s] (I)      |      NDR via | (none) |
[09/22 09:15:30   1202s] (I)      |  Extra space |      0 |
[09/22 09:15:30   1202s] (I)      |      Shields |      0 |
[09/22 09:15:30   1202s] (I)      |   Demand (H) |      1 |
[09/22 09:15:30   1202s] (I)      |   Demand (V) |      1 |
[09/22 09:15:30   1202s] (I)      |        #Nets |  21167 |
[09/22 09:15:30   1202s] (I)      +--------------+--------+
[09/22 09:15:30   1202s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:30   1202s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:15:30   1202s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:30   1202s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:15:30   1202s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:30   1202s] (I)      =============== Blocked Tracks ===============
[09/22 09:15:30   1202s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:30   1202s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:15:30   1202s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:30   1202s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:15:30   1202s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:15:30   1202s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:15:30   1202s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:15:30   1202s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:15:30   1202s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:15:30   1202s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:15:30   1202s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:15:30   1202s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:15:30   1202s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:15:30   1202s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:15:30   1202s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:30   1202s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.99 MB )
[09/22 09:15:30   1202s] (I)      Reset routing kernel
[09/22 09:15:30   1202s] (I)      Started Global Routing ( Curr Mem: 3.99 MB )
[09/22 09:15:30   1202s] (I)      totalPins=55118  totalGlobalPin=52858 (95.90%)
[09/22 09:15:30   1202s] (I)      ================== Net Group Info ==================
[09/22 09:15:30   1202s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:30   1202s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:15:30   1202s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:30   1202s] (I)      |  1 |          21167 |    Metal2(2) | Metal11(11) |
[09/22 09:15:30   1202s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:30   1202s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:15:30   1202s] (I)      total 2D Demand : 4408 = (895 H, 3513 V)
[09/22 09:15:30   1202s] (I)      init route region map
[09/22 09:15:30   1202s] (I)      #blocked GCells = 0
[09/22 09:15:30   1202s] (I)      #regions = 1
[09/22 09:15:30   1202s] (I)      init safety region map
[09/22 09:15:30   1202s] (I)      #blocked GCells = 0
[09/22 09:15:30   1202s] (I)      #regions = 1
[09/22 09:15:30   1202s] [NR-eGR] Layer group 1: route 21167 net(s) in layer range [2, 11]
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1a Route ============
[09/22 09:15:30   1202s] (I)      Usage: 229388 = (98750 H, 130638 V) = (11.01% H, 15.60% V) = (1.689e+05um H, 2.234e+05um V)
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1b Route ============
[09/22 09:15:30   1202s] (I)      Usage: 229388 = (98750 H, 130638 V) = (11.01% H, 15.60% V) = (1.689e+05um H, 2.234e+05um V)
[09/22 09:15:30   1202s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.922535e+05um
[09/22 09:15:30   1202s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:15:30   1202s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1c Route ============
[09/22 09:15:30   1202s] (I)      Usage: 229388 = (98750 H, 130638 V) = (11.01% H, 15.60% V) = (1.689e+05um H, 2.234e+05um V)
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1d Route ============
[09/22 09:15:30   1202s] (I)      Usage: 229388 = (98750 H, 130638 V) = (11.01% H, 15.60% V) = (1.689e+05um H, 2.234e+05um V)
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1e Route ============
[09/22 09:15:30   1202s] (I)      Usage: 229388 = (98750 H, 130638 V) = (11.01% H, 15.60% V) = (1.689e+05um H, 2.234e+05um V)
[09/22 09:15:30   1202s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.922535e+05um
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] (I)      ============  Phase 1l Route ============
[09/22 09:15:30   1202s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:15:30   1202s] (I)      Layer  2:     192773     77007        11           0      192366    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  3:     202966     72698         0           0      202500    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  4:     192773     54856         0           0      192366    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  5:     202966     30551         0           0      202500    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  6:     192773     23826         0           0      192366    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  7:     202966      1421         0           0      202500    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  8:     192773       677         0           0      192366    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      Total:       1723706    261036        11           0     1737410    ( 0.00%) 
[09/22 09:15:30   1202s] (I)      
[09/22 09:15:30   1202s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:15:30   1202s] [NR-eGR]                        OverCon            
[09/22 09:15:30   1202s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:15:30   1202s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:15:30   1202s] [NR-eGR] ----------------------------------------------
[09/22 09:15:30   1202s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal2 ( 2)        10( 0.04%)   ( 0.04%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR] ----------------------------------------------
[09/22 09:15:30   1202s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[09/22 09:15:30   1202s] [NR-eGR] 
[09/22 09:15:30   1202s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.99 MB )
[09/22 09:15:30   1202s] (I)      Updating congestion map
[09/22 09:15:30   1202s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:15:30   1202s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:15:30   1202s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.99 MB )
[09/22 09:15:30   1202s] [NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.98 MB )
[09/22 09:15:30   1202s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:15:30   1202s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:15:30   1202s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:15:30   1202s] (I)       Early Global Route                             100.00%  50813.92 sec  50814.18 sec  0.26 sec  0.26 sec 
[09/22 09:15:30   1202s] (I)       +-Early Global Route kernel                     98.61%  50813.92 sec  50814.18 sec  0.26 sec  0.26 sec 
[09/22 09:15:30   1202s] (I)       | +-Import and model                            35.14%  50813.93 sec  50814.02 sec  0.09 sec  0.09 sec 
[09/22 09:15:30   1202s] (I)       | | +-Create place DB                           12.97%  50813.93 sec  50813.96 sec  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Import place data                       12.94%  50813.93 sec  50813.96 sec  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read instances and placement           2.84%  50813.93 sec  50813.93 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read nets                              9.90%  50813.93 sec  50813.96 sec  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)       | | +-Create route DB                           20.16%  50813.96 sec  50814.01 sec  0.05 sec  0.05 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Import route data (1T)                  20.06%  50813.96 sec  50814.01 sec  0.05 sec  0.05 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.44%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read routing blockages               0.00%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read bump blockages                  0.00%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read instance blockages              0.89%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read PG blockages                    0.30%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read clock blockages                 0.00%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read other blockages                 0.00%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read halo blockages                  0.03%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50813.98 sec  50813.98 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read blackboxes                        0.00%  50813.99 sec  50813.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read prerouted                         0.13%  50813.99 sec  50813.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Read nets                              1.43%  50813.99 sec  50813.99 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Set up via pillars                     1.10%  50813.99 sec  50814.00 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Initialize 3D grid graph               0.15%  50814.00 sec  50814.00 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Model blockage capacity                5.04%  50814.00 sec  50814.01 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | | | | +-Initialize 3D capacity               4.81%  50814.00 sec  50814.01 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | +-Read aux data                              0.00%  50814.01 sec  50814.01 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | +-Others data preparation                    0.00%  50814.01 sec  50814.01 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | +-Create route kernel                        1.39%  50814.01 sec  50814.02 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | +-Global Routing                              59.36%  50814.02 sec  50814.17 sec  0.16 sec  0.16 sec 
[09/22 09:15:30   1202s] (I)       | | +-Initialization                             1.75%  50814.02 sec  50814.02 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | +-Net group 1                               55.64%  50814.02 sec  50814.17 sec  0.15 sec  0.15 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Generate topology                        4.17%  50814.02 sec  50814.04 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1a                                 9.63%  50814.04 sec  50814.07 sec  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Pattern routing (1T)                   8.18%  50814.04 sec  50814.06 sec  0.02 sec  0.02 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Add via demand to 2D                   1.30%  50814.06 sec  50814.07 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1b                                 2.80%  50814.07 sec  50814.07 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1c                                 0.00%  50814.07 sec  50814.07 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1d                                 0.00%  50814.07 sec  50814.07 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1e                                 0.06%  50814.07 sec  50814.07 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Route legalization                     0.00%  50814.07 sec  50814.07 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)       | | | +-Phase 1l                                36.32%  50814.07 sec  50814.17 sec  0.10 sec  0.10 sec 
[09/22 09:15:30   1202s] (I)       | | | | +-Layer assignment (1T)                 35.87%  50814.08 sec  50814.17 sec  0.09 sec  0.09 sec 
[09/22 09:15:30   1202s] (I)       | +-Export cong map                              2.02%  50814.17 sec  50814.18 sec  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)       | | +-Export 2D cong map                         0.58%  50814.18 sec  50814.18 sec  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)      ====================== Summary by functions ======================
[09/22 09:15:30   1202s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:15:30   1202s] (I)      ------------------------------------------------------------------
[09/22 09:15:30   1202s] (I)        0  Early Global Route               100.00%  0.26 sec  0.26 sec 
[09/22 09:15:30   1202s] (I)        1  Early Global Route kernel         98.61%  0.26 sec  0.26 sec 
[09/22 09:15:30   1202s] (I)        2  Global Routing                    59.36%  0.16 sec  0.16 sec 
[09/22 09:15:30   1202s] (I)        2  Import and model                  35.14%  0.09 sec  0.09 sec 
[09/22 09:15:30   1202s] (I)        2  Export cong map                    2.02%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        3  Net group 1                       55.64%  0.15 sec  0.15 sec 
[09/22 09:15:30   1202s] (I)        3  Create route DB                   20.16%  0.05 sec  0.05 sec 
[09/22 09:15:30   1202s] (I)        3  Create place DB                   12.97%  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)        3  Initialization                     1.75%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        3  Create route kernel                1.39%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        3  Export 2D cong map                 0.58%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1l                          36.32%  0.10 sec  0.10 sec 
[09/22 09:15:30   1202s] (I)        4  Import route data (1T)            20.06%  0.05 sec  0.05 sec 
[09/22 09:15:30   1202s] (I)        4  Import place data                 12.94%  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1a                           9.63%  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)        4  Generate topology                  4.17%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1b                           2.80%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Layer assignment (1T)             35.87%  0.09 sec  0.09 sec 
[09/22 09:15:30   1202s] (I)        5  Read nets                         11.32%  0.03 sec  0.03 sec 
[09/22 09:15:30   1202s] (I)        5  Pattern routing (1T)               8.18%  0.02 sec  0.02 sec 
[09/22 09:15:30   1202s] (I)        5  Model blockage capacity            5.04%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        5  Read instances and placement       2.84%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        5  Read blockages ( Layer 2-11 )      1.44%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Add via demand to 2D               1.30%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Set up via pillars                 1.10%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Initialize 3D capacity             4.81%  0.01 sec  0.01 sec 
[09/22 09:15:30   1202s] (I)        6  Read instance blockages            0.89%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read PG blockages                  0.30%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] (I)        7  Allocate memory for PG via list    0.11%  0.00 sec  0.00 sec 
[09/22 09:15:30   1202s] Running post-eGR process
[09/22 09:15:30   1202s] OPERPROF: Starting HotSpotCal at level 1, MEM:4228.8M, EPOCH TIME: 1758546930.820955
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:15:30   1202s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:15:30   1202s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4244.8M, EPOCH TIME: 1758546930.822755
[09/22 09:15:30   1202s] [hotspot] Hotspot report including placement blocked areas
[09/22 09:15:30   1202s] OPERPROF: Starting HotSpotCal at level 1, MEM:4244.8M, EPOCH TIME: 1758546930.822958
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:15:30   1202s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:30   1202s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:15:30   1202s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:15:30   1202s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4244.8M, EPOCH TIME: 1758546930.824308
[09/22 09:15:30   1202s] Reported timing to dir ./timingReports
[09/22 09:15:30   1202s] **optDesign ... cpu = 0:00:57, real = 0:01:12, mem = 3276.9M, totSessionCpu=0:20:03 **
[09/22 09:15:30   1202s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546930.831364
[09/22 09:15:30   1202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:30   1202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:30   1202s] 
[09/22 09:15:30   1202s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:30   1202s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:30   1202s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546930.846756
[09/22 09:15:30   1202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:30   1202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:31   1203s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  5.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:15:31   1203s] Begin: Collecting metrics
[09/22 09:15:31   1203s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:15:31   1203s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:15:31      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.8M
[09/22 09:15:32      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3286.9M, current mem=2584.7M)
[09/22 09:15:32      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2595.9M, current mem=2590.0M)
[09/22 09:15:32      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.8M
[09/22 09:15:32      0s] 
[09/22 09:15:32      0s] =============================================================================================
[09/22 09:15:32      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.34-s088_1
[09/22 09:15:32      0s] =============================================================================================
[09/22 09:15:32      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:32      0s] ---------------------------------------------------------------------------------------------
[09/22 09:15:32      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:32      0s] ---------------------------------------------------------------------------------------------
[09/22 09:15:32      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:32      0s] ---------------------------------------------------------------------------------------------

[09/22 09:15:32   1203s]  
_______________________________________________________________________
[09/22 09:15:32   1203s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:32   1203s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/22 09:15:32   1203s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:15:32   1203s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[09/22 09:15:32   1203s] | initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
[09/22 09:15:32   1203s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
[09/22 09:15:32   1203s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
[09/22 09:15:32   1203s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
[09/22 09:15:32   1203s] | global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
[09/22 09:15:32   1203s] | area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
[09/22 09:15:32   1203s] | area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
[09/22 09:15:32   1203s] | area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
[09/22 09:15:32   1203s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
[09/22 09:15:32   1203s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
[09/22 09:15:32   1203s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
[09/22 09:15:32   1203s] | drv_eco_fixing          |    -0.127 |   -0.127 |        -0 |       -0 |       76.26 |            |              | 0:00:01  |        4263 |    0 |   0 |
[09/22 09:15:32   1203s] | wns_eco_fixing          |     0.043 |    0.043 |         0 |        0 |       76.26 |            |              | 0:00:09  |        4263 |      |     |
[09/22 09:15:32   1203s] | final_summary           |     0.046 |    0.046 |           |        0 |       76.26 |       0.00 |         0.00 | 0:00:02  |        4245 |    0 |   0 |
[09/22 09:15:32   1203s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:32   1203s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3286.9M, current mem=3278.3M)

[09/22 09:15:32   1203s] End: Collecting metrics
[09/22 09:15:32   1203s] **optDesign ... cpu = 0:00:58, real = 0:01:14, mem = 3278.3M, totSessionCpu=0:20:04 **
[09/22 09:15:32   1203s] 
[09/22 09:15:32   1203s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:32   1203s] Deleting Lib Analyzer.
[09/22 09:15:32   1203s] 
[09/22 09:15:32   1203s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:32   1203s] *** Finished optDesign ***
[09/22 09:15:32   1203s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:15:32   1203s] UM:*                                                                   final
[09/22 09:15:32   1203s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:15:32   1203s] UM:*                                                                   opt_design_postcts
[09/22 09:15:32   1203s] Info: final physical memory for 2 CRR processes is 860.37MB.
[09/22 09:15:33   1203s] Info: Summary of CRR changes:
[09/22 09:15:33   1203s]       - Timing transform commits:       0
[09/22 09:15:33   1203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:15:34   1203s] Info: Destroy the CCOpt slew target map.
[09/22 09:15:34   1203s] 
[09/22 09:15:34   1203s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:15:34   1203s] Severity  ID               Count  Summary                                  
[09/22 09:15:34   1203s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[09/22 09:15:34   1203s] *** Message Summary: 2 warning(s), 0 error(s)
[09/22 09:15:34   1203s] 
[09/22 09:15:34   1203s] clean pInstBBox. size 0
[09/22 09:15:34   1204s] Cell mytop LLGs are deleted
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:15:34   1204s] *** optDesign #1 [finish] () : cpu/real = 0:00:58.2/0:01:15.8 (0.8), totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] =============================================================================================
[09/22 09:15:34   1204s]  Final TAT Report : optDesign #1                                                23.34-s088_1
[09/22 09:15:34   1204s] =============================================================================================
[09/22 09:15:34   1204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s] [ InitOpt                ]      1   0:00:08.9  (  11.8 % )     0:00:12.6 /  0:00:04.6    0.4
[09/22 09:15:34   1204s] [ WnsOpt                 ]      1   0:00:08.4  (  11.1 % )     0:00:09.0 /  0:00:01.5    0.2
[09/22 09:15:34   1204s] [ GlobalOpt              ]      1   0:00:00.8  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:15:34   1204s] [ DrvOpt                 ]      2   0:00:01.8  (   2.3 % )     0:00:01.8 /  0:00:01.8    1.0
[09/22 09:15:34   1204s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:15:34   1204s] [ AreaOpt                ]      3   0:00:13.1  (  17.3 % )     0:00:13.7 /  0:00:13.6    1.0
[09/22 09:15:34   1204s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:34   1204s] [ ViewPruning            ]     10   0:00:00.7  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[09/22 09:15:34   1204s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:04.7 /  0:00:04.3    0.9
[09/22 09:15:34   1204s] [ MetricReport           ]     14   0:00:02.4  (   3.1 % )     0:00:02.4 /  0:00:02.1    0.9
[09/22 09:15:34   1204s] [ DrvReport              ]      2   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.4    0.6
[09/22 09:15:34   1204s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:34   1204s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.1 % )     0:00:19.6 /  0:00:19.6    1.0
[09/22 09:15:34   1204s] [ SlackTraversorInit     ]     10   0:00:00.2  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:34   1204s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:34   1204s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[09/22 09:15:34   1204s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:34   1204s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:15:34   1204s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:15:34   1204s] [ RefinePlace            ]      3   0:00:20.7  (  27.3 % )     0:00:20.7 /  0:00:20.7    1.0
[09/22 09:15:34   1204s] [ DetailPlaceInit        ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:34   1204s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:15:34   1204s] [ ExtractRC              ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:34   1204s] [ UpdateTimingGraph      ]      6   0:00:00.3  (   0.4 % )     0:00:09.4 /  0:00:09.3    1.0
[09/22 09:15:34   1204s] [ FullDelayCalc          ]      4   0:00:09.5  (  12.6 % )     0:00:09.5 /  0:00:09.5    1.0
[09/22 09:15:34   1204s] [ TimingUpdate           ]     30   0:00:02.4  (   3.1 % )     0:00:02.4 /  0:00:02.3    1.0
[09/22 09:15:34   1204s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[09/22 09:15:34   1204s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:34   1204s] [ IncrTimingUpdate       ]     10   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:34   1204s] [ MISC                   ]          0:00:02.9  (   3.9 % )     0:00:02.9 /  0:00:01.6    0.6
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s]  optDesign #1 TOTAL                 0:01:15.8  ( 100.0 % )     0:01:15.8 /  0:00:58.2    0.8
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s] <CMD> optDesign -postCTS -hold
[09/22 09:15:34   1204s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3170.9M, totSessionCpu=0:20:04 **
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Active Setup views: worst_case 
[09/22 09:15:34   1204s] *** optDesign #2 [begin] () : totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
[09/22 09:15:34   1204s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:15:34   1204s] GigaOpt running with 1 threads.
[09/22 09:15:34   1204s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
[09/22 09:15:34   1204s] **INFO: User settings:
[09/22 09:15:34   1204s] setExtractRCMode -engine                                       preRoute
[09/22 09:15:34   1204s] setUsefulSkewMode -opt_skew_eco_route                          false
[09/22 09:15:34   1204s] setDelayCalMode -enable_high_fanout                            true
[09/22 09:15:34   1204s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[09/22 09:15:34   1204s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[09/22 09:15:34   1204s] setDelayCalMode -engine                                        aae
[09/22 09:15:34   1204s] setDelayCalMode -ignoreNetLoad                                 false
[09/22 09:15:34   1204s] setDelayCalMode -socv_accuracy_mode                            low
[09/22 09:15:34   1204s] setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
[09/22 09:15:34   1204s] setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
[09/22 09:15:34   1204s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
[09/22 09:15:34   1204s] setOptMode -opt_drv_margin                                     0
[09/22 09:15:34   1204s] setOptMode -opt_drv_fix_max_cap                                true
[09/22 09:15:34   1204s] setOptMode -opt_drv                                            true
[09/22 09:15:34   1204s] setOptMode -opt_fix_fanout_load                                false
[09/22 09:15:34   1204s] setOptMode -opt_drv_fix_max_tran                               true
[09/22 09:15:34   1204s] setOptMode -opt_resize_flip_flops                              true
[09/22 09:15:34   1204s] setOptMode -opt_preserve_all_sequential                        false
[09/22 09:15:34   1204s] setOptMode -opt_setup_target_slack                             0
[09/22 09:15:34   1204s] setPlaceMode -place_design_floorplan_mode                      false
[09/22 09:15:34   1204s] setAnalysisMode -checkType                                     setup
[09/22 09:15:34   1204s] setAnalysisMode -clkSrcPath                                    true
[09/22 09:15:34   1204s] setAnalysisMode -clockPropagation                              sdcControl
[09/22 09:15:34   1204s] setAnalysisMode -skew                                          true
[09/22 09:15:34   1204s] setAnalysisMode -usefulSkew                                    true
[09/22 09:15:34   1204s] setAnalysisMode -virtualIPO                                    false
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] Summary for sequential cells identification: 
[09/22 09:15:34   1204s]   Identified SBFF number: 104
[09/22 09:15:34   1204s]   Identified MBFF number: 0
[09/22 09:15:34   1204s]   Identified SB Latch number: 8
[09/22 09:15:34   1204s]   Identified MB Latch number: 0
[09/22 09:15:34   1204s]   Not identified SBFF number: 16
[09/22 09:15:34   1204s]   Not identified MBFF number: 0
[09/22 09:15:34   1204s]   Not identified SB Latch number: 8
[09/22 09:15:34   1204s]   Not identified MB Latch number: 0
[09/22 09:15:34   1204s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:34   1204s]  Visiting view : worst_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s]  Visiting view : best_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s] TLC MultiMap info (StdDelay):
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:34   1204s]  Setting StdDelay to: 36.8ps
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:34   1204s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:15:34   1204s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.226900
[09/22 09:15:34   1204s] Processing tracks to init pin-track alignment.
[09/22 09:15:34   1204s] z: 2, totalTracks: 1
[09/22 09:15:34   1204s] z: 4, totalTracks: 1
[09/22 09:15:34   1204s] z: 6, totalTracks: 1
[09/22 09:15:34   1204s] z: 8, totalTracks: 1
[09/22 09:15:34   1204s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:15:34   1204s] Cell mytop LLGs are deleted
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] # Building mytop llgBox search-tree.
[09/22 09:15:34   1204s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546934.235053
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4244.8M, EPOCH TIME: 1758546934.236064
[09/22 09:15:34   1204s] Max number of tech site patterns supported in site array is 256.
[09/22 09:15:34   1204s] Core basic site is CoreSite
[09/22 09:15:34   1204s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:15:34   1204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:15:34   1204s] Fast DP-INIT is on for default
[09/22 09:15:34   1204s] Keep-away cache is enable on metals: 1-11
[09/22 09:15:34   1204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:15:34   1204s] Atter site array init, number of instance map data is 0.
[09/22 09:15:34   1204s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546934.251171
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:34   1204s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:34   1204s] OPERPROF:     Starting CMU at level 3, MEM:4244.8M, EPOCH TIME: 1758546934.252145
[09/22 09:15:34   1204s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4244.8M, EPOCH TIME: 1758546934.252791
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:15:34   1204s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:4244.8M, EPOCH TIME: 1758546934.253637
[09/22 09:15:34   1204s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546934.253673
[09/22 09:15:34   1204s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546934.253743
[09/22 09:15:34   1204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:15:34   1204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:4244.8M, EPOCH TIME: 1758546934.256761
[09/22 09:15:34   1204s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.256856
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4244.8M, EPOCH TIME: 1758546934.288759
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Creating Lib Analyzer ...
[09/22 09:15:34   1204s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:15:34   1204s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:15:34   1204s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:34   1204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:34   1204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:34   1204s] Creating Lib Analyzer, finished. 
[09/22 09:15:34   1204s] **INFO: Using Advanced Metric Collection system.
[09/22 09:15:34   1204s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 3176.3M, totSessionCpu=0:20:05 **
[09/22 09:15:34   1204s] #optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
[09/22 09:15:34   1204s] *** optDesign -postCTS ***
[09/22 09:15:34   1204s] DRC Margin: user margin 0.0
[09/22 09:15:34   1204s] Hold Target Slack: user slack 0
[09/22 09:15:34   1204s] Setup Target Slack: user slack 0;
[09/22 09:15:34   1204s] setUsefulSkewMode -opt_skew_eco_route false
[09/22 09:15:34   1204s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.733737
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:34   1204s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:34   1204s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758546934.749653
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:34   1204s] Deleting Lib Analyzer.
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:34   1204s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] Summary for sequential cells identification: 
[09/22 09:15:34   1204s]   Identified SBFF number: 104
[09/22 09:15:34   1204s]   Identified MBFF number: 0
[09/22 09:15:34   1204s]   Identified SB Latch number: 8
[09/22 09:15:34   1204s]   Identified MB Latch number: 0
[09/22 09:15:34   1204s]   Not identified SBFF number: 16
[09/22 09:15:34   1204s]   Not identified MBFF number: 0
[09/22 09:15:34   1204s]   Not identified SB Latch number: 8
[09/22 09:15:34   1204s]   Not identified MB Latch number: 0
[09/22 09:15:34   1204s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:34   1204s]  Visiting view : worst_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s]  Visiting view : best_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s] TLC MultiMap info (StdDelay):
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:34   1204s]  Setting StdDelay to: 36.8ps
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:34   1204s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.809498
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] Cell mytop LLGs are deleted
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546934.809633
[09/22 09:15:34   1204s] Start to check current routing status for nets...
[09/22 09:15:34   1204s] All nets are already routed correctly.
[09/22 09:15:34   1204s] End to check current routing status for nets (mem=4244.8M)
[09/22 09:15:34   1204s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:04.8/15:02:11.3 (0.0), mem = 4244.8M
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] =============================================================================================
[09/22 09:15:34   1204s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.34-s088_1
[09/22 09:15:34   1204s] =============================================================================================
[09/22 09:15:34   1204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s] [ CellServerInit         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:15:34   1204s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  51.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:15:34   1204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:34   1204s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:34   1204s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:15:34   1204s] [ MISC                   ]          0:00:00.3  (  42.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:15:34   1204s] ---------------------------------------------------------------------------------------------
[09/22 09:15:34   1204s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:15:34   1204s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:34   1204s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.866766
[09/22 09:15:34   1204s] Processing tracks to init pin-track alignment.
[09/22 09:15:34   1204s] z: 2, totalTracks: 1
[09/22 09:15:34   1204s] z: 4, totalTracks: 1
[09/22 09:15:34   1204s] z: 6, totalTracks: 1
[09/22 09:15:34   1204s] z: 8, totalTracks: 1
[09/22 09:15:34   1204s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:15:34   1204s] Cell mytop LLGs are deleted
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] # Building mytop llgBox search-tree.
[09/22 09:15:34   1204s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546934.872720
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4244.8M, EPOCH TIME: 1758546934.873717
[09/22 09:15:34   1204s] Max number of tech site patterns supported in site array is 256.
[09/22 09:15:34   1204s] Core basic site is CoreSite
[09/22 09:15:34   1204s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:15:34   1204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:15:34   1204s] Fast DP-INIT is on for default
[09/22 09:15:34   1204s] Keep-away cache is enable on metals: 1-11
[09/22 09:15:34   1204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:15:34   1204s] Atter site array init, number of instance map data is 0.
[09/22 09:15:34   1204s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546934.888396
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:34   1204s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:15:34   1204s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:4244.8M, EPOCH TIME: 1758546934.890340
[09/22 09:15:34   1204s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546934.890380
[09/22 09:15:34   1204s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546934.890451
[09/22 09:15:34   1204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:15:34   1204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:4244.8M, EPOCH TIME: 1758546934.891564
[09/22 09:15:34   1204s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:34   1204s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546934.903331
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:34   1204s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4244.8M, EPOCH TIME: 1758546934.934513
[09/22 09:15:34   1204s] GigaOpt Hold Optimizer is used
[09/22 09:15:34   1204s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/22 09:15:34   1204s] End AAE Lib Interpolated Model. (MEM=3176.328125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] Creating Lib Analyzer ...
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:34   1204s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:34   1204s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:34   1204s] Summary for sequential cells identification: 
[09/22 09:15:34   1204s]   Identified SBFF number: 104
[09/22 09:15:34   1204s]   Identified MBFF number: 0
[09/22 09:15:34   1204s]   Identified SB Latch number: 8
[09/22 09:15:34   1204s]   Identified MB Latch number: 0
[09/22 09:15:34   1204s]   Not identified SBFF number: 16
[09/22 09:15:34   1204s]   Not identified MBFF number: 0
[09/22 09:15:34   1204s]   Not identified SB Latch number: 8
[09/22 09:15:34   1204s]   Not identified MB Latch number: 0
[09/22 09:15:34   1204s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:34   1204s]  Visiting view : worst_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s]  Visiting view : best_case
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:34   1204s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:34   1204s] TLC MultiMap info (StdDelay):
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:34   1204s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:34   1204s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:34   1204s]  Setting StdDelay to: 36.8ps
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:34   1204s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:15:34   1204s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:15:34   1204s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:15:34   1204s] 
[09/22 09:15:34   1204s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:35   1205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:35   1205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:05 mem=4244.8M
[09/22 09:15:35   1205s] Creating Lib Analyzer, finished. 
[09/22 09:15:35   1205s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:05 mem=4244.8M ***
[09/22 09:15:35   1205s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:05.3/15:02:11.8 (0.0), mem = 4244.8M
[09/22 09:15:35   1205s] Effort level <high> specified for reg2reg path_group
[09/22 09:15:35   1205s] Saving timing graph ...
[09/22 09:15:36   1206s] TG backup dir: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/opt_timing_graph_ucr8Af
[09/22 09:15:36   1206s] Disk Usage:
[09/22 09:15:36   1206s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:15:36   1206s] /dev/mapper/almalinux-home 16104040448 878389264 15225651184   6% /home
[09/22 09:15:36   1206s] Done save timing graph
[09/22 09:15:36   1206s] Disk Usage:
[09/22 09:15:36   1206s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:15:36   1206s] /dev/mapper/almalinux-home 16104040448 878394580 15225645868   6% /home
[09/22 09:15:36   1206s] 
[09/22 09:15:36   1206s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:36   1206s] Deleting Lib Analyzer.
[09/22 09:15:36   1206s] 
[09/22 09:15:36   1206s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:37   1207s] Starting delay calculation for Hold views
[09/22 09:15:37   1207s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:37   1207s] #################################################################################
[09/22 09:15:37   1207s] # Design Stage: PreRoute
[09/22 09:15:37   1207s] # Design Name: mytop
[09/22 09:15:37   1207s] # Design Mode: 90nm
[09/22 09:15:37   1207s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:37   1207s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:37   1207s] # Signoff Settings: SI Off 
[09/22 09:15:37   1207s] #################################################################################
[09/22 09:15:37   1207s] Calculate delays in BcWc mode...
[09/22 09:15:37   1207s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:15:37   1207s] Start delay calculation (fullDC) (1 T). (MEM=3225.06)
[09/22 09:15:37   1207s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:15:37   1207s] End AAE Lib Interpolated Model. (MEM=3225.062500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:39   1209s] Total number of fetched objects 21170
[09/22 09:15:39   1209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:39   1209s] End delay calculation. (MEM=3227.04 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:15:39   1209s] End delay calculation (fullDC). (MEM=3227.04 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:15:39   1209s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:15:39   1209s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:20:09 mem=4228.8M)
[09/22 09:15:39   1209s] 
[09/22 09:15:39   1209s] Active hold views:
[09/22 09:15:39   1209s]  best_case
[09/22 09:15:39   1209s]   Dominating endpoints: 0
[09/22 09:15:39   1209s]   Dominating TNS: -0.000
[09/22 09:15:39   1209s] 
[09/22 09:15:39   1209s] Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:20:10 mem=4244.8M ***
[09/22 09:15:40   1209s] Done building hold timer [13726 node(s), 21282 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:20:10 mem=4244.8M ***
[09/22 09:15:40   1210s] Restoring timing graph ...
[09/22 09:15:40   1210s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/22 09:15:40   1210s] Done restore timing graph
[09/22 09:15:40   1210s] Done building cte setup timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:20:10 mem=4285.9M ***
[09/22 09:15:40   1210s] *info: category slack lower bound [L 0.0] default
[09/22 09:15:40   1210s] *info: category slack lower bound [H 0.0] reg2reg 
[09/22 09:15:40   1210s] --------------------------------------------------- 
[09/22 09:15:40   1210s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/22 09:15:40   1210s] --------------------------------------------------- 
[09/22 09:15:40   1210s]          WNS    reg2regWNS
[09/22 09:15:40   1210s]     0.046 ns      0.046 ns
[09/22 09:15:40   1210s] --------------------------------------------------- 
[09/22 09:15:40   1210s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:15:40   1210s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:15:41   1211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:41   1211s] Summary for sequential cells identification: 
[09/22 09:15:41   1211s]   Identified SBFF number: 104
[09/22 09:15:41   1211s]   Identified MBFF number: 0
[09/22 09:15:41   1211s]   Identified SB Latch number: 8
[09/22 09:15:41   1211s]   Identified MB Latch number: 0
[09/22 09:15:41   1211s]   Not identified SBFF number: 16
[09/22 09:15:41   1211s]   Not identified MBFF number: 0
[09/22 09:15:41   1211s]   Not identified SB Latch number: 8
[09/22 09:15:41   1211s]   Not identified MB Latch number: 0
[09/22 09:15:41   1211s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:41   1211s]  Visiting view : worst_case
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:41   1211s]  Visiting view : best_case
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:41   1211s] TLC MultiMap info (StdDelay):
[09/22 09:15:41   1211s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:41   1211s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:41   1211s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:41   1211s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:41   1211s]  Setting StdDelay to: 36.8ps
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] Creating Lib Analyzer ...
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:41   1211s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:41   1211s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:41   1211s] Summary for sequential cells identification: 
[09/22 09:15:41   1211s]   Identified SBFF number: 104
[09/22 09:15:41   1211s]   Identified MBFF number: 0
[09/22 09:15:41   1211s]   Identified SB Latch number: 8
[09/22 09:15:41   1211s]   Identified MB Latch number: 0
[09/22 09:15:41   1211s]   Not identified SBFF number: 16
[09/22 09:15:41   1211s]   Not identified MBFF number: 0
[09/22 09:15:41   1211s]   Not identified SB Latch number: 8
[09/22 09:15:41   1211s]   Not identified MB Latch number: 0
[09/22 09:15:41   1211s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:41   1211s]  Visiting view : worst_case
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:41   1211s]  Visiting view : best_case
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:41   1211s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:41   1211s] TLC MultiMap info (StdDelay):
[09/22 09:15:41   1211s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:41   1211s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:41   1211s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:41   1211s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:41   1211s]  Setting StdDelay to: 36.8ps
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:41   1211s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:15:41   1211s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:15:41   1211s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:15:41   1211s] 
[09/22 09:15:41   1211s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:42   1212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:12 mem=4289.7M
[09/22 09:15:42   1212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:12 mem=4289.7M
[09/22 09:15:42   1212s] Creating Lib Analyzer, finished. 
[09/22 09:15:42   1212s] 
[09/22 09:15:42   1212s] *Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
[09/22 09:15:42   1212s] *Info: worst delay setup view: worst_case
[09/22 09:15:42   1212s] Footprint list for hold buffering (delay unit: ps)
[09/22 09:15:42   1212s] =================================================================
[09/22 09:15:42   1212s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/22 09:15:42   1212s] ------------------------------------------------------------------
[09/22 09:15:42   1212s] *Info:       17.7       3.77     62.18    5.0  62.29 CLKBUFX2 (A,Y)
[09/22 09:15:42   1212s] *Info:       17.7       3.77     62.18    5.0  62.29 BUFX2 (A,Y)
[09/22 09:15:42   1212s] *Info:       18.7       3.73     41.30    6.0  41.48 CLKBUFX3 (A,Y)
[09/22 09:15:42   1212s] *Info:       18.7       3.73     41.30    6.0  41.48 BUFX3 (A,Y)
[09/22 09:15:42   1212s] *Info:       21.2       3.73     30.85    7.0  31.18 CLKBUFX4 (A,Y)
[09/22 09:15:42   1212s] *Info:       21.2       3.73     30.85    7.0  31.18 BUFX4 (A,Y)
[09/22 09:15:42   1212s] *Info:       19.4       3.62     20.89    9.0  21.02 CLKBUFX6 (A,Y)
[09/22 09:15:42   1212s] *Info:       19.4       3.62     20.89    9.0  21.02 BUFX6 (A,Y)
[09/22 09:15:42   1212s] *Info:       36.8       4.01    123.89    9.0 124.22 DLY1X1 (A,Y)
[09/22 09:15:42   1212s] *Info:       22.1       3.58     15.66   11.0  16.01 CLKBUFX8 (A,Y)
[09/22 09:15:42   1212s] *Info:       22.1       3.58     15.66   11.0  16.01 BUFX8 (A,Y)
[09/22 09:15:42   1212s] *Info:       48.8       3.91     30.85   11.0  31.18 DLY1X4 (A,Y)
[09/22 09:15:42   1212s] *Info:       23.1       3.42     10.92   15.0  10.92 CLKBUFX12 (A,Y)
[09/22 09:15:42   1212s] *Info:       23.1       3.42     10.92   15.0  10.92 BUFX12 (A,Y)
[09/22 09:15:42   1212s] *Info:       70.3       4.24    123.89   17.0 124.22 DLY2X1 (A,Y)
[09/22 09:15:42   1212s] *Info:       23.3       3.40      8.54   20.0   8.38 CLKBUFX16 (A,Y)
[09/22 09:15:42   1212s] *Info:       23.3       3.40      8.54   20.0   8.38 BUFX16 (A,Y)
[09/22 09:15:42   1212s] *Info:       82.5       4.14     31.33   20.0  31.18 DLY2X4 (A,Y)
[09/22 09:15:42   1212s] *Info:       24.0       3.35      6.65   24.0   6.79 BUFX20 (A,Y)
[09/22 09:15:42   1212s] *Info:       24.0       3.35      7.12   24.0   6.79 CLKBUFX20 (A,Y)
[09/22 09:15:42   1212s] *Info:      103.8       4.33    123.89   24.0 124.22 DLY3X1 (A,Y)
[09/22 09:15:42   1212s] *Info:      116.0       4.24     31.33   26.0  31.18 DLY3X4 (A,Y)
[09/22 09:15:42   1212s] *Info:      137.3       4.37    124.36   29.0 124.22 DLY4X1 (A,Y)
[09/22 09:15:42   1212s] *Info:      149.5       4.30     31.33   31.0  31.18 DLY4X4 (A,Y)
[09/22 09:15:42   1212s] =================================================================
[09/22 09:15:42   1212s] Hold Timer stdDelay = 11.9ps
[09/22 09:15:42   1212s]  Visiting view : best_case
[09/22 09:15:42   1212s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:42   1212s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:42   1212s] Hold Timer stdDelay = 11.9ps (best_case)
[09/22 09:15:42   1212s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546942.242143
[09/22 09:15:42   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:42   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:42   1212s] 
[09/22 09:15:42   1212s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:42   1212s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:42   1212s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4289.7M, EPOCH TIME: 1758546942.257510
[09/22 09:15:42   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:42   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:42   1212s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  5.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.488  | -0.026  | -0.488  |
|           TNS (ns):| -20.048 | -0.333  | -19.793 |
|    Violating Paths:|   287   |   34    |   272   |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:15:42   1212s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3207.6M, totSessionCpu=0:20:12 **
[09/22 09:15:42   1212s] Begin: Collecting metrics
[09/22 09:15:42   1212s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 | 0.046 |   0 |       76.26 | 0:00:07  |        4290 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:15:42   1212s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3458.9M, current mem=3207.6M)

[09/22 09:15:42   1212s] End: Collecting metrics
[09/22 09:15:42   1212s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:12.5/15:02:19.0 (0.0), mem = 4289.7M
[09/22 09:15:42   1212s] 
[09/22 09:15:42   1212s] =============================================================================================
[09/22 09:15:42   1212s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.34-s088_1
[09/22 09:15:42   1212s] =============================================================================================
[09/22 09:15:42   1212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:42   1212s] ---------------------------------------------------------------------------------------------
[09/22 09:15:42   1212s] [ ViewPruning            ]      5   0:00:00.3  (   4.5 % )     0:00:00.7 /  0:00:00.6    1.0
[09/22 09:15:42   1212s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:42   1212s] [ MetricReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:15:42   1212s] [ DrvReport              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:42   1212s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:42   1212s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:42   1212s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:15:42   1212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:42   1212s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:15:42   1212s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:42   1212s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:42   1212s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:15:42   1212s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:42   1212s] [ UpdateTimingGraph      ]      5   0:00:00.1  (   1.4 % )     0:00:02.9 /  0:00:02.9    1.0
[09/22 09:15:42   1212s] [ FullDelayCalc          ]      1   0:00:02.1  (  29.3 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:15:42   1212s] [ TimingUpdate           ]     11   0:00:01.5  (  20.6 % )     0:00:01.5 /  0:00:01.5    1.0
[09/22 09:15:42   1212s] [ TimingReport           ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:42   1212s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.1
[09/22 09:15:42   1212s] [ SaveTimingGraph        ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:42   1212s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:42   1212s] [ MISC                   ]          0:00:01.0  (  14.0 % )     0:00:01.0 /  0:00:00.9    0.9
[09/22 09:15:42   1212s] ---------------------------------------------------------------------------------------------
[09/22 09:15:42   1212s]  BuildHoldData #1 TOTAL             0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.1    1.0
[09/22 09:15:42   1212s] ---------------------------------------------------------------------------------------------
[09/22 09:15:42   1212s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:12.5/15:02:19.0 (0.0), mem = 4289.7M
[09/22 09:15:42   1212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.31
[09/22 09:15:42   1212s] #optDebug: Start CG creation (mem=4289.7M)
[09/22 09:15:42   1212s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:42   1212s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:42   1212s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:42   1212s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:15:42   1212s] ToF 411.0485um
[09/22 09:15:42   1212s] (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgPrt (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgEgp (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgPbk (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgNrb(cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgObs (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgCon (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s]  ...processing cgPdm (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:15:42   1212s] 
[09/22 09:15:42   1212s] Active Setup views: worst_case 
[09/22 09:15:42   1212s] HoldSingleBuffer minRootGain=6
[09/22 09:15:42   1212s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[09/22 09:15:42   1212s] HoldSingleBuffer minRootGain=6
[09/22 09:15:42   1212s] HoldSingleBuffer minRootGain=6
[09/22 09:15:42   1212s] HoldSingleBuffer minRootGain=6
[09/22 09:15:42   1212s] *info: Run optDesign holdfix with 1 thread.
[09/22 09:15:42   1212s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:15:42   1212s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:15:42   1212s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:15:42   1212s] --------------------------------------------------- 
[09/22 09:15:42   1212s]    Hold Timing Summary  - Initial 
[09/22 09:15:42   1212s] --------------------------------------------------- 
[09/22 09:15:42   1212s]  Target slack:       0.0000 ns
[09/22 09:15:42   1212s]  View: best_case 
[09/22 09:15:42   1212s]    WNS:      -0.4876
[09/22 09:15:42   1212s]    TNS:     -20.0494
[09/22 09:15:42   1212s]    VP :          287
[09/22 09:15:42   1212s]    Worst hold path end point: done 
[09/22 09:15:42   1212s] --------------------------------------------------- 
[09/22 09:15:42   1212s] Info: Done creating the CCOpt slew target map.
[09/22 09:15:42   1212s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546942.995517
[09/22 09:15:42   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:42   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:43   1212s] 
[09/22 09:15:43   1212s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:43   1212s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:43   1212s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4289.7M, EPOCH TIME: 1758546943.010954
[09/22 09:15:43   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:43   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:43   1212s] [oiPhyDebug] optDemand 194301144000.00, spDemand 194301144000.00.
[09/22 09:15:43   1212s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14221
[09/22 09:15:43   1212s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:15:43   1212s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:13 mem=4289.7M
[09/22 09:15:43   1212s] OPERPROF: Starting DPlace-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546943.015144
[09/22 09:15:43   1212s] Processing tracks to init pin-track alignment.
[09/22 09:15:43   1212s] z: 2, totalTracks: 1
[09/22 09:15:43   1212s] z: 4, totalTracks: 1
[09/22 09:15:43   1212s] z: 6, totalTracks: 1
[09/22 09:15:43   1212s] z: 8, totalTracks: 1
[09/22 09:15:43   1212s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:15:43   1212s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4289.7M, EPOCH TIME: 1758546943.019925
[09/22 09:15:43   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:43   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:43   1212s] 
[09/22 09:15:43   1212s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:43   1212s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:43   1212s] 
[09/22 09:15:43   1212s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:15:43   1212s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4289.7M, EPOCH TIME: 1758546943.034714
[09/22 09:15:43   1212s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4289.7M, EPOCH TIME: 1758546943.034762
[09/22 09:15:43   1212s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4289.7M, EPOCH TIME: 1758546943.034843
[09/22 09:15:43   1212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4289.7MB).
[09/22 09:15:43   1212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4289.7M, EPOCH TIME: 1758546943.035976
[09/22 09:15:43   1212s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:15:43   1213s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14221
[09/22 09:15:43   1213s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:13 mem=4289.7M
[09/22 09:15:43   1213s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4289.7M, EPOCH TIME: 1758546943.076575
[09/22 09:15:43   1213s] Found 0 hard placement blockage before merging.
[09/22 09:15:43   1213s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4289.7M, EPOCH TIME: 1758546943.076719
[09/22 09:15:43   1213s] 
[09/22 09:15:43   1213s] *** Starting Core Fixing (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:20:13 mem=4289.7M density=76.260% ***
[09/22 09:15:43   1213s] Optimizer Target Slack 0.000 StdDelay is 0.01190  
[09/22 09:15:43   1213s] ### Creating RouteCongInterface, started
[09/22 09:15:43   1213s] {MMLU 0 0 21170}
[09/22 09:15:43   1213s] [oiLAM] Zs 11, 12
[09/22 09:15:43   1213s] ### Creating LA Mngr. totSessionCpu=0:20:13 mem=4289.7M
[09/22 09:15:43   1213s] ### Creating LA Mngr, finished. totSessionCpu=0:20:13 mem=4289.7M
[09/22 09:15:43   1213s] 
[09/22 09:15:43   1213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:15:43   1213s] 
[09/22 09:15:43   1213s] #optDebug: {0, 0.900}
[09/22 09:15:43   1213s] ### Creating RouteCongInterface, finished

OptSummary:

------------------------------------------------------------------
     Start of Hold Fixing Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  5.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 76.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:15:43   1213s] *info: Hold Batch Commit is enabled
[09/22 09:15:43   1213s] *info: Levelized Batch Commit is enabled
[09/22 09:15:43   1213s] 
[09/22 09:15:43   1213s] Phase I ......
[09/22 09:15:43   1213s] Executing transform: ECO Safe Resize
[09/22 09:15:43   1213s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:43   1213s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:15:43   1213s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:43   1213s] Worst hold path end point:
[09/22 09:15:43   1213s]   done
[09/22 09:15:43   1213s]     net: done (nrTerm=2)
[09/22 09:15:43   1213s] |   0|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
[09/22 09:15:43   1213s] Worst hold path end point:
[09/22 09:15:43   1213s]   done
[09/22 09:15:43   1213s]     net: done (nrTerm=2)
[09/22 09:15:43   1213s] |   1|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
[09/22 09:15:43   1213s]    Hold Timing Snapshot:
[09/22 09:15:43   1213s]              All PG WNS: -0.488
[09/22 09:15:43   1213s]              All PG TNS: -20.049
[09/22 09:15:43   1213s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:43   1213s] Executing transform: AddBuffer + LegalResize
[09/22 09:15:43   1213s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:43   1213s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:15:43   1213s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:43   1213s] Worst hold path end point:
[09/22 09:15:43   1213s]   done
[09/22 09:15:43   1213s]     net: done (nrTerm=2)
[09/22 09:15:43   1213s] |   0|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
[09/22 09:15:44   1214s] Worst hold path end point:
[09/22 09:15:44   1214s]   done
[09/22 09:15:44   1214s]     net: done (nrTerm=2)
[09/22 09:15:44   1214s] |   1|    -0.340|     -6.69|     166|        182|       0(     0)|   77.15%|   0:00:01.0|  4307.8M|
[09/22 09:15:44   1214s] Worst hold path end point:
[09/22 09:15:44   1214s]   done
[09/22 09:15:44   1214s]     net: done (nrTerm=2)
[09/22 09:15:44   1214s] |   2|    -0.211|     -2.38|      51|        104|       1(     0)|   77.61%|   0:00:00.0|  4307.8M|
[09/22 09:15:44   1214s] Worst hold path end point:
[09/22 09:15:44   1214s]   done
[09/22 09:15:44   1214s]     net: done (nrTerm=2)
[09/22 09:15:44   1214s] |   3|    -0.052|     -0.27|       8|         24|       1(     0)|   77.75%|   0:00:00.0|  4307.8M|
[09/22 09:15:44   1214s] Worst hold path end point:
[09/22 09:15:44   1214s]   done
[09/22 09:15:44   1214s]     net: done (nrTerm=2)
[09/22 09:15:44   1214s] |   4|    -0.016|     -0.02|       3|          7|       0(     0)|   77.79%|   0:00:00.0|  4307.8M|
[09/22 09:15:44   1214s] |   5|     0.000|      0.00|       0|          3|       0(     0)|   77.80%|   0:00:00.0|  4307.8M|
[09/22 09:15:44   1214s]    Hold Timing Snapshot:
[09/22 09:15:44   1214s]              All PG WNS: 0.000
[09/22 09:15:44   1214s]              All PG TNS: 0.000
[09/22 09:15:44   1214s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:15:44   1214s] 
[09/22 09:15:44   1214s] *info:    Total 320 cells added for Phase I
[09/22 09:15:44   1214s] *info:        in which 0 is ripple commits (0.000%)
[09/22 09:15:44   1214s] *info:    Total 2 instances resized for Phase I
[09/22 09:15:44   1214s] *info:        in which 0 FF resizing 
[09/22 09:15:44   1214s] *info:        in which 0 ripple resizing (0.000%)
[09/22 09:15:45   1214s] --------------------------------------------------- 
[09/22 09:15:45   1214s]    Hold Timing Summary  - After Phase I 
[09/22 09:15:45   1214s] --------------------------------------------------- 
[09/22 09:15:45   1214s]  Target slack:       0.0000 ns
[09/22 09:15:45   1214s]  View: best_case 
[09/22 09:15:45   1214s]    WNS:       0.0000
[09/22 09:15:45   1214s]    TNS:       0.0000
[09/22 09:15:45   1214s]    VP :            0
[09/22 09:15:45   1214s]    Worst hold path end point: instanceL1/B_reg[183]/D 
[09/22 09:15:45   1214s] --------------------------------------------------- 

OptSummary:

------------------------------------------------------------------
     After Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:15:45   1215s] OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.656|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

[09/22 09:15:45   1215s] Bottom Preferred Layer:
[09/22 09:15:45   1215s]     None
[09/22 09:15:45   1215s] Via Pillar Rule:
[09/22 09:15:45   1215s]     None
[09/22 09:15:45   1215s] Finished writing unified metrics of routing constraints.
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] *** Finished Core Fixing (fixHold) cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:20:15 mem=4262.8M density=77.795% ***
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] *info:
[09/22 09:15:45   1215s] *info: Added a total of 320 cells to fix/reduce hold violation
[09/22 09:15:45   1215s] *info:          in which 116 termBuffering
[09/22 09:15:45   1215s] *info:          in which 0 dummyBuffering
[09/22 09:15:45   1215s] *info:
[09/22 09:15:45   1215s] *info: Summary: 
[09/22 09:15:45   1215s] *info:            2 cells of type 'CLKBUFX12' (15.0, 	10.917) used
[09/22 09:15:45   1215s] *info:          138 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[09/22 09:15:45   1215s] *info:           17 cells of type 'CLKBUFX3' (6.0, 	41.480) used
[09/22 09:15:45   1215s] *info:            8 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[09/22 09:15:45   1215s] *info:           46 cells of type 'CLKBUFX6' (9.0, 	21.015) used
[09/22 09:15:45   1215s] *info:           62 cells of type 'DLY1X1' (9.0, 	124.219) used
[09/22 09:15:45   1215s] *info:           12 cells of type 'DLY1X4' (11.0, 	31.180) used
[09/22 09:15:45   1215s] *info:            6 cells of type 'DLY2X1' (17.0, 	124.219) used
[09/22 09:15:45   1215s] *info:           15 cells of type 'DLY3X1' (24.0, 	124.219) used
[09/22 09:15:45   1215s] *info:           14 cells of type 'DLY4X1' (29.0, 	124.218) used
[09/22 09:15:45   1215s] *info:
[09/22 09:15:45   1215s] *info: Total 2 instances resized
[09/22 09:15:45   1215s] *info:       in which 0 FF resizing
[09/22 09:15:45   1215s] *info:
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546945.108648
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14541).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:4278.8M, EPOCH TIME: 1758546945.143297
[09/22 09:15:45   1215s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546945.143872
[09/22 09:15:45   1215s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546945.143929
[09/22 09:15:45   1215s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4278.8M, EPOCH TIME: 1758546945.149406
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:45   1215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:45   1215s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:4278.8M, EPOCH TIME: 1758546945.164820
[09/22 09:15:45   1215s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4278.8M, EPOCH TIME: 1758546945.164869
[09/22 09:15:45   1215s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546945.164950
[09/22 09:15:45   1215s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4278.8M, EPOCH TIME: 1758546945.166016
[09/22 09:15:45   1215s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546945.166158
[09/22 09:15:45   1215s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546945.166234
[09/22 09:15:45   1215s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546945.166260
[09/22 09:15:45   1215s] TDRefine: refinePlace mode is spiral
[09/22 09:15:45   1215s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:15:45   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.17
[09/22 09:15:45   1215s] OPERPROF: Starting Refine-Place at level 1, MEM:4278.8M, EPOCH TIME: 1758546945.166972
[09/22 09:15:45   1215s] *** Starting refinePlace (0:20:15 mem=4278.8M) ***
[09/22 09:15:45   1215s] Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:45   1215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:45   1215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:45   1215s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546945.178596
[09/22 09:15:45   1215s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546945.178952
[09/22 09:15:45   1215s] Set min layer with default ( 2 )
[09/22 09:15:45   1215s] Set max layer with default ( 127 )
[09/22 09:15:45   1215s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:45   1215s] Min route layer (adjusted) = 2
[09/22 09:15:45   1215s] Max route layer (adjusted) = 11
[09/22 09:15:45   1215s] Set min layer with default ( 2 )
[09/22 09:15:45   1215s] Set max layer with default ( 127 )
[09/22 09:15:45   1215s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:45   1215s] Min route layer (adjusted) = 2
[09/22 09:15:45   1215s] Max route layer (adjusted) = 11
[09/22 09:15:45   1215s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546945.182377
[09/22 09:15:45   1215s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546945.182724
[09/22 09:15:45   1215s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4278.8M, EPOCH TIME: 1758546945.182758
[09/22 09:15:45   1215s] Starting refinePlace ...
[09/22 09:15:45   1215s] Set min layer with default ( 2 )
[09/22 09:15:45   1215s] Set max layer with default ( 127 )
[09/22 09:15:45   1215s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:45   1215s] Min route layer (adjusted) = 2
[09/22 09:15:45   1215s] Max route layer (adjusted) = 11
[09/22 09:15:45   1215s] One DDP V2 for no tweak run.
[09/22 09:15:45   1215s] Set min layer with default ( 2 )
[09/22 09:15:45   1215s] Set max layer with default ( 127 )
[09/22 09:15:45   1215s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:45   1215s] Min route layer (adjusted) = 2
[09/22 09:15:45   1215s] Max route layer (adjusted) = 11
[09/22 09:15:45   1215s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:15:45   1215s] DDP markSite nrRow 147 nrJob 147
[09/22 09:15:45   1215s]   Spread Effort: high, pre-route mode, useDDP on.
[09/22 09:15:45   1215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4278.8MB) @(0:20:15 - 0:20:15).
[09/22 09:15:45   1215s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:45   1215s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s]  === Spiral for Logical I: (movable: 14541) ===
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s]  Info: 0 filler has been deleted!
[09/22 09:15:45   1215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:15:45   1215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:15:45   1215s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:15:45   1215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4262.8MB) @(0:20:15 - 0:20:15).
[09/22 09:15:45   1215s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:45   1215s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:15:45   1215s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:15:45   1215s] Statistics of distance of Instance movement in refine placement:
[09/22 09:15:45   1215s]   maximum (X+Y) =         0.00 um
[09/22 09:15:45   1215s]   mean    (X+Y) =         0.00 um
[09/22 09:15:45   1215s] Summary Report:
[09/22 09:15:45   1215s] Instances move: 0 (out of 14541 movable)
[09/22 09:15:45   1215s] Instances flipped: 0
[09/22 09:15:45   1215s] Mean displacement: 0.00 um
[09/22 09:15:45   1215s] Max displacement: 0.00 um 
[09/22 09:15:45   1215s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:15:45   1215s] Total instances moved : 0
[09/22 09:15:45   1215s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.285, REAL:0.284, MEM:4262.8M, EPOCH TIME: 1758546945.467163
[09/22 09:15:45   1215s] Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
[09/22 09:15:45   1215s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:15:45   1215s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4262.8MB) @(0:20:15 - 0:20:15).
[09/22 09:15:45   1215s] *** Finished refinePlace (0:20:15 mem=4262.8M) ***
[09/22 09:15:45   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.17
[09/22 09:15:45   1215s] OPERPROF: Finished Refine-Place at level 1, CPU:0.306, REAL:0.306, MEM:4262.8M, EPOCH TIME: 1758546945.472721
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:15:45   1215s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:15:45   1215s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546945.539058
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14541).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:4262.8M, EPOCH TIME: 1758546945.568423
[09/22 09:15:45   1215s] *** maximum move = 0.00 um ***
[09/22 09:15:45   1215s] *** Finished re-routing un-routed nets (4262.8M) ***
[09/22 09:15:45   1215s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546945.571289
[09/22 09:15:45   1215s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546945.576735
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:45   1215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:45   1215s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4262.8M, EPOCH TIME: 1758546945.592172
[09/22 09:15:45   1215s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546945.592226
[09/22 09:15:45   1215s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546945.592294
[09/22 09:15:45   1215s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4262.8M, EPOCH TIME: 1758546945.593358
[09/22 09:15:45   1215s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546945.593515
[09/22 09:15:45   1215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4262.8M, EPOCH TIME: 1758546945.593593
[09/22 09:15:45   1215s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***

OptSummary:

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:15:45   1215s] Capturing unweighted ref hold timing for Post CTS hold recovery....
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Capturing REF timing for hold recovery ...
[09/22 09:15:45   1215s]    Hold Timing Snapshot:
[09/22 09:15:45   1215s]              All PG WNS: 0.000
[09/22 09:15:45   1215s]              All PG TNS: 0.000
[09/22 09:15:45   1215s] *** Finish Post CTS Hold Fixing (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:20:16 mem=4262.8M density=77.795%) ***
[09/22 09:15:45   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.31
[09/22 09:15:45   1215s] **INFO: total 548 insts, 641 nets marked don't touch
[09/22 09:15:45   1215s] **INFO: total 548 insts, 641 nets marked don't touch DB property
[09/22 09:15:45   1215s] **INFO: total 548 insts, 641 nets unmarked don't touch
[09/22 09:15:45   1215s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:15:45   1215s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14541
[09/22 09:15:45   1215s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546945.693329
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.032, MEM:4262.8M, EPOCH TIME: 1758546945.724861
[09/22 09:15:45   1215s] Begin: Collecting metrics
[09/22 09:15:45   1215s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       76.26 | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 | 0:00:03  |        4263 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:45   1215s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3295.0M, current mem=3295.0M)

[09/22 09:15:45   1215s] End: Collecting metrics
[09/22 09:15:45   1215s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:20:15.8/15:02:22.3 (0.0), mem = 4262.8M
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] =============================================================================================
[09/22 09:15:45   1215s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.34-s088_1
[09/22 09:15:45   1215s] =============================================================================================
[09/22 09:15:45   1215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:45   1215s] ---------------------------------------------------------------------------------------------
[09/22 09:15:45   1215s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:45   1215s] [ MetricReport           ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:45   1215s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:15:45   1215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:45   1215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:45   1215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.3
[09/22 09:15:45   1215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ ChannelGraphInit       ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:45   1215s] [ OptimizationStep       ]      2   0:00:00.0  (   0.7 % )     0:00:01.7 /  0:00:01.6    1.0
[09/22 09:15:45   1215s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:01.6 /  0:00:01.6    1.0
[09/22 09:15:45   1215s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ OptEval                ]      6   0:00:00.8  (  24.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:15:45   1215s] [ OptCommit              ]      6   0:00:00.0  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/22 09:15:45   1215s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:45   1215s] [ IncrDelayCalc          ]     38   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:45   1215s] [ HoldReEval             ]     10   0:00:00.4  (  11.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:15:45   1215s] [ UpdateHoldTimer        ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldValidateSetup      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldCollectNode        ]     10   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:15:45   1215s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldBottleneckCount    ]      7   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    0.9
[09/22 09:15:45   1215s] [ HoldCacheNodeWeight    ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldBuildSlackGraph    ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ HoldDBCommit           ]     18   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:15:45   1215s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:45   1215s] [ RefinePlace            ]      1   0:00:00.5  (  15.9 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:15:45   1215s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:15:45   1215s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:45   1215s] [ TimingUpdate           ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:15:45   1215s] [ TimingReport           ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:45   1215s] [ IncrTimingUpdate       ]     21   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.5
[09/22 09:15:45   1215s] [ MISC                   ]          0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.1
[09/22 09:15:45   1215s] ---------------------------------------------------------------------------------------------
[09/22 09:15:45   1215s]  HoldOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[09/22 09:15:45   1215s] ---------------------------------------------------------------------------------------------
[09/22 09:15:45   1215s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546945.869255
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] 
[09/22 09:15:45   1215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:45   1215s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:45   1215s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546945.884982
[09/22 09:15:45   1215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:45   1215s] *** Steiner Routed Nets: 2.443%; Threshold: 100; Threshold for Hold: 100
[09/22 09:15:45   1215s] Re-routed 0 nets
[09/22 09:15:45   1215s] Begin: Collecting metrics
[09/22 09:15:45   1215s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       76.26 | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 | 0:00:03  |        4263 |      |     |
| global_route    |           |          |           |          |             | 0:00:00  |        4263 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:46   1215s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3295.0M, current mem=3295.0M)

[09/22 09:15:46   1215s] End: Collecting metrics
[09/22 09:15:46   1215s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:46   1215s] Deleting Lib Analyzer.
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:46   1215s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:46   1215s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:46   1215s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:46   1215s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:46   1215s] Summary for sequential cells identification: 
[09/22 09:15:46   1215s]   Identified SBFF number: 104
[09/22 09:15:46   1215s]   Identified MBFF number: 0
[09/22 09:15:46   1215s]   Identified SB Latch number: 8
[09/22 09:15:46   1215s]   Identified MB Latch number: 0
[09/22 09:15:46   1215s]   Not identified SBFF number: 16
[09/22 09:15:46   1215s]   Not identified MBFF number: 0
[09/22 09:15:46   1215s]   Not identified SB Latch number: 8
[09/22 09:15:46   1215s]   Not identified MB Latch number: 0
[09/22 09:15:46   1215s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:46   1215s]  Visiting view : worst_case
[09/22 09:15:46   1215s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:15:46   1215s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:46   1215s]  Visiting view : best_case
[09/22 09:15:46   1215s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:15:46   1215s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:46   1215s] TLC MultiMap info (StdDelay):
[09/22 09:15:46   1215s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:46   1215s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:15:46   1215s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:46   1215s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:15:46   1215s]  Setting StdDelay to: 36.8ps
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:46   1215s] 
[09/22 09:15:46   1215s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:46   1216s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] Creating Lib Analyzer ...
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:15:46   1216s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:15:46   1216s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:15:46   1216s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:15:46   1216s] Summary for sequential cells identification: 
[09/22 09:15:46   1216s]   Identified SBFF number: 104
[09/22 09:15:46   1216s]   Identified MBFF number: 0
[09/22 09:15:46   1216s]   Identified SB Latch number: 8
[09/22 09:15:46   1216s]   Identified MB Latch number: 0
[09/22 09:15:46   1216s]   Not identified SBFF number: 16
[09/22 09:15:46   1216s]   Not identified MBFF number: 0
[09/22 09:15:46   1216s]   Not identified SB Latch number: 8
[09/22 09:15:46   1216s]   Not identified MB Latch number: 0
[09/22 09:15:46   1216s]   Number of sequential cells which are not FFs: 16
[09/22 09:15:46   1216s]  Visiting view : worst_case
[09/22 09:15:46   1216s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[09/22 09:15:46   1216s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:15:46   1216s]  Visiting view : best_case
[09/22 09:15:46   1216s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[09/22 09:15:46   1216s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:15:46   1216s] TLC MultiMap info (StdDelay):
[09/22 09:15:46   1216s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:15:46   1216s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 13ps
[09/22 09:15:46   1216s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:15:46   1216s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 38.8ps
[09/22 09:15:46   1216s]  Setting StdDelay to: 38.8ps
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:15:46   1216s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:15:46   1216s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:15:46   1216s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:15:46   1216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:17 mem=4262.8M
[09/22 09:15:46   1216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:17 mem=4262.8M
[09/22 09:15:46   1216s] Creating Lib Analyzer, finished. 
[09/22 09:15:46   1216s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/22 09:15:46   1216s] GigaOpt: WNS bump threshold: 0.0194
[09/22 09:15:46   1216s] GigaOpt: Skipping postEco optimization
[09/22 09:15:46   1216s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/22 09:15:46   1216s] GigaOpt: Skipping nonLegal postEco optimization
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] Active setup views:
[09/22 09:15:46   1216s]  worst_case
[09/22 09:15:46   1216s]   Dominating endpoints: 0
[09/22 09:15:46   1216s]   Dominating TNS: -0.000
[09/22 09:15:46   1216s] 
[09/22 09:15:46   1216s] OPTC: user 20.0
[09/22 09:15:47   1217s] OPTC: user 20.0
[09/22 09:15:47   1217s] (I)      Running eGR regular flow
[09/22 09:15:47   1217s] Running assign ptn pin
[09/22 09:15:47   1217s] Running config msv constraints
[09/22 09:15:47   1217s] Running pre-eGR process
[09/22 09:15:47   1217s] (I)      Started Early Global Route ( Curr Mem: 4.00 MB )
[09/22 09:15:47   1217s] (I)      Initializing eGR engine (regular)
[09/22 09:15:47   1217s] Set min layer with default ( 2 )
[09/22 09:15:47   1217s] Set max layer with default ( 127 )
[09/22 09:15:47   1217s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:47   1217s] Min route layer (adjusted) = 2
[09/22 09:15:47   1217s] Max route layer (adjusted) = 11
[09/22 09:15:47   1217s] (I)      clean place blk overflow:
[09/22 09:15:47   1217s] (I)      H : enabled 1.00 0
[09/22 09:15:47   1217s] (I)      V : enabled 1.00 0
[09/22 09:15:47   1217s] (I)      Initializing eGR engine (regular)
[09/22 09:15:47   1217s] Set min layer with default ( 2 )
[09/22 09:15:47   1217s] Set max layer with default ( 127 )
[09/22 09:15:47   1217s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:15:47   1217s] Min route layer (adjusted) = 2
[09/22 09:15:47   1217s] Max route layer (adjusted) = 11
[09/22 09:15:47   1217s] (I)      clean place blk overflow:
[09/22 09:15:47   1217s] (I)      H : enabled 1.00 0
[09/22 09:15:47   1217s] (I)      V : enabled 1.00 0
[09/22 09:15:47   1217s] (I)      Started Early Global Route kernel ( Curr Mem: 4.00 MB )
[09/22 09:15:47   1217s] (I)      Running eGR Regular flow
[09/22 09:15:47   1217s] (I)      # wire layers (front) : 12
[09/22 09:15:47   1217s] (I)      # wire layers (back)  : 0
[09/22 09:15:47   1217s] (I)      min wire layer : 1
[09/22 09:15:47   1217s] (I)      max wire layer : 11
[09/22 09:15:47   1217s] (I)      # cut layers (front) : 11
[09/22 09:15:47   1217s] (I)      # cut layers (back)  : 0
[09/22 09:15:47   1217s] (I)      min cut layer : 1
[09/22 09:15:47   1217s] (I)      max cut layer : 10
[09/22 09:15:47   1217s] (I)      ================================ Layers ================================
[09/22 09:15:47   1217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:47   1217s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:15:47   1217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:47   1217s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:15:47   1217s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:47   1217s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:47   1217s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:47   1217s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:47   1217s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:47   1217s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:47   1217s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:15:47   1217s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:15:47   1217s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:15:47   1217s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:15:47   1217s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:15:47   1217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:47   1217s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:15:47   1217s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:15:47   1217s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:15:47   1217s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:15:47   1217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:15:47   1217s] (I)      Started Import and model ( Curr Mem: 4.00 MB )
[09/22 09:15:47   1217s] (I)      == Non-default Options ==
[09/22 09:15:47   1217s] (I)      Build term to term wires                           : false
[09/22 09:15:47   1217s] (I)      Maximum routing layer                              : 11
[09/22 09:15:47   1217s] (I)      Top routing layer                                  : 11
[09/22 09:15:47   1217s] (I)      Number of threads                                  : 1
[09/22 09:15:47   1217s] (I)      Route tie net to shape                             : auto
[09/22 09:15:47   1217s] (I)      Method to set GCell size                           : row
[09/22 09:15:47   1217s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:15:47   1217s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:15:47   1217s] (I)      ============== Pin Summary ==============
[09/22 09:15:47   1217s] (I)      +-------+--------+---------+------------+
[09/22 09:15:47   1217s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:15:47   1217s] (I)      +-------+--------+---------+------------+
[09/22 09:15:47   1217s] (I)      |     1 |  56200 |  100.00 |        Pin |
[09/22 09:15:47   1217s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:15:47   1217s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:15:47   1217s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:15:47   1217s] (I)      +-------+--------+---------+------------+
[09/22 09:15:47   1217s] (I)      Custom ignore net properties:
[09/22 09:15:47   1217s] (I)      1 : NotLegal
[09/22 09:15:47   1217s] (I)      Default ignore net properties:
[09/22 09:15:47   1217s] (I)      1 : Special
[09/22 09:15:47   1217s] (I)      2 : Analog
[09/22 09:15:47   1217s] (I)      3 : Fixed
[09/22 09:15:47   1217s] (I)      4 : Skipped
[09/22 09:15:47   1217s] (I)      5 : MixedSignal
[09/22 09:15:47   1217s] (I)      Prerouted net properties:
[09/22 09:15:47   1217s] (I)      1 : NotLegal
[09/22 09:15:47   1217s] (I)      2 : Special
[09/22 09:15:47   1217s] (I)      3 : Analog
[09/22 09:15:47   1217s] (I)      4 : Fixed
[09/22 09:15:47   1217s] (I)      5 : Skipped
[09/22 09:15:47   1217s] (I)      6 : MixedSignal
[09/22 09:15:47   1217s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:15:47   1217s] (I)      Use row-based GCell size
[09/22 09:15:47   1217s] (I)      Use row-based GCell align
[09/22 09:15:47   1217s] (I)      layer 0 area = 80000
[09/22 09:15:47   1217s] (I)      layer 1 area = 80000
[09/22 09:15:47   1217s] (I)      layer 2 area = 80000
[09/22 09:15:47   1217s] (I)      layer 3 area = 80000
[09/22 09:15:47   1217s] (I)      layer 4 area = 80000
[09/22 09:15:47   1217s] (I)      layer 5 area = 80000
[09/22 09:15:47   1217s] (I)      layer 6 area = 80000
[09/22 09:15:47   1217s] (I)      layer 7 area = 80000
[09/22 09:15:47   1217s] (I)      layer 8 area = 80000
[09/22 09:15:47   1217s] (I)      layer 9 area = 400000
[09/22 09:15:47   1217s] (I)      layer 10 area = 400000
[09/22 09:15:47   1217s] (I)      GCell unit size   : 3420
[09/22 09:15:47   1217s] (I)      GCell multiplier  : 1
[09/22 09:15:47   1217s] (I)      GCell row height  : 3420
[09/22 09:15:47   1217s] (I)      Actual row height : 3420
[09/22 09:15:47   1217s] (I)      GCell align ref   : 6000 6080
[09/22 09:15:47   1217s] [NR-eGR] Track table information for default rule: 
[09/22 09:15:47   1217s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:15:47   1217s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:15:47   1217s] (I)      ================== Default via ===================
[09/22 09:15:47   1217s] (I)      +----+------------------+------------------------+
[09/22 09:15:47   1217s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:15:47   1217s] (I)      +----+------------------+------------------------+
[09/22 09:15:47   1217s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:15:47   1217s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:15:47   1217s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:15:47   1217s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:15:47   1217s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:15:47   1217s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:15:47   1217s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:15:47   1217s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:15:47   1217s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:15:47   1217s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:15:47   1217s] (I)      +----+------------------+------------------------+
[09/22 09:15:47   1217s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:15:47   1217s] [NR-eGR] Read 5566 PG shapes
[09/22 09:15:47   1217s] [NR-eGR] Read 0 clock shapes
[09/22 09:15:47   1217s] [NR-eGR] Read 0 other shapes
[09/22 09:15:47   1217s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:15:47   1217s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:15:47   1217s] [NR-eGR] #Instance Blockages : 0
[09/22 09:15:47   1217s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:15:47   1217s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:15:47   1217s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:15:47   1217s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:15:47   1217s] [NR-eGR] #Other Blockages    : 0
[09/22 09:15:47   1217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:15:47   1217s] [NR-eGR] #prerouted nets         : 1
[09/22 09:15:47   1217s] [NR-eGR] #prerouted special nets : 0
[09/22 09:15:47   1217s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:15:47   1217s] [NR-eGR] Read 21488 nets ( ignored 1 )
[09/22 09:15:47   1217s] (I)        Front-side 21488 ( ignored 1 )
[09/22 09:15:47   1217s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:15:47   1217s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:15:47   1217s] (I)      handle routing halo
[09/22 09:15:47   1217s] (I)      Reading macro buffers
[09/22 09:15:47   1217s] (I)      Number of macro buffers: 0
[09/22 09:15:47   1217s] (I)      early_global_route_priority property id does not exist.
[09/22 09:15:47   1217s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:15:47   1217s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:15:47   1217s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:15:47   1217s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:15:47   1217s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:15:47   1217s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:15:47   1217s] (I)      Number of ignored nets                =      1
[09/22 09:15:47   1217s] (I)      Number of connected nets              =      0
[09/22 09:15:47   1217s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:15:47   1217s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:15:47   1217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:15:47   1217s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:15:47   1217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:15:47   1217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:15:47   1217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:15:47   1217s] (I)      Ndr track 0 does not exist
[09/22 09:15:47   1217s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:15:47   1217s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:15:47   1217s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:15:47   1217s] (I)      Site width          :   400  (dbu)
[09/22 09:15:47   1217s] (I)      Row height          :  3420  (dbu)
[09/22 09:15:47   1217s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:15:47   1217s] (I)      GCell width         :  3420  (dbu)
[09/22 09:15:47   1217s] (I)      GCell height        :  3420  (dbu)
[09/22 09:15:47   1217s] (I)      Grid                :   151   150    11
[09/22 09:15:47   1217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:15:47   1217s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:15:47   1217s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:15:47   1217s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:15:47   1217s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:15:47   1217s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:15:47   1217s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:15:47   1217s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:15:47   1217s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:15:47   1217s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:15:47   1217s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:15:47   1217s] (I)      --------------------------------------------------------
[09/22 09:15:47   1217s] 
[09/22 09:15:47   1217s] [NR-eGR] ============ Routing rule table ============
[09/22 09:15:47   1217s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21487
[09/22 09:15:47   1217s] [NR-eGR] ========================================
[09/22 09:15:47   1217s] [NR-eGR] 
[09/22 09:15:47   1217s] (I)      ==== NDR : (Default) ====
[09/22 09:15:47   1217s] (I)      +--------------+--------+
[09/22 09:15:47   1217s] (I)      |           ID |      0 |
[09/22 09:15:47   1217s] (I)      |      Default |    yes |
[09/22 09:15:47   1217s] (I)      |  Clk Special |     no |
[09/22 09:15:47   1217s] (I)      | Hard spacing |     no |
[09/22 09:15:47   1217s] (I)      |    NDR track | (none) |
[09/22 09:15:47   1217s] (I)      |      NDR via | (none) |
[09/22 09:15:47   1217s] (I)      |  Extra space |      0 |
[09/22 09:15:47   1217s] (I)      |      Shields |      0 |
[09/22 09:15:47   1217s] (I)      |   Demand (H) |      1 |
[09/22 09:15:47   1217s] (I)      |   Demand (V) |      1 |
[09/22 09:15:47   1217s] (I)      |        #Nets |  21487 |
[09/22 09:15:47   1217s] (I)      +--------------+--------+
[09/22 09:15:47   1217s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:47   1217s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:15:47   1217s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:47   1217s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:15:47   1217s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:15:47   1217s] (I)      =============== Blocked Tracks ===============
[09/22 09:15:47   1217s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:47   1217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:15:47   1217s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:47   1217s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:15:47   1217s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:15:47   1217s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:15:47   1217s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:15:47   1217s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:15:47   1217s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:15:47   1217s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:15:47   1217s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:15:47   1217s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:15:47   1217s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:15:47   1217s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:15:47   1217s] (I)      +-------+---------+----------+---------------+
[09/22 09:15:47   1217s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4.01 MB )
[09/22 09:15:47   1217s] (I)      Reset routing kernel
[09/22 09:15:47   1217s] (I)      Started Global Routing ( Curr Mem: 4.01 MB )
[09/22 09:15:47   1217s] (I)      totalPins=55758  totalGlobalPin=53476 (95.91%)
[09/22 09:15:47   1217s] (I)      ================== Net Group Info ==================
[09/22 09:15:47   1217s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:47   1217s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:15:47   1217s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:47   1217s] (I)      |  1 |          21487 |    Metal2(2) | Metal11(11) |
[09/22 09:15:47   1217s] (I)      +----+----------------+--------------+-------------+
[09/22 09:15:47   1217s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:15:47   1217s] (I)      total 2D Demand : 4430 = (895 H, 3535 V)
[09/22 09:15:47   1217s] (I)      init route region map
[09/22 09:15:47   1217s] (I)      #blocked GCells = 0
[09/22 09:15:47   1217s] (I)      #regions = 1
[09/22 09:15:47   1217s] (I)      init safety region map
[09/22 09:15:47   1217s] (I)      #blocked GCells = 0
[09/22 09:15:47   1217s] (I)      #regions = 1
[09/22 09:15:47   1217s] [NR-eGR] Layer group 1: route 21487 net(s) in layer range [2, 11]
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1a Route ============
[09/22 09:15:47   1217s] (I)      Usage: 231097 = (99944 H, 131153 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1b Route ============
[09/22 09:15:47   1217s] (I)      Usage: 231097 = (99944 H, 131153 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:15:47   1217s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951759e+05um
[09/22 09:15:47   1217s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:15:47   1217s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1c Route ============
[09/22 09:15:47   1217s] (I)      Usage: 231097 = (99944 H, 131153 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1d Route ============
[09/22 09:15:47   1217s] (I)      Usage: 231097 = (99944 H, 131153 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1e Route ============
[09/22 09:15:47   1217s] (I)      Usage: 231097 = (99944 H, 131153 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:15:47   1217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951759e+05um
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] (I)      ============  Phase 1l Route ============
[09/22 09:15:47   1217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:15:47   1217s] (I)      Layer  2:     192773     77824        16           0      192366    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  3:     202966     73304         0           0      202500    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  4:     192773     55201         0           0      192366    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  5:     202966     30992         0           0      202500    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  6:     192773     23712         0           0      192366    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  7:     202966      1634         0           0      202500    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  8:     192773       561         0           0      192366    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      Total:       1723706    263228        16           0     1737410    ( 0.00%) 
[09/22 09:15:47   1217s] (I)      
[09/22 09:15:47   1217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:15:47   1217s] [NR-eGR]                        OverCon            
[09/22 09:15:47   1217s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:15:47   1217s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:15:47   1217s] [NR-eGR] ----------------------------------------------
[09/22 09:15:47   1217s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal2 ( 2)        13( 0.06%)   ( 0.06%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:15:47   1217s] [NR-eGR] ----------------------------------------------
[09/22 09:15:47   1217s] [NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[09/22 09:15:47   1217s] [NR-eGR] 
[09/22 09:15:47   1217s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4.02 MB )
[09/22 09:15:47   1217s] (I)      Updating congestion map
[09/22 09:15:47   1217s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:15:47   1217s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:15:47   1217s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4.02 MB )
[09/22 09:15:47   1217s] [NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.00 MB )
[09/22 09:15:47   1217s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:15:47   1217s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:15:47   1217s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:15:47   1217s] (I)       Early Global Route                             100.00%  50830.50 sec  50830.77 sec  0.27 sec  0.27 sec 
[09/22 09:15:47   1217s] (I)       +-Early Global Route kernel                     98.61%  50830.50 sec  50830.77 sec  0.26 sec  0.26 sec 
[09/22 09:15:47   1217s] (I)       | +-Import and model                            35.22%  50830.51 sec  50830.60 sec  0.09 sec  0.09 sec 
[09/22 09:15:47   1217s] (I)       | | +-Create place DB                           12.48%  50830.51 sec  50830.54 sec  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Import place data                       12.46%  50830.51 sec  50830.54 sec  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read instances and placement           2.63%  50830.51 sec  50830.52 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read nets                              9.64%  50830.52 sec  50830.54 sec  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)       | | +-Create route DB                           20.73%  50830.54 sec  50830.60 sec  0.06 sec  0.06 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Import route data (1T)                  20.64%  50830.54 sec  50830.60 sec  0.06 sec  0.05 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.46%  50830.56 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read routing blockages               0.00%  50830.56 sec  50830.56 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read bump blockages                  0.00%  50830.56 sec  50830.56 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read instance blockages              0.90%  50830.56 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read PG blockages                    0.32%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read clock blockages                 0.00%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read other blockages                 0.00%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read halo blockages                  0.03%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read blackboxes                        0.00%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read prerouted                         0.13%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Read nets                              1.80%  50830.57 sec  50830.57 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Set up via pillars                     1.13%  50830.58 sec  50830.58 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Initialize 3D grid graph               0.22%  50830.58 sec  50830.58 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Model blockage capacity                4.99%  50830.58 sec  50830.60 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | | | | +-Initialize 3D capacity               4.76%  50830.58 sec  50830.59 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | +-Read aux data                              0.00%  50830.60 sec  50830.60 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | +-Others data preparation                    0.00%  50830.60 sec  50830.60 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | +-Create route kernel                        1.37%  50830.60 sec  50830.60 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | +-Global Routing                              59.19%  50830.60 sec  50830.76 sec  0.16 sec  0.16 sec 
[09/22 09:15:47   1217s] (I)       | | +-Initialization                             1.78%  50830.60 sec  50830.61 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | +-Net group 1                               55.49%  50830.61 sec  50830.76 sec  0.15 sec  0.15 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Generate topology                        4.18%  50830.61 sec  50830.62 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1a                                 9.58%  50830.63 sec  50830.65 sec  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Pattern routing (1T)                   8.07%  50830.63 sec  50830.65 sec  0.02 sec  0.02 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Add via demand to 2D                   1.38%  50830.65 sec  50830.65 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1b                                 2.76%  50830.65 sec  50830.66 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1c                                 0.00%  50830.66 sec  50830.66 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1d                                 0.01%  50830.66 sec  50830.66 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1e                                 0.06%  50830.66 sec  50830.66 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Route legalization                     0.00%  50830.66 sec  50830.66 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)       | | | +-Phase 1l                                36.24%  50830.66 sec  50830.76 sec  0.10 sec  0.10 sec 
[09/22 09:15:47   1217s] (I)       | | | | +-Layer assignment (1T)                 35.78%  50830.66 sec  50830.76 sec  0.10 sec  0.10 sec 
[09/22 09:15:47   1217s] (I)       | +-Export cong map                              2.09%  50830.76 sec  50830.77 sec  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)       | | +-Export 2D cong map                         0.58%  50830.77 sec  50830.77 sec  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)      ====================== Summary by functions ======================
[09/22 09:15:47   1217s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:15:47   1217s] (I)      ------------------------------------------------------------------
[09/22 09:15:47   1217s] (I)        0  Early Global Route               100.00%  0.27 sec  0.27 sec 
[09/22 09:15:47   1217s] (I)        1  Early Global Route kernel         98.61%  0.26 sec  0.26 sec 
[09/22 09:15:47   1217s] (I)        2  Global Routing                    59.19%  0.16 sec  0.16 sec 
[09/22 09:15:47   1217s] (I)        2  Import and model                  35.22%  0.09 sec  0.09 sec 
[09/22 09:15:47   1217s] (I)        2  Export cong map                    2.09%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        3  Net group 1                       55.49%  0.15 sec  0.15 sec 
[09/22 09:15:47   1217s] (I)        3  Create route DB                   20.73%  0.06 sec  0.06 sec 
[09/22 09:15:47   1217s] (I)        3  Create place DB                   12.48%  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)        3  Initialization                     1.78%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        3  Create route kernel                1.37%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        3  Export 2D cong map                 0.58%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1l                          36.24%  0.10 sec  0.10 sec 
[09/22 09:15:47   1217s] (I)        4  Import route data (1T)            20.64%  0.06 sec  0.05 sec 
[09/22 09:15:47   1217s] (I)        4  Import place data                 12.46%  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1a                           9.58%  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)        4  Generate topology                  4.18%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1b                           2.76%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Layer assignment (1T)             35.78%  0.10 sec  0.10 sec 
[09/22 09:15:47   1217s] (I)        5  Read nets                         11.44%  0.03 sec  0.03 sec 
[09/22 09:15:47   1217s] (I)        5  Pattern routing (1T)               8.07%  0.02 sec  0.02 sec 
[09/22 09:15:47   1217s] (I)        5  Model blockage capacity            4.99%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        5  Read instances and placement       2.63%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        5  Read blockages ( Layer 2-11 )      1.46%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Add via demand to 2D               1.38%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Set up via pillars                 1.13%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Initialize 3D grid graph           0.22%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Initialize 3D capacity             4.76%  0.01 sec  0.01 sec 
[09/22 09:15:47   1217s] (I)        6  Read instance blockages            0.90%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read PG blockages                  0.32%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] (I)        7  Allocate memory for PG via list    0.11%  0.00 sec  0.00 sec 
[09/22 09:15:47   1217s] Running post-eGR process
[09/22 09:15:47   1217s] OPERPROF: Starting HotSpotCal at level 1, MEM:4262.8M, EPOCH TIME: 1758546947.408210
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:15:47   1217s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:15:47   1217s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4262.8M, EPOCH TIME: 1758546947.409946
[09/22 09:15:47   1217s] [hotspot] Hotspot report including placement blocked areas
[09/22 09:15:47   1217s] OPERPROF: Starting HotSpotCal at level 1, MEM:4262.8M, EPOCH TIME: 1758546947.410136
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:15:47   1217s] [hotspot] +------------+---------------+---------------+
[09/22 09:15:47   1217s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:15:47   1217s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:15:47   1217s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4262.8M, EPOCH TIME: 1758546947.411503
[09/22 09:15:47   1217s] Reported timing to dir ./timingReports
[09/22 09:15:47   1217s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 3248.6M, totSessionCpu=0:20:17 **
[09/22 09:15:47   1217s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4245.3M, EPOCH TIME: 1758546947.472451
[09/22 09:15:47   1217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:47   1217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:47   1217s] 
[09/22 09:15:47   1217s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:15:47   1217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:15:47   1217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4245.3M, EPOCH TIME: 1758546947.487835
[09/22 09:15:47   1217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:47   1217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:47   1217s] 
[09/22 09:15:47   1217s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:15:47   1217s] 
[09/22 09:15:47   1217s] TimeStamp Deleting Cell Server End ...
[09/22 09:15:47   1217s] Starting delay calculation for Hold views
[09/22 09:15:47   1217s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:47   1217s] #################################################################################
[09/22 09:15:47   1217s] # Design Stage: PreRoute
[09/22 09:15:47   1217s] # Design Name: mytop
[09/22 09:15:47   1217s] # Design Mode: 90nm
[09/22 09:15:47   1217s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:47   1217s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:47   1217s] # Signoff Settings: SI Off 
[09/22 09:15:47   1217s] #################################################################################
[09/22 09:15:47   1217s] Calculate delays in BcWc mode...
[09/22 09:15:47   1217s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:15:47   1217s] Start delay calculation (fullDC) (1 T). (MEM=3284.94)
[09/22 09:15:47   1217s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:15:47   1217s] End AAE Lib Interpolated Model. (MEM=3284.941406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:50   1219s] Total number of fetched objects 21490
[09/22 09:15:50   1219s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:50   1219s] End delay calculation. (MEM=3292.09 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:15:50   1219s] End delay calculation (fullDC). (MEM=3292.09 CPU=0:00:02.1 REAL=0:00:03.0)
[09/22 09:15:50   1219s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:15:50   1220s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:20 mem=4228.8M)
[09/22 09:15:50   1220s] Starting delay calculation for Setup views
[09/22 09:15:50   1220s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:15:50   1220s] #################################################################################
[09/22 09:15:50   1220s] # Design Stage: PreRoute
[09/22 09:15:50   1220s] # Design Name: mytop
[09/22 09:15:50   1220s] # Design Mode: 90nm
[09/22 09:15:50   1220s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:15:50   1220s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:15:50   1220s] # Signoff Settings: SI Off 
[09/22 09:15:50   1220s] #################################################################################
[09/22 09:15:50   1220s] Calculate delays in BcWc mode...
[09/22 09:15:50   1220s] Topological Sorting (REAL = 0:00:00.0, MEM = 4228.8M, InitMEM = 4228.8M)
[09/22 09:15:50   1220s] Start delay calculation (fullDC) (1 T). (MEM=3282.25)
[09/22 09:15:50   1220s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:15:50   1220s] End AAE Lib Interpolated Model. (MEM=3282.253906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:52   1222s] Total number of fetched objects 21490
[09/22 09:15:52   1222s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:15:52   1222s] End delay calculation. (MEM=3286.49 CPU=0:00:01.8 REAL=0:00:01.0)
[09/22 09:15:52   1222s] End delay calculation (fullDC). (MEM=3286.49 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:15:52   1222s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:15:53   1222s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:23 mem=4228.8M)
[09/22 09:15:53   1223s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.001  | -0.012  |
|           TNS (ns):| -0.012  |  0.000  | -0.012  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:15:53   1223s] *** Final Summary (holdfix) CPU=0:00:06.1, REAL=0:00:06.0, MEM=4244.8M
[09/22 09:15:53   1223s] Begin: Collecting metrics
[09/22 09:15:53   1223s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:15:53   1223s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:15:53      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.8M
[09/22 09:15:54      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3295.0M, current mem=2580.7M)
[09/22 09:15:54      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2591.6M, current mem=2586.0M)
[09/22 09:15:54      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.8M
[09/22 09:15:54      0s] 
[09/22 09:15:54      0s] =============================================================================================
[09/22 09:15:54      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.34-s088_1
[09/22 09:15:54      0s] =============================================================================================
[09/22 09:15:54      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:54      0s] ---------------------------------------------------------------------------------------------
[09/22 09:15:54      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:54      0s] ---------------------------------------------------------------------------------------------
[09/22 09:15:54      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:54      0s] ---------------------------------------------------------------------------------------------

[09/22 09:15:54   1223s]  
_______________________________________________________________________
[09/22 09:15:54   1223s]  ----------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:54   1223s] | Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/22 09:15:54   1223s] |                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:15:54   1223s] |-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[09/22 09:15:54   1223s] | initial_summary |     0.046 |    0.046 |           |        0 |       76.26 |            |              | 0:00:07  |        4290 |    0 |   0 |
[09/22 09:15:54   1223s] | hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 |            |              | 0:00:03  |        4263 |      |     |
[09/22 09:15:54   1223s] | global_route    |           |          |           |          |             |            |              | 0:00:00  |        4263 |      |     |
[09/22 09:15:54   1223s] | final_summary   |     0.046 |    0.046 |           |        0 |       77.80 |       0.00 |         0.00 | 0:00:07  |        4245 |    0 |   0 |
[09/22 09:15:54   1223s]  ----------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:15:54   1223s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3295.0M, current mem=3276.0M)

[09/22 09:15:54   1223s] End: Collecting metrics
[09/22 09:15:54   1223s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 3276.0M, totSessionCpu=0:20:24 **
[09/22 09:15:54   1223s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:15:54   1223s] *** Finished optDesign ***
[09/22 09:15:54   1223s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:15:54   1223s] UM:*                                                                   final
[09/22 09:15:54   1223s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:15:54   1223s] UM:*                                                                   opt_design_postcts_hold
[09/22 09:15:54   1223s] Info: Summary of CRR changes:
[09/22 09:15:54   1223s]       - Timing transform commits:       0
[09/22 09:15:54   1223s] Info: Destroy the CCOpt slew target map.
[09/22 09:15:54   1223s] *** Message Summary: 0 warning(s), 0 error(s)
[09/22 09:15:54   1223s] 
[09/22 09:15:54   1223s] clean pInstBBox. size 0
[09/22 09:15:54   1223s] Cell mytop LLGs are deleted
[09/22 09:15:54   1223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:54   1223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:15:54   1223s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:15:54   1223s] *** optDesign #2 [finish] () : cpu/real = 0:00:19.8/0:00:20.6 (1.0), totSession cpu/real = 0:20:23.8/15:02:31.1 (0.0), mem = 4244.8M
[09/22 09:15:54   1223s] 
[09/22 09:15:54   1223s] =============================================================================================
[09/22 09:15:54   1223s]  Final TAT Report : optDesign #2                                                23.34-s088_1
[09/22 09:15:54   1223s] =============================================================================================
[09/22 09:15:54   1223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:15:54   1223s] ---------------------------------------------------------------------------------------------
[09/22 09:15:54   1223s] [ InitOpt                ]      1   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:15:54   1223s] [ HoldOpt                ]      1   0:00:02.5  (  12.4 % )     0:00:03.3 /  0:00:03.3    1.0
[09/22 09:15:54   1223s] [ ViewPruning            ]      9   0:00:00.7  (   3.5 % )     0:00:01.1 /  0:00:01.0    1.0
[09/22 09:15:54   1223s] [ BuildHoldData          ]      1   0:00:02.7  (  13.2 % )     0:00:07.2 /  0:00:07.1    1.0
[09/22 09:15:54   1223s] [ OptSummaryReport       ]      5   0:00:00.8  (   3.8 % )     0:00:06.7 /  0:00:06.3    0.9
[09/22 09:15:54   1223s] [ MetricReport           ]      4   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.6    0.6
[09/22 09:15:54   1223s] [ DrvReport              ]      2   0:00:00.8  (   3.7 % )     0:00:00.8 /  0:00:00.4    0.6
[09/22 09:15:54   1223s] [ SlackTraversorInit     ]      8   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:54   1223s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:15:54   1223s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:15:54   1223s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:15:54   1223s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.1
[09/22 09:15:54   1223s] [ RefinePlace            ]      1   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:15:54   1223s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:15:54   1223s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:54   1223s] [ UpdateTimingGraph      ]     12   0:00:00.3  (   1.5 % )     0:00:07.7 /  0:00:07.7    1.0
[09/22 09:15:54   1223s] [ FullDelayCalc          ]      3   0:00:06.4  (  31.2 % )     0:00:06.4 /  0:00:06.4    1.0
[09/22 09:15:54   1223s] [ TimingUpdate           ]     31   0:00:02.1  (  10.4 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:15:54   1223s] [ TimingReport           ]      7   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:15:54   1223s] [ GenerateReports        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:15:54   1223s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:15:54   1223s] [ MISC                   ]          0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:15:54   1223s] ---------------------------------------------------------------------------------------------
[09/22 09:15:54   1223s]  optDesign #2 TOTAL                 0:00:20.6  ( 100.0 % )     0:00:20.6 /  0:00:19.8    1.0
[09/22 09:15:54   1223s] ---------------------------------------------------------------------------------------------
[09/22 09:16:23   1224s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/22 09:16:23   1224s] <CMD> optDesign -postCTS -hold
[09/22 09:16:23   1224s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3171.4M, totSessionCpu=0:20:24 **
[09/22 09:16:23   1224s] 
[09/22 09:16:23   1224s] Active Setup views: worst_case 
[09/22 09:16:23   1224s] *** optDesign #3 [begin] () : totSession cpu/real = 0:20:24.5/15:03:00.3 (0.0), mem = 4244.8M
[09/22 09:16:23   1224s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:16:23   1224s] GigaOpt running with 1 threads.
[09/22 09:16:23   1224s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:24.5/15:03:00.3 (0.0), mem = 4244.8M
[09/22 09:16:23   1224s] **INFO: User settings:
[09/22 09:16:23   1224s] setExtractRCMode -engine                                       preRoute
[09/22 09:16:23   1224s] setUsefulSkewMode -opt_skew_eco_route                          false
[09/22 09:16:23   1224s] setDelayCalMode -enable_high_fanout                            true
[09/22 09:16:23   1224s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[09/22 09:16:23   1224s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[09/22 09:16:23   1224s] setDelayCalMode -engine                                        aae
[09/22 09:16:23   1224s] setDelayCalMode -ignoreNetLoad                                 false
[09/22 09:16:23   1224s] setDelayCalMode -socv_accuracy_mode                            low
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_hold_views_active_list            { best_case }
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_hold_views_persistent_list        { best_case}
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
[09/22 09:16:23   1224s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
[09/22 09:16:23   1224s] setOptMode -opt_drv_margin                                     0
[09/22 09:16:23   1224s] setOptMode -opt_drv_fix_max_cap                                true
[09/22 09:16:23   1224s] setOptMode -opt_drv                                            true
[09/22 09:16:23   1224s] setOptMode -opt_fix_fanout_load                                false
[09/22 09:16:23   1224s] setOptMode -opt_drv_fix_max_tran                               true
[09/22 09:16:23   1224s] setOptMode -opt_resize_flip_flops                              true
[09/22 09:16:23   1224s] setOptMode -opt_preserve_all_sequential                        false
[09/22 09:16:23   1224s] setOptMode -opt_setup_target_slack                             0
[09/22 09:16:23   1224s] setPlaceMode -place_design_floorplan_mode                      false
[09/22 09:16:23   1224s] setAnalysisMode -checkType                                     setup
[09/22 09:16:23   1224s] setAnalysisMode -clkSrcPath                                    true
[09/22 09:16:23   1224s] setAnalysisMode -clockPropagation                              sdcControl
[09/22 09:16:23   1224s] setAnalysisMode -skew                                          true
[09/22 09:16:23   1224s] setAnalysisMode -usefulSkew                                    true
[09/22 09:16:23   1224s] setAnalysisMode -virtualIPO                                    false
[09/22 09:16:23   1224s] 
[09/22 09:16:23   1224s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:24   1224s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:24   1224s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1224s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1224s] Summary for sequential cells identification: 
[09/22 09:16:24   1224s]   Identified SBFF number: 104
[09/22 09:16:24   1224s]   Identified MBFF number: 0
[09/22 09:16:24   1224s]   Identified SB Latch number: 8
[09/22 09:16:24   1224s]   Identified MB Latch number: 0
[09/22 09:16:24   1224s]   Not identified SBFF number: 16
[09/22 09:16:24   1224s]   Not identified MBFF number: 0
[09/22 09:16:24   1224s]   Not identified SB Latch number: 8
[09/22 09:16:24   1224s]   Not identified MB Latch number: 0
[09/22 09:16:24   1224s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:24   1224s]  Visiting view : worst_case
[09/22 09:16:24   1224s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:24   1224s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:24   1224s]  Visiting view : best_case
[09/22 09:16:24   1224s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:24   1224s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:24   1224s] TLC MultiMap info (StdDelay):
[09/22 09:16:24   1224s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:24   1224s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:24   1224s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:24   1224s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:24   1224s]  Setting StdDelay to: 36.8ps
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:24   1224s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:16:24   1224s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.062377
[09/22 09:16:24   1224s] Processing tracks to init pin-track alignment.
[09/22 09:16:24   1224s] z: 2, totalTracks: 1
[09/22 09:16:24   1224s] z: 4, totalTracks: 1
[09/22 09:16:24   1224s] z: 6, totalTracks: 1
[09/22 09:16:24   1224s] z: 8, totalTracks: 1
[09/22 09:16:24   1224s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:16:24   1224s] Cell mytop LLGs are deleted
[09/22 09:16:24   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] # Building mytop llgBox search-tree.
[09/22 09:16:24   1224s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546984.071045
[09/22 09:16:24   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4244.8M, EPOCH TIME: 1758546984.072057
[09/22 09:16:24   1224s] Max number of tech site patterns supported in site array is 256.
[09/22 09:16:24   1224s] Core basic site is CoreSite
[09/22 09:16:24   1224s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:16:24   1224s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:16:24   1224s] Fast DP-INIT is on for default
[09/22 09:16:24   1224s] Keep-away cache is enable on metals: 1-11
[09/22 09:16:24   1224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:16:24   1224s] Atter site array init, number of instance map data is 0.
[09/22 09:16:24   1224s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546984.087366
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:24   1224s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:24   1224s] OPERPROF:     Starting CMU at level 3, MEM:4244.8M, EPOCH TIME: 1758546984.088377
[09/22 09:16:24   1224s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4244.8M, EPOCH TIME: 1758546984.089058
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:16:24   1224s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:4244.8M, EPOCH TIME: 1758546984.089927
[09/22 09:16:24   1224s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546984.089963
[09/22 09:16:24   1224s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546984.090038
[09/22 09:16:24   1224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:16:24   1224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:4244.8M, EPOCH TIME: 1758546984.093120
[09/22 09:16:24   1224s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.093206
[09/22 09:16:24   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1224s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.033, MEM:4244.8M, EPOCH TIME: 1758546984.125787
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] Creating Lib Analyzer ...
[09/22 09:16:24   1224s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:16:24   1224s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:16:24   1224s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:16:24   1224s] 
[09/22 09:16:24   1224s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:16:24   1225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:25 mem=4244.8M
[09/22 09:16:24   1225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:25 mem=4244.8M
[09/22 09:16:24   1225s] Creating Lib Analyzer, finished. 
[09/22 09:16:24   1225s] **INFO: Using Advanced Metric Collection system.
[09/22 09:16:24   1225s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3176.9M, totSessionCpu=0:20:25 **
[09/22 09:16:24   1225s] #optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
[09/22 09:16:24   1225s] *** optDesign -postCTS ***
[09/22 09:16:24   1225s] DRC Margin: user margin 0.0
[09/22 09:16:24   1225s] Hold Target Slack: user slack 0
[09/22 09:16:24   1225s] Setup Target Slack: user slack 0;
[09/22 09:16:24   1225s] setUsefulSkewMode -opt_skew_eco_route false
[09/22 09:16:24   1225s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.575011
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:24   1225s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:24   1225s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546984.590395
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:24   1225s] Deleting Lib Analyzer.
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:24   1225s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1225s] Summary for sequential cells identification: 
[09/22 09:16:24   1225s]   Identified SBFF number: 104
[09/22 09:16:24   1225s]   Identified MBFF number: 0
[09/22 09:16:24   1225s]   Identified SB Latch number: 8
[09/22 09:16:24   1225s]   Identified MB Latch number: 0
[09/22 09:16:24   1225s]   Not identified SBFF number: 16
[09/22 09:16:24   1225s]   Not identified MBFF number: 0
[09/22 09:16:24   1225s]   Not identified SB Latch number: 8
[09/22 09:16:24   1225s]   Not identified MB Latch number: 0
[09/22 09:16:24   1225s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:24   1225s]  Visiting view : worst_case
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:24   1225s]  Visiting view : best_case
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:24   1225s] TLC MultiMap info (StdDelay):
[09/22 09:16:24   1225s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:24   1225s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:24   1225s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:24   1225s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:24   1225s]  Setting StdDelay to: 36.8ps
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:24   1225s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.659063
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] Cell mytop LLGs are deleted
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546984.659202
[09/22 09:16:24   1225s] Start to check current routing status for nets...
[09/22 09:16:24   1225s] All nets are already routed correctly.
[09/22 09:16:24   1225s] End to check current routing status for nets (mem=4244.8M)
[09/22 09:16:24   1225s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:25.3/15:03:01.2 (0.0), mem = 4244.8M
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] =============================================================================================
[09/22 09:16:24   1225s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.34-s088_1
[09/22 09:16:24   1225s] =============================================================================================
[09/22 09:16:24   1225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:16:24   1225s] ---------------------------------------------------------------------------------------------
[09/22 09:16:24   1225s] [ CellServerInit         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:16:24   1225s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  50.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:16:24   1225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:24   1225s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:24   1225s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:16:24   1225s] [ MISC                   ]          0:00:00.4  (  44.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:16:24   1225s] ---------------------------------------------------------------------------------------------
[09/22 09:16:24   1225s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:16:24   1225s] ---------------------------------------------------------------------------------------------
[09/22 09:16:24   1225s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:16:24   1225s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:25 mem=4244.8M
[09/22 09:16:24   1225s] OPERPROF: Starting DPlace-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.716038
[09/22 09:16:24   1225s] Processing tracks to init pin-track alignment.
[09/22 09:16:24   1225s] z: 2, totalTracks: 1
[09/22 09:16:24   1225s] z: 4, totalTracks: 1
[09/22 09:16:24   1225s] z: 6, totalTracks: 1
[09/22 09:16:24   1225s] z: 8, totalTracks: 1
[09/22 09:16:24   1225s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:16:24   1225s] Cell mytop LLGs are deleted
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] # Building mytop llgBox search-tree.
[09/22 09:16:24   1225s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.8M, EPOCH TIME: 1758546984.722002
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4244.8M, EPOCH TIME: 1758546984.723014
[09/22 09:16:24   1225s] Max number of tech site patterns supported in site array is 256.
[09/22 09:16:24   1225s] Core basic site is CoreSite
[09/22 09:16:24   1225s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:16:24   1225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:16:24   1225s] Fast DP-INIT is on for default
[09/22 09:16:24   1225s] Keep-away cache is enable on metals: 1-11
[09/22 09:16:24   1225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:16:24   1225s] Atter site array init, number of instance map data is 0.
[09/22 09:16:24   1225s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758546984.737754
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:24   1225s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:16:24   1225s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:4244.8M, EPOCH TIME: 1758546984.739732
[09/22 09:16:24   1225s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4244.8M, EPOCH TIME: 1758546984.739772
[09/22 09:16:24   1225s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.8M, EPOCH TIME: 1758546984.739842
[09/22 09:16:24   1225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4244.8MB).
[09/22 09:16:24   1225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:4244.8M, EPOCH TIME: 1758546984.740981
[09/22 09:16:24   1225s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:25 mem=4244.8M
[09/22 09:16:24   1225s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.8M, EPOCH TIME: 1758546984.753035
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:24   1225s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4244.8M, EPOCH TIME: 1758546984.783203
[09/22 09:16:24   1225s] GigaOpt Hold Optimizer is used
[09/22 09:16:24   1225s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/22 09:16:24   1225s] End AAE Lib Interpolated Model. (MEM=3176.894531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] Creating Lib Analyzer ...
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:24   1225s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:24   1225s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:24   1225s] Summary for sequential cells identification: 
[09/22 09:16:24   1225s]   Identified SBFF number: 104
[09/22 09:16:24   1225s]   Identified MBFF number: 0
[09/22 09:16:24   1225s]   Identified SB Latch number: 8
[09/22 09:16:24   1225s]   Identified MB Latch number: 0
[09/22 09:16:24   1225s]   Not identified SBFF number: 16
[09/22 09:16:24   1225s]   Not identified MBFF number: 0
[09/22 09:16:24   1225s]   Not identified SB Latch number: 8
[09/22 09:16:24   1225s]   Not identified MB Latch number: 0
[09/22 09:16:24   1225s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:24   1225s]  Visiting view : worst_case
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:24   1225s]  Visiting view : best_case
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:24   1225s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:24   1225s] TLC MultiMap info (StdDelay):
[09/22 09:16:24   1225s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:24   1225s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:24   1225s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:24   1225s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:24   1225s]  Setting StdDelay to: 36.8ps
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:24   1225s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:16:24   1225s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:16:24   1225s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:16:24   1225s] 
[09/22 09:16:24   1225s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:16:25   1225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:26 mem=4244.8M
[09/22 09:16:25   1225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:26 mem=4244.8M
[09/22 09:16:25   1225s] Creating Lib Analyzer, finished. 
[09/22 09:16:25   1225s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:26 mem=4244.8M ***
[09/22 09:16:25   1225s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:25.8/15:03:01.7 (0.0), mem = 4244.8M
[09/22 09:16:25   1225s] Effort level <high> specified for reg2reg path_group
[09/22 09:16:25   1226s] Saving timing graph ...
[09/22 09:16:26   1226s] TG backup dir: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/opt_timing_graph_HQBxkB
[09/22 09:16:26   1226s] Disk Usage:
[09/22 09:16:26   1226s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:16:26   1226s] /dev/mapper/almalinux-home 16104040448 878389160 15225651288   6% /home
[09/22 09:16:26   1227s] Done save timing graph
[09/22 09:16:26   1227s] Disk Usage:
[09/22 09:16:26   1227s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:16:26   1227s] /dev/mapper/almalinux-home 16104040448 878394508 15225645940   6% /home
[09/22 09:16:26   1227s] 
[09/22 09:16:26   1227s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:26   1227s] Deleting Lib Analyzer.
[09/22 09:16:26   1227s] 
[09/22 09:16:26   1227s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:26   1227s] Starting delay calculation for Hold views
[09/22 09:16:27   1227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:16:27   1227s] #################################################################################
[09/22 09:16:27   1227s] # Design Stage: PreRoute
[09/22 09:16:27   1227s] # Design Name: mytop
[09/22 09:16:27   1227s] # Design Mode: 90nm
[09/22 09:16:27   1227s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:16:27   1227s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:16:27   1227s] # Signoff Settings: SI Off 
[09/22 09:16:27   1227s] #################################################################################
[09/22 09:16:27   1227s] Calculate delays in BcWc mode...
[09/22 09:16:27   1227s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:16:27   1227s] Start delay calculation (fullDC) (1 T). (MEM=3220.61)
[09/22 09:16:27   1227s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:16:27   1227s] End AAE Lib Interpolated Model. (MEM=3220.605469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:29   1229s] Total number of fetched objects 21490
[09/22 09:16:29   1229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:29   1229s] End delay calculation. (MEM=3223.67 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:16:29   1229s] End delay calculation (fullDC). (MEM=3223.67 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:16:29   1229s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:16:29   1229s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:30 mem=4228.8M)
[09/22 09:16:29   1229s] Done building cte hold timing graph (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:20:30 mem=4228.8M ***
[09/22 09:16:29   1230s] Done building hold timer [13472 node(s), 20291 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:20:30 mem=4244.8M ***
[09/22 09:16:29   1230s] Restoring timing graph ...
[09/22 09:16:30   1230s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/22 09:16:30   1230s] Done restore timing graph
[09/22 09:16:30   1230s] Done building cte setup timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:20:31 mem=4285.9M ***
[09/22 09:16:30   1231s] *info: category slack lower bound [L 0.0] default
[09/22 09:16:30   1231s] *info: category slack lower bound [H 0.0] reg2reg 
[09/22 09:16:30   1231s] --------------------------------------------------- 
[09/22 09:16:30   1231s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/22 09:16:30   1231s] --------------------------------------------------- 
[09/22 09:16:30   1231s]          WNS    reg2regWNS
[09/22 09:16:30   1231s]     0.046 ns      0.046 ns
[09/22 09:16:30   1231s] --------------------------------------------------- 
[09/22 09:16:30   1231s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:16:30   1231s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:16:31   1232s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:31   1232s] Summary for sequential cells identification: 
[09/22 09:16:31   1232s]   Identified SBFF number: 104
[09/22 09:16:31   1232s]   Identified MBFF number: 0
[09/22 09:16:31   1232s]   Identified SB Latch number: 8
[09/22 09:16:31   1232s]   Identified MB Latch number: 0
[09/22 09:16:31   1232s]   Not identified SBFF number: 16
[09/22 09:16:31   1232s]   Not identified MBFF number: 0
[09/22 09:16:31   1232s]   Not identified SB Latch number: 8
[09/22 09:16:31   1232s]   Not identified MB Latch number: 0
[09/22 09:16:31   1232s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:31   1232s]  Visiting view : worst_case
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:31   1232s]  Visiting view : best_case
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:31   1232s] TLC MultiMap info (StdDelay):
[09/22 09:16:31   1232s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:31   1232s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:31   1232s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:31   1232s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:31   1232s]  Setting StdDelay to: 36.8ps
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] Creating Lib Analyzer ...
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:31   1232s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:31   1232s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:31   1232s] Summary for sequential cells identification: 
[09/22 09:16:31   1232s]   Identified SBFF number: 104
[09/22 09:16:31   1232s]   Identified MBFF number: 0
[09/22 09:16:31   1232s]   Identified SB Latch number: 8
[09/22 09:16:31   1232s]   Identified MB Latch number: 0
[09/22 09:16:31   1232s]   Not identified SBFF number: 16
[09/22 09:16:31   1232s]   Not identified MBFF number: 0
[09/22 09:16:31   1232s]   Not identified SB Latch number: 8
[09/22 09:16:31   1232s]   Not identified MB Latch number: 0
[09/22 09:16:31   1232s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:31   1232s]  Visiting view : worst_case
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:31   1232s]  Visiting view : best_case
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:31   1232s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:31   1232s] TLC MultiMap info (StdDelay):
[09/22 09:16:31   1232s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:31   1232s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:31   1232s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:31   1232s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:31   1232s]  Setting StdDelay to: 36.8ps
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:31   1232s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:16:31   1232s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:16:31   1232s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:16:31   1232s] 
[09/22 09:16:31   1232s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:16:32   1232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:32   1232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:32   1232s] Creating Lib Analyzer, finished. 
[09/22 09:16:32   1232s] 
[09/22 09:16:32   1232s] *Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
[09/22 09:16:32   1232s] *Info: worst delay setup view: worst_case
[09/22 09:16:32   1232s] Footprint list for hold buffering (delay unit: ps)
[09/22 09:16:32   1232s] =================================================================
[09/22 09:16:32   1232s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/22 09:16:32   1232s] ------------------------------------------------------------------
[09/22 09:16:32   1232s] *Info:       17.7       3.77     62.18    5.0  62.29 CLKBUFX2 (A,Y)
[09/22 09:16:32   1232s] *Info:       17.7       3.77     62.18    5.0  62.29 BUFX2 (A,Y)
[09/22 09:16:32   1232s] *Info:       18.7       3.73     41.30    6.0  41.48 CLKBUFX3 (A,Y)
[09/22 09:16:32   1232s] *Info:       18.7       3.73     41.30    6.0  41.48 BUFX3 (A,Y)
[09/22 09:16:32   1232s] *Info:       21.2       3.73     30.85    7.0  31.18 CLKBUFX4 (A,Y)
[09/22 09:16:32   1232s] *Info:       21.2       3.73     30.85    7.0  31.18 BUFX4 (A,Y)
[09/22 09:16:32   1232s] *Info:       19.4       3.62     20.89    9.0  21.02 CLKBUFX6 (A,Y)
[09/22 09:16:32   1232s] *Info:       19.4       3.62     20.89    9.0  21.02 BUFX6 (A,Y)
[09/22 09:16:32   1232s] *Info:       36.8       4.01    123.89    9.0 124.22 DLY1X1 (A,Y)
[09/22 09:16:32   1232s] *Info:       22.1       3.58     15.66   11.0  16.01 CLKBUFX8 (A,Y)
[09/22 09:16:32   1232s] *Info:       22.1       3.58     15.66   11.0  16.01 BUFX8 (A,Y)
[09/22 09:16:32   1232s] *Info:       48.8       3.91     30.85   11.0  31.18 DLY1X4 (A,Y)
[09/22 09:16:32   1232s] *Info:       23.1       3.42     10.92   15.0  10.92 CLKBUFX12 (A,Y)
[09/22 09:16:32   1232s] *Info:       23.1       3.42     10.92   15.0  10.92 BUFX12 (A,Y)
[09/22 09:16:32   1232s] *Info:       70.3       4.24    123.89   17.0 124.22 DLY2X1 (A,Y)
[09/22 09:16:32   1232s] *Info:       23.3       3.40      8.54   20.0   8.38 CLKBUFX16 (A,Y)
[09/22 09:16:32   1232s] *Info:       23.3       3.40      8.54   20.0   8.38 BUFX16 (A,Y)
[09/22 09:16:32   1232s] *Info:       82.5       4.14     31.33   20.0  31.18 DLY2X4 (A,Y)
[09/22 09:16:32   1232s] *Info:       24.0       3.35      6.65   24.0   6.79 BUFX20 (A,Y)
[09/22 09:16:32   1232s] *Info:       24.0       3.35      7.12   24.0   6.79 CLKBUFX20 (A,Y)
[09/22 09:16:32   1232s] *Info:      103.8       4.33    123.89   24.0 124.22 DLY3X1 (A,Y)
[09/22 09:16:32   1232s] *Info:      116.0       4.24     31.33   26.0  31.18 DLY3X4 (A,Y)
[09/22 09:16:32   1232s] *Info:      137.3       4.37    124.36   29.0 124.22 DLY4X1 (A,Y)
[09/22 09:16:32   1232s] *Info:      149.5       4.30     31.33   31.0  31.18 DLY4X4 (A,Y)
[09/22 09:16:32   1232s] =================================================================
[09/22 09:16:32   1232s] Hold Timer stdDelay = 11.9ps
[09/22 09:16:32   1232s]  Visiting view : best_case
[09/22 09:16:32   1232s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:32   1232s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:32   1232s] Hold Timer stdDelay = 11.9ps (best_case)
[09/22 09:16:32   1232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546992.078495
[09/22 09:16:32   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1232s] 
[09/22 09:16:32   1232s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:32   1232s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:32   1232s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4289.7M, EPOCH TIME: 1758546992.093893
[09/22 09:16:32   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1232s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.001  | -0.012  |
|           TNS (ns):| -0.012  |  0.000  | -0.012  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:16:32   1232s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 3222.6M, totSessionCpu=0:20:33 **
[09/22 09:16:32   1232s] Begin: Collecting metrics
[09/22 09:16:32   1232s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 | 0.046 |   0 |       77.80 | 0:00:07  |        4290 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:16:32   1232s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3277.8M, current mem=3222.6M)

[09/22 09:16:32   1232s] End: Collecting metrics
[09/22 09:16:32   1232s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:32.9/15:03:08.8 (0.0), mem = 4289.7M
[09/22 09:16:32   1232s] 
[09/22 09:16:32   1232s] =============================================================================================
[09/22 09:16:32   1232s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              23.34-s088_1
[09/22 09:16:32   1232s] =============================================================================================
[09/22 09:16:32   1232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:16:32   1232s] ---------------------------------------------------------------------------------------------
[09/22 09:16:32   1232s] [ ViewPruning            ]      5   0:00:00.2  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:16:32   1232s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:16:32   1232s] [ MetricReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:16:32   1232s] [ DrvReport              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:32   1232s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:16:32   1232s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[09/22 09:16:32   1232s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:16:32   1232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:32   1232s] [ HoldTimerInit          ]      1   0:00:00.2  (   3.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:16:32   1232s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:32   1232s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:16:32   1232s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:16:32   1232s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:32   1232s] [ UpdateTimingGraph      ]      5   0:00:00.1  (   1.5 % )     0:00:02.9 /  0:00:02.9    1.0
[09/22 09:16:32   1232s] [ FullDelayCalc          ]      1   0:00:02.1  (  29.6 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:16:32   1232s] [ TimingUpdate           ]     10   0:00:01.5  (  20.9 % )     0:00:01.5 /  0:00:01.5    1.0
[09/22 09:16:32   1232s] [ TimingReport           ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:32   1232s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:16:32   1232s] [ SaveTimingGraph        ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:32   1232s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:16:32   1232s] [ MISC                   ]          0:00:00.9  (  13.3 % )     0:00:00.9 /  0:00:01.0    1.0
[09/22 09:16:32   1232s] ---------------------------------------------------------------------------------------------
[09/22 09:16:32   1232s]  BuildHoldData #1 TOTAL             0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.1    1.0
[09/22 09:16:32   1232s] ---------------------------------------------------------------------------------------------
[09/22 09:16:32   1232s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:32.9/15:03:08.8 (0.0), mem = 4289.7M
[09/22 09:16:32   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.32
[09/22 09:16:32   1232s] #optDebug: Start CG creation (mem=4289.7M)
[09/22 09:16:32   1232s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:16:32   1232s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:16:32   1232s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:16:32   1233s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:16:32   1233s] ToF 411.0485um
[09/22 09:16:32   1233s] (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgPrt (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgEgp (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgPbk (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgNrb(cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgObs (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgCon (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s]  ...processing cgPdm (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=4289.7M)
[09/22 09:16:32   1233s] 
[09/22 09:16:32   1233s] Active Setup views: worst_case 
[09/22 09:16:32   1233s] HoldSingleBuffer minRootGain=6
[09/22 09:16:32   1233s] HoldSingleBuffer minRootGain=6
[09/22 09:16:32   1233s] HoldSingleBuffer minRootGain=6
[09/22 09:16:32   1233s] HoldSingleBuffer minRootGain=6
[09/22 09:16:32   1233s] *info: Run optDesign holdfix with 1 thread.
[09/22 09:16:32   1233s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:16:32   1233s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:16:32   1233s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:16:32   1233s] --------------------------------------------------- 
[09/22 09:16:32   1233s]    Hold Timing Summary  - Initial 
[09/22 09:16:32   1233s] --------------------------------------------------- 
[09/22 09:16:32   1233s]  Target slack:       0.0000 ns
[09/22 09:16:32   1233s]  View: best_case 
[09/22 09:16:32   1233s]    WNS:      -0.0116
[09/22 09:16:32   1233s]    TNS:      -0.0117
[09/22 09:16:32   1233s]    VP :            2
[09/22 09:16:32   1233s]    Worst hold path end point: instanceL1/B_reg[144]/D 
[09/22 09:16:32   1233s] --------------------------------------------------- 
[09/22 09:16:32   1233s] Info: Done creating the CCOpt slew target map.
[09/22 09:16:32   1233s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546992.830096
[09/22 09:16:32   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] 
[09/22 09:16:32   1233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:32   1233s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:32   1233s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4289.7M, EPOCH TIME: 1758546992.845604
[09/22 09:16:32   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] [oiPhyDebug] optDemand 198213624000.00, spDemand 198213624000.00.
[09/22 09:16:32   1233s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14541
[09/22 09:16:32   1233s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:16:32   1233s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:32   1233s] OPERPROF: Starting DPlace-Init at level 1, MEM:4289.7M, EPOCH TIME: 1758546992.849964
[09/22 09:16:32   1233s] Processing tracks to init pin-track alignment.
[09/22 09:16:32   1233s] z: 2, totalTracks: 1
[09/22 09:16:32   1233s] z: 4, totalTracks: 1
[09/22 09:16:32   1233s] z: 6, totalTracks: 1
[09/22 09:16:32   1233s] z: 8, totalTracks: 1
[09/22 09:16:32   1233s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:16:32   1233s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4289.7M, EPOCH TIME: 1758546992.854900
[09/22 09:16:32   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:32   1233s] 
[09/22 09:16:32   1233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:32   1233s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:32   1233s] 
[09/22 09:16:32   1233s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:16:32   1233s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4289.7M, EPOCH TIME: 1758546992.869726
[09/22 09:16:32   1233s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4289.7M, EPOCH TIME: 1758546992.869772
[09/22 09:16:32   1233s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4289.7M, EPOCH TIME: 1758546992.869855
[09/22 09:16:32   1233s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4289.7MB).
[09/22 09:16:32   1233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4289.7M, EPOCH TIME: 1758546992.871012
[09/22 09:16:32   1233s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:16:32   1233s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14541
[09/22 09:16:32   1233s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:32   1233s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4289.7M, EPOCH TIME: 1758546992.912638
[09/22 09:16:32   1233s] Found 0 hard placement blockage before merging.
[09/22 09:16:32   1233s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4289.7M, EPOCH TIME: 1758546992.912785
[09/22 09:16:32   1233s] 
[09/22 09:16:32   1233s] *** Starting Core Fixing (fixHold) cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:20:33 mem=4289.7M density=77.795% ***
[09/22 09:16:32   1233s] Optimizer Target Slack 0.000 StdDelay is 0.01190  
[09/22 09:16:32   1233s] ### Creating RouteCongInterface, started
[09/22 09:16:32   1233s] {MMLU 0 0 21490}
[09/22 09:16:32   1233s] [oiLAM] Zs 11, 12
[09/22 09:16:32   1233s] ### Creating LA Mngr. totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:32   1233s] ### Creating LA Mngr, finished. totSessionCpu=0:20:33 mem=4289.7M
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] #optDebug: {0, 0.900}
[09/22 09:16:33   1233s] ### Creating RouteCongInterface, finished

OptSummary:

------------------------------------------------------------------
     Start of Hold Fixing Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:16:33   1233s] *info: Hold Batch Commit is enabled
[09/22 09:16:33   1233s] *info: Levelized Batch Commit is enabled
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] Phase I ......
[09/22 09:16:33   1233s] Executing transform: ECO Safe Resize
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] Worst hold path end point:
[09/22 09:16:33   1233s]   instanceL1/B_reg[144]/D
[09/22 09:16:33   1233s]     net: instanceL1/n_20 (nrTerm=2)
[09/22 09:16:33   1233s] |   0|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
[09/22 09:16:33   1233s] Worst hold path end point:
[09/22 09:16:33   1233s]   instanceL1/B_reg[144]/D
[09/22 09:16:33   1233s]     net: instanceL1/n_20 (nrTerm=2)
[09/22 09:16:33   1233s] |   1|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
[09/22 09:16:33   1233s]    Hold Timing Snapshot:
[09/22 09:16:33   1233s]              All PG WNS: -0.012
[09/22 09:16:33   1233s]              All PG TNS: -0.012
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] Executing transform: AddBuffer + LegalResize
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] Worst hold path end point:
[09/22 09:16:33   1233s]   instanceL1/B_reg[144]/D
[09/22 09:16:33   1233s]     net: instanceL1/n_20 (nrTerm=2)
[09/22 09:16:33   1233s] |   0|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
[09/22 09:16:33   1233s] |   1|     0.000|      0.00|       0|          2|       0(     0)|   77.80%|   0:00:00.0|  4307.8M|
[09/22 09:16:33   1233s]    Hold Timing Snapshot:
[09/22 09:16:33   1233s]              All PG WNS: 0.000
[09/22 09:16:33   1233s]              All PG TNS: 0.000
[09/22 09:16:33   1233s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] *info:    Total 2 cells added for Phase I
[09/22 09:16:33   1233s] *info:        in which 0 is ripple commits (0.000%)
[09/22 09:16:33   1233s] --------------------------------------------------- 
[09/22 09:16:33   1233s]    Hold Timing Summary  - After Phase I 
[09/22 09:16:33   1233s] --------------------------------------------------- 
[09/22 09:16:33   1233s]  Target slack:       0.0000 ns
[09/22 09:16:33   1233s]  View: best_case 
[09/22 09:16:33   1233s]    WNS:       0.0000
[09/22 09:16:33   1233s]    TNS:       0.0000
[09/22 09:16:33   1233s]    VP :            0
[09/22 09:16:33   1233s]    Worst hold path end point: instanceL1/B_reg[149]/D 
[09/22 09:16:33   1233s] --------------------------------------------------- 

OptSummary:

------------------------------------------------------------------
     After Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:16:33   1233s] OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.656|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

[09/22 09:16:33   1233s] Bottom Preferred Layer:
[09/22 09:16:33   1233s]     None
[09/22 09:16:33   1233s] Via Pillar Rule:
[09/22 09:16:33   1233s]     None
[09/22 09:16:33   1233s] Finished writing unified metrics of routing constraints.
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] *** Finished Core Fixing (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:20:34 mem=4262.8M density=77.801% ***
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] *info:
[09/22 09:16:33   1233s] *info: Added a total of 2 cells to fix/reduce hold violation
[09/22 09:16:33   1233s] *info:          in which 2 termBuffering
[09/22 09:16:33   1233s] *info:          in which 0 dummyBuffering
[09/22 09:16:33   1233s] *info:
[09/22 09:16:33   1233s] *info: Summary: 
[09/22 09:16:33   1233s] *info:            2 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4278.8M, EPOCH TIME: 1758546993.361894
[09/22 09:16:33   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14543).
[09/22 09:16:33   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1233s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:4278.8M, EPOCH TIME: 1758546993.396170
[09/22 09:16:33   1233s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4278.8M, EPOCH TIME: 1758546993.396753
[09/22 09:16:33   1233s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546993.396807
[09/22 09:16:33   1233s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4278.8M, EPOCH TIME: 1758546993.402307
[09/22 09:16:33   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:33   1233s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:33   1233s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:4278.8M, EPOCH TIME: 1758546993.417673
[09/22 09:16:33   1233s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4278.8M, EPOCH TIME: 1758546993.417722
[09/22 09:16:33   1233s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546993.417794
[09/22 09:16:33   1233s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4278.8M, EPOCH TIME: 1758546993.418862
[09/22 09:16:33   1233s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546993.419004
[09/22 09:16:33   1233s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546993.419083
[09/22 09:16:33   1233s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.022, MEM:4278.8M, EPOCH TIME: 1758546993.419109
[09/22 09:16:33   1233s] TDRefine: refinePlace mode is spiral
[09/22 09:16:33   1233s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:16:33   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.18
[09/22 09:16:33   1233s] OPERPROF: Starting Refine-Place at level 1, MEM:4278.8M, EPOCH TIME: 1758546993.419829
[09/22 09:16:33   1233s] *** Starting refinePlace (0:20:34 mem=4278.8M) ***
[09/22 09:16:33   1233s] Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:33   1233s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:33   1233s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:16:33   1233s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546993.431442
[09/22 09:16:33   1233s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546993.431804
[09/22 09:16:33   1233s] Set min layer with default ( 2 )
[09/22 09:16:33   1233s] Set max layer with default ( 127 )
[09/22 09:16:33   1233s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:33   1233s] Min route layer (adjusted) = 2
[09/22 09:16:33   1233s] Max route layer (adjusted) = 11
[09/22 09:16:33   1233s] Set min layer with default ( 2 )
[09/22 09:16:33   1233s] Set max layer with default ( 127 )
[09/22 09:16:33   1233s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:33   1233s] Min route layer (adjusted) = 2
[09/22 09:16:33   1233s] Max route layer (adjusted) = 11
[09/22 09:16:33   1233s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4278.8M, EPOCH TIME: 1758546993.435465
[09/22 09:16:33   1233s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4278.8M, EPOCH TIME: 1758546993.435824
[09/22 09:16:33   1233s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4278.8M, EPOCH TIME: 1758546993.435859
[09/22 09:16:33   1233s] Starting refinePlace ...
[09/22 09:16:33   1233s] Set min layer with default ( 2 )
[09/22 09:16:33   1233s] Set max layer with default ( 127 )
[09/22 09:16:33   1233s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:33   1233s] Min route layer (adjusted) = 2
[09/22 09:16:33   1233s] Max route layer (adjusted) = 11
[09/22 09:16:33   1233s] One DDP V2 for no tweak run.
[09/22 09:16:33   1233s] Set min layer with default ( 2 )
[09/22 09:16:33   1233s] Set max layer with default ( 127 )
[09/22 09:16:33   1233s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:33   1233s] Min route layer (adjusted) = 2
[09/22 09:16:33   1233s] Max route layer (adjusted) = 11
[09/22 09:16:33   1233s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:16:33   1233s] DDP markSite nrRow 147 nrJob 147
[09/22 09:16:33   1233s]   Spread Effort: high, pre-route mode, useDDP on.
[09/22 09:16:33   1233s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4278.8MB) @(0:20:34 - 0:20:34).
[09/22 09:16:33   1233s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:16:33   1233s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s]  === Spiral for Logical I: (movable: 14543) ===
[09/22 09:16:33   1233s] 
[09/22 09:16:33   1233s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:16:33   1234s] 
[09/22 09:16:33   1234s]  Info: 0 filler has been deleted!
[09/22 09:16:33   1234s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:16:33   1234s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:16:33   1234s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:16:33   1234s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4262.8MB) @(0:20:34 - 0:20:34).
[09/22 09:16:33   1234s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:16:33   1234s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:16:33   1234s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:16:33   1234s] Statistics of distance of Instance movement in refine placement:
[09/22 09:16:33   1234s]   maximum (X+Y) =         0.00 um
[09/22 09:16:33   1234s]   mean    (X+Y) =         0.00 um
[09/22 09:16:33   1234s] Summary Report:
[09/22 09:16:33   1234s] Instances move: 0 (out of 14543 movable)
[09/22 09:16:33   1234s] Instances flipped: 0
[09/22 09:16:33   1234s] Mean displacement: 0.00 um
[09/22 09:16:33   1234s] Max displacement: 0.00 um 
[09/22 09:16:33   1234s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:16:33   1234s] Total instances moved : 0
[09/22 09:16:33   1234s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.280, REAL:0.280, MEM:4262.8M, EPOCH TIME: 1758546993.715696
[09/22 09:16:33   1234s] Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
[09/22 09:16:33   1234s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
[09/22 09:16:33   1234s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4262.8MB) @(0:20:34 - 0:20:34).
[09/22 09:16:33   1234s] *** Finished refinePlace (0:20:34 mem=4262.8M) ***
[09/22 09:16:33   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.18
[09/22 09:16:33   1234s] OPERPROF: Finished Refine-Place at level 1, CPU:0.302, REAL:0.301, MEM:4262.8M, EPOCH TIME: 1758546993.721301
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:16:33   1234s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:16:33   1234s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546993.787488
[09/22 09:16:33   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14543).
[09/22 09:16:33   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:4262.8M, EPOCH TIME: 1758546993.817239
[09/22 09:16:33   1234s] *** maximum move = 0.00 um ***
[09/22 09:16:33   1234s] *** Finished re-routing un-routed nets (4262.8M) ***
[09/22 09:16:33   1234s] OPERPROF: Starting DPlace-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546993.820081
[09/22 09:16:33   1234s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4262.8M, EPOCH TIME: 1758546993.825680
[09/22 09:16:33   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] 
[09/22 09:16:33   1234s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:33   1234s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:33   1234s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4262.8M, EPOCH TIME: 1758546993.841108
[09/22 09:16:33   1234s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4262.8M, EPOCH TIME: 1758546993.841160
[09/22 09:16:33   1234s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546993.841238
[09/22 09:16:33   1234s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4262.8M, EPOCH TIME: 1758546993.842304
[09/22 09:16:33   1234s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4262.8M, EPOCH TIME: 1758546993.842442
[09/22 09:16:33   1234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4262.8M, EPOCH TIME: 1758546993.842519
[09/22 09:16:33   1234s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[09/22 09:16:33   1234s] 
[09/22 09:16:33   1234s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***

OptSummary:

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/22 09:16:33   1234s] Capturing unweighted ref hold timing for Post CTS hold recovery....
[09/22 09:16:33   1234s] 
[09/22 09:16:33   1234s] Capturing REF timing for hold recovery ...
[09/22 09:16:33   1234s]    Hold Timing Snapshot:
[09/22 09:16:33   1234s]              All PG WNS: 0.000
[09/22 09:16:33   1234s]              All PG TNS: 0.000
[09/22 09:16:33   1234s] *** Finish Post CTS Hold Fixing (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:20:34 mem=4262.8M density=77.801%) ***
[09/22 09:16:33   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.32
[09/22 09:16:33   1234s] **INFO: total 309 insts, 300 nets marked don't touch
[09/22 09:16:33   1234s] **INFO: total 309 insts, 300 nets marked don't touch DB property
[09/22 09:16:33   1234s] **INFO: total 309 insts, 300 nets unmarked don't touch
[09/22 09:16:33   1234s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:16:33   1234s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14543
[09/22 09:16:33   1234s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4262.8M, EPOCH TIME: 1758546993.940781
[09/22 09:16:33   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:33   1234s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.032, MEM:4262.8M, EPOCH TIME: 1758546993.972370
[09/22 09:16:33   1234s] Begin: Collecting metrics
[09/22 09:16:34   1234s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       77.80 | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 | 0:00:02  |        4263 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:16:34   1234s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3300.5M, current mem=3300.5M)

[09/22 09:16:34   1234s] End: Collecting metrics
[09/22 09:16:34   1234s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:20:34.6/15:03:10.6 (0.0), mem = 4262.8M
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] =============================================================================================
[09/22 09:16:34   1234s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    23.34-s088_1
[09/22 09:16:34   1234s] =============================================================================================
[09/22 09:16:34   1234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:16:34   1234s] ---------------------------------------------------------------------------------------------
[09/22 09:16:34   1234s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[09/22 09:16:34   1234s] [ MetricReport           ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:34   1234s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:16:34   1234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:34   1234s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:16:34   1234s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:16:34   1234s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ ChannelGraphInit       ]      1   0:00:00.3  (  16.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:34   1234s] [ OptimizationStep       ]      2   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:16:34   1234s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:16:34   1234s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:16:34   1234s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:16:34   1234s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldReEval             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldCollectNode        ]      6   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:16:34   1234s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldBottleneckCount    ]      3   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.1
[09/22 09:16:34   1234s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:16:34   1234s] [ RefinePlace            ]      1   0:00:00.5  (  30.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:16:34   1234s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:16:34   1234s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:16:34   1234s] [ TimingUpdate           ]      8   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:16:34   1234s] [ TimingReport           ]      3   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:16:34   1234s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:16:34   1234s] [ MISC                   ]          0:00:00.3  (  15.4 % )     0:00:00.3 /  0:00:00.2    0.9
[09/22 09:16:34   1234s] ---------------------------------------------------------------------------------------------
[09/22 09:16:34   1234s]  HoldOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/22 09:16:34   1234s] ---------------------------------------------------------------------------------------------
[09/22 09:16:34   1234s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4262.8M, EPOCH TIME: 1758546994.116661
[09/22 09:16:34   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:34   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:34   1234s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:34   1234s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4262.8M, EPOCH TIME: 1758546994.132372
[09/22 09:16:34   1234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:34   1234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:34   1234s] *** Steiner Routed Nets: 2.457%; Threshold: 100; Threshold for Hold: 100
[09/22 09:16:34   1234s] Re-routed 0 nets
[09/22 09:16:34   1234s] Begin: Collecting metrics
[09/22 09:16:34   1234s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       77.80 | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 | 0:00:02  |        4263 |      |     |
| global_route    |           |          |           |          |             | 0:00:00  |        4263 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:16:34   1234s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3300.5M, current mem=3300.5M)

[09/22 09:16:34   1234s] End: Collecting metrics
[09/22 09:16:34   1234s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:34   1234s] Deleting Lib Analyzer.
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:34   1234s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:34   1234s] Summary for sequential cells identification: 
[09/22 09:16:34   1234s]   Identified SBFF number: 104
[09/22 09:16:34   1234s]   Identified MBFF number: 0
[09/22 09:16:34   1234s]   Identified SB Latch number: 8
[09/22 09:16:34   1234s]   Identified MB Latch number: 0
[09/22 09:16:34   1234s]   Not identified SBFF number: 16
[09/22 09:16:34   1234s]   Not identified MBFF number: 0
[09/22 09:16:34   1234s]   Not identified SB Latch number: 8
[09/22 09:16:34   1234s]   Not identified MB Latch number: 0
[09/22 09:16:34   1234s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:34   1234s]  Visiting view : worst_case
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:34   1234s]  Visiting view : best_case
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:34   1234s] TLC MultiMap info (StdDelay):
[09/22 09:16:34   1234s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:34   1234s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:16:34   1234s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:34   1234s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:16:34   1234s]  Setting StdDelay to: 36.8ps
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:34   1234s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] Creating Lib Analyzer ...
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:16:34   1234s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:16:34   1234s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:16:34   1234s] Summary for sequential cells identification: 
[09/22 09:16:34   1234s]   Identified SBFF number: 104
[09/22 09:16:34   1234s]   Identified MBFF number: 0
[09/22 09:16:34   1234s]   Identified SB Latch number: 8
[09/22 09:16:34   1234s]   Identified MB Latch number: 0
[09/22 09:16:34   1234s]   Not identified SBFF number: 16
[09/22 09:16:34   1234s]   Not identified MBFF number: 0
[09/22 09:16:34   1234s]   Not identified SB Latch number: 8
[09/22 09:16:34   1234s]   Not identified MB Latch number: 0
[09/22 09:16:34   1234s]   Number of sequential cells which are not FFs: 16
[09/22 09:16:34   1234s]  Visiting view : worst_case
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:16:34   1234s]  Visiting view : best_case
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[09/22 09:16:34   1234s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:16:34   1234s] TLC MultiMap info (StdDelay):
[09/22 09:16:34   1234s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:16:34   1234s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 13ps
[09/22 09:16:34   1234s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:16:34   1234s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 38.8ps
[09/22 09:16:34   1234s]  Setting StdDelay to: 38.8ps
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:16:34   1234s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[09/22 09:16:34   1234s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[09/22 09:16:34   1234s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:16:34   1234s] 
[09/22 09:16:34   1234s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:16:34   1235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:35 mem=4262.8M
[09/22 09:16:34   1235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:35 mem=4262.8M
[09/22 09:16:34   1235s] Creating Lib Analyzer, finished. 
[09/22 09:16:34   1235s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/22 09:16:34   1235s] GigaOpt: WNS bump threshold: 0.0194
[09/22 09:16:34   1235s] GigaOpt: Skipping postEco optimization
[09/22 09:16:34   1235s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/22 09:16:34   1235s] GigaOpt: Skipping nonLegal postEco optimization
[09/22 09:16:35   1235s] 
[09/22 09:16:35   1235s] Active setup views:
[09/22 09:16:35   1235s]  worst_case
[09/22 09:16:35   1235s]   Dominating endpoints: 0
[09/22 09:16:35   1235s]   Dominating TNS: -0.000
[09/22 09:16:35   1235s] 
[09/22 09:16:35   1235s] OPTC: user 20.0
[09/22 09:16:35   1235s] OPTC: user 20.0
[09/22 09:16:35   1235s] (I)      Running eGR regular flow
[09/22 09:16:35   1235s] Running assign ptn pin
[09/22 09:16:35   1235s] Running config msv constraints
[09/22 09:16:35   1235s] Running pre-eGR process
[09/22 09:16:35   1235s] (I)      Started Early Global Route ( Curr Mem: 4.01 MB )
[09/22 09:16:35   1235s] (I)      Initializing eGR engine (regular)
[09/22 09:16:35   1235s] Set min layer with default ( 2 )
[09/22 09:16:35   1235s] Set max layer with default ( 127 )
[09/22 09:16:35   1235s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:35   1235s] Min route layer (adjusted) = 2
[09/22 09:16:35   1235s] Max route layer (adjusted) = 11
[09/22 09:16:35   1235s] (I)      clean place blk overflow:
[09/22 09:16:35   1235s] (I)      H : enabled 1.00 0
[09/22 09:16:35   1235s] (I)      V : enabled 1.00 0
[09/22 09:16:35   1235s] (I)      Initializing eGR engine (regular)
[09/22 09:16:35   1235s] Set min layer with default ( 2 )
[09/22 09:16:35   1235s] Set max layer with default ( 127 )
[09/22 09:16:35   1235s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:16:35   1235s] Min route layer (adjusted) = 2
[09/22 09:16:35   1235s] Max route layer (adjusted) = 11
[09/22 09:16:35   1235s] (I)      clean place blk overflow:
[09/22 09:16:35   1235s] (I)      H : enabled 1.00 0
[09/22 09:16:35   1235s] (I)      V : enabled 1.00 0
[09/22 09:16:35   1235s] (I)      Started Early Global Route kernel ( Curr Mem: 4.01 MB )
[09/22 09:16:35   1235s] (I)      Running eGR Regular flow
[09/22 09:16:35   1235s] (I)      # wire layers (front) : 12
[09/22 09:16:35   1235s] (I)      # wire layers (back)  : 0
[09/22 09:16:35   1235s] (I)      min wire layer : 1
[09/22 09:16:35   1235s] (I)      max wire layer : 11
[09/22 09:16:35   1235s] (I)      # cut layers (front) : 11
[09/22 09:16:35   1235s] (I)      # cut layers (back)  : 0
[09/22 09:16:35   1235s] (I)      min cut layer : 1
[09/22 09:16:35   1235s] (I)      max cut layer : 10
[09/22 09:16:35   1235s] (I)      ================================ Layers ================================
[09/22 09:16:35   1235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:16:35   1235s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:16:35   1235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:16:35   1235s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:16:35   1235s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:16:35   1235s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:16:35   1235s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:16:35   1235s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:16:35   1235s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:16:35   1235s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:16:35   1235s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:16:35   1235s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:16:35   1235s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:16:35   1235s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:16:35   1235s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:16:35   1235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:16:35   1235s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:16:35   1235s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:16:35   1235s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:16:35   1235s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:16:35   1235s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:16:35   1235s] (I)      Started Import and model ( Curr Mem: 4.01 MB )
[09/22 09:16:35   1235s] (I)      == Non-default Options ==
[09/22 09:16:35   1235s] (I)      Build term to term wires                           : false
[09/22 09:16:35   1235s] (I)      Maximum routing layer                              : 11
[09/22 09:16:35   1235s] (I)      Top routing layer                                  : 11
[09/22 09:16:35   1235s] (I)      Number of threads                                  : 1
[09/22 09:16:35   1235s] (I)      Route tie net to shape                             : auto
[09/22 09:16:35   1235s] (I)      Method to set GCell size                           : row
[09/22 09:16:35   1235s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:16:35   1235s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:16:35   1235s] (I)      ============== Pin Summary ==============
[09/22 09:16:35   1235s] (I)      +-------+--------+---------+------------+
[09/22 09:16:35   1235s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:16:35   1235s] (I)      +-------+--------+---------+------------+
[09/22 09:16:35   1235s] (I)      |     1 |  56204 |  100.00 |        Pin |
[09/22 09:16:35   1235s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:16:35   1235s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:16:35   1235s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:16:35   1235s] (I)      +-------+--------+---------+------------+
[09/22 09:16:35   1235s] (I)      Custom ignore net properties:
[09/22 09:16:35   1235s] (I)      1 : NotLegal
[09/22 09:16:35   1235s] (I)      Default ignore net properties:
[09/22 09:16:35   1235s] (I)      1 : Special
[09/22 09:16:35   1235s] (I)      2 : Analog
[09/22 09:16:35   1235s] (I)      3 : Fixed
[09/22 09:16:35   1235s] (I)      4 : Skipped
[09/22 09:16:35   1235s] (I)      5 : MixedSignal
[09/22 09:16:35   1235s] (I)      Prerouted net properties:
[09/22 09:16:35   1235s] (I)      1 : NotLegal
[09/22 09:16:35   1235s] (I)      2 : Special
[09/22 09:16:35   1235s] (I)      3 : Analog
[09/22 09:16:35   1235s] (I)      4 : Fixed
[09/22 09:16:35   1235s] (I)      5 : Skipped
[09/22 09:16:35   1235s] (I)      6 : MixedSignal
[09/22 09:16:35   1235s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:16:35   1235s] (I)      Use row-based GCell size
[09/22 09:16:35   1235s] (I)      Use row-based GCell align
[09/22 09:16:35   1235s] (I)      layer 0 area = 80000
[09/22 09:16:35   1235s] (I)      layer 1 area = 80000
[09/22 09:16:35   1235s] (I)      layer 2 area = 80000
[09/22 09:16:35   1235s] (I)      layer 3 area = 80000
[09/22 09:16:35   1235s] (I)      layer 4 area = 80000
[09/22 09:16:35   1235s] (I)      layer 5 area = 80000
[09/22 09:16:35   1235s] (I)      layer 6 area = 80000
[09/22 09:16:35   1235s] (I)      layer 7 area = 80000
[09/22 09:16:35   1235s] (I)      layer 8 area = 80000
[09/22 09:16:35   1235s] (I)      layer 9 area = 400000
[09/22 09:16:35   1235s] (I)      layer 10 area = 400000
[09/22 09:16:35   1235s] (I)      GCell unit size   : 3420
[09/22 09:16:35   1235s] (I)      GCell multiplier  : 1
[09/22 09:16:35   1235s] (I)      GCell row height  : 3420
[09/22 09:16:35   1235s] (I)      Actual row height : 3420
[09/22 09:16:35   1235s] (I)      GCell align ref   : 6000 6080
[09/22 09:16:35   1235s] [NR-eGR] Track table information for default rule: 
[09/22 09:16:35   1235s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:16:35   1235s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:16:35   1235s] (I)      ================== Default via ===================
[09/22 09:16:35   1235s] (I)      +----+------------------+------------------------+
[09/22 09:16:35   1235s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:16:35   1235s] (I)      +----+------------------+------------------------+
[09/22 09:16:35   1235s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:16:35   1235s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:16:35   1235s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:16:35   1235s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:16:35   1235s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:16:35   1235s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:16:35   1235s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:16:35   1235s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:16:35   1235s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:16:35   1235s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:16:35   1235s] (I)      +----+------------------+------------------------+
[09/22 09:16:35   1235s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:16:35   1235s] [NR-eGR] Read 5566 PG shapes
[09/22 09:16:35   1235s] [NR-eGR] Read 0 clock shapes
[09/22 09:16:35   1235s] [NR-eGR] Read 0 other shapes
[09/22 09:16:35   1235s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:16:35   1235s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:16:35   1235s] [NR-eGR] #Instance Blockages : 0
[09/22 09:16:35   1235s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:16:35   1235s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:16:35   1235s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:16:35   1235s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:16:35   1235s] [NR-eGR] #Other Blockages    : 0
[09/22 09:16:35   1235s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:16:35   1235s] [NR-eGR] #prerouted nets         : 1
[09/22 09:16:35   1235s] [NR-eGR] #prerouted special nets : 0
[09/22 09:16:35   1235s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:16:35   1235s] [NR-eGR] Read 21490 nets ( ignored 1 )
[09/22 09:16:35   1235s] (I)        Front-side 21490 ( ignored 1 )
[09/22 09:16:35   1235s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:16:35   1235s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:16:35   1235s] (I)      handle routing halo
[09/22 09:16:35   1235s] (I)      Reading macro buffers
[09/22 09:16:35   1235s] (I)      Number of macro buffers: 0
[09/22 09:16:35   1235s] (I)      early_global_route_priority property id does not exist.
[09/22 09:16:35   1235s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:16:35   1235s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:16:35   1235s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:16:35   1235s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:16:35   1235s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:16:35   1235s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:16:35   1235s] (I)      Number of ignored nets                =      1
[09/22 09:16:35   1235s] (I)      Number of connected nets              =      0
[09/22 09:16:35   1235s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:16:35   1235s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:16:35   1235s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:16:35   1235s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:16:35   1235s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:16:35   1235s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:16:35   1235s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:16:35   1235s] (I)      Ndr track 0 does not exist
[09/22 09:16:35   1235s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:16:35   1235s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:16:35   1235s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:16:35   1235s] (I)      Site width          :   400  (dbu)
[09/22 09:16:35   1235s] (I)      Row height          :  3420  (dbu)
[09/22 09:16:35   1235s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:16:35   1235s] (I)      GCell width         :  3420  (dbu)
[09/22 09:16:35   1235s] (I)      GCell height        :  3420  (dbu)
[09/22 09:16:35   1235s] (I)      Grid                :   151   150    11
[09/22 09:16:35   1235s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:16:35   1235s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:16:35   1235s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:16:35   1235s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:16:35   1235s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:16:35   1235s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:16:35   1235s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:16:35   1235s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:16:35   1235s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:16:35   1235s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:16:35   1235s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:16:35   1235s] (I)      --------------------------------------------------------
[09/22 09:16:35   1235s] 
[09/22 09:16:35   1235s] [NR-eGR] ============ Routing rule table ============
[09/22 09:16:35   1235s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21489
[09/22 09:16:35   1235s] [NR-eGR] ========================================
[09/22 09:16:35   1235s] [NR-eGR] 
[09/22 09:16:35   1235s] (I)      ==== NDR : (Default) ====
[09/22 09:16:35   1235s] (I)      +--------------+--------+
[09/22 09:16:35   1235s] (I)      |           ID |      0 |
[09/22 09:16:35   1235s] (I)      |      Default |    yes |
[09/22 09:16:35   1235s] (I)      |  Clk Special |     no |
[09/22 09:16:35   1235s] (I)      | Hard spacing |     no |
[09/22 09:16:35   1235s] (I)      |    NDR track | (none) |
[09/22 09:16:35   1235s] (I)      |      NDR via | (none) |
[09/22 09:16:35   1235s] (I)      |  Extra space |      0 |
[09/22 09:16:35   1235s] (I)      |      Shields |      0 |
[09/22 09:16:35   1235s] (I)      |   Demand (H) |      1 |
[09/22 09:16:35   1235s] (I)      |   Demand (V) |      1 |
[09/22 09:16:35   1235s] (I)      |        #Nets |  21489 |
[09/22 09:16:35   1235s] (I)      +--------------+--------+
[09/22 09:16:35   1235s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:16:35   1235s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:16:35   1235s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:16:35   1235s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:16:35   1235s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:16:35   1235s] (I)      =============== Blocked Tracks ===============
[09/22 09:16:35   1235s] (I)      +-------+---------+----------+---------------+
[09/22 09:16:35   1235s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:16:35   1235s] (I)      +-------+---------+----------+---------------+
[09/22 09:16:35   1235s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:16:35   1235s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:16:35   1235s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:16:35   1235s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:16:35   1235s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:16:35   1235s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:16:35   1235s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:16:35   1235s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:16:35   1235s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:16:35   1235s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:16:35   1235s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:16:35   1235s] (I)      +-------+---------+----------+---------------+
[09/22 09:16:35   1235s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4.02 MB )
[09/22 09:16:35   1235s] (I)      Reset routing kernel
[09/22 09:16:35   1235s] (I)      Started Global Routing ( Curr Mem: 4.02 MB )
[09/22 09:16:35   1235s] (I)      totalPins=55762  totalGlobalPin=53478 (95.90%)
[09/22 09:16:35   1235s] (I)      ================== Net Group Info ==================
[09/22 09:16:35   1235s] (I)      +----+----------------+--------------+-------------+
[09/22 09:16:35   1235s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:16:35   1235s] (I)      +----+----------------+--------------+-------------+
[09/22 09:16:35   1235s] (I)      |  1 |          21489 |    Metal2(2) | Metal11(11) |
[09/22 09:16:35   1235s] (I)      +----+----------------+--------------+-------------+
[09/22 09:16:35   1235s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:16:35   1235s] (I)      total 2D Demand : 4432 = (895 H, 3537 V)
[09/22 09:16:35   1235s] (I)      init route region map
[09/22 09:16:35   1235s] (I)      #blocked GCells = 0
[09/22 09:16:35   1235s] (I)      #regions = 1
[09/22 09:16:35   1235s] (I)      init safety region map
[09/22 09:16:35   1235s] (I)      #blocked GCells = 0
[09/22 09:16:35   1235s] (I)      #regions = 1
[09/22 09:16:35   1235s] [NR-eGR] Layer group 1: route 21489 net(s) in layer range [2, 11]
[09/22 09:16:35   1235s] (I)      
[09/22 09:16:35   1235s] (I)      ============  Phase 1a Route ============
[09/22 09:16:35   1236s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] (I)      ============  Phase 1b Route ============
[09/22 09:16:35   1236s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:16:35   1236s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[09/22 09:16:35   1236s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:16:35   1236s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] (I)      ============  Phase 1c Route ============
[09/22 09:16:35   1236s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] (I)      ============  Phase 1d Route ============
[09/22 09:16:35   1236s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] (I)      ============  Phase 1e Route ============
[09/22 09:16:35   1236s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:16:35   1236s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] (I)      ============  Phase 1l Route ============
[09/22 09:16:35   1236s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:16:35   1236s] (I)      Layer  2:     192773     78005        12           0      192366    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  3:     202966     73486         0           0      202500    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  4:     192773     55151         0           0      192366    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  5:     202966     30779         0           0      202500    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  6:     192773     23594         0           0      192366    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  7:     202966      1644         0           0      202500    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  8:     192773       562         0           0      192366    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      Total:       1723706    263221        12           0     1737410    ( 0.00%) 
[09/22 09:16:35   1236s] (I)      
[09/22 09:16:35   1236s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:16:35   1236s] [NR-eGR]                        OverCon            
[09/22 09:16:35   1236s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:16:35   1236s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:16:35   1236s] [NR-eGR] ----------------------------------------------
[09/22 09:16:35   1236s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR] ----------------------------------------------
[09/22 09:16:35   1236s] [NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[09/22 09:16:35   1236s] [NR-eGR] 
[09/22 09:16:35   1236s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4.03 MB )
[09/22 09:16:35   1236s] (I)      Updating congestion map
[09/22 09:16:35   1236s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:16:35   1236s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:16:35   1236s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4.03 MB )
[09/22 09:16:35   1236s] [NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 4.01 MB )
[09/22 09:16:35   1236s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:16:35   1236s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:16:35   1236s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:16:35   1236s] (I)       Early Global Route                             100.00%  50878.75 sec  50879.02 sec  0.27 sec  0.26 sec 
[09/22 09:16:35   1236s] (I)       +-Early Global Route kernel                     98.62%  50878.75 sec  50879.02 sec  0.26 sec  0.26 sec 
[09/22 09:16:35   1236s] (I)       | +-Import and model                            35.10%  50878.76 sec  50878.85 sec  0.09 sec  0.09 sec 
[09/22 09:16:35   1236s] (I)       | | +-Create place DB                           12.41%  50878.76 sec  50878.79 sec  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Import place data                       12.39%  50878.76 sec  50878.79 sec  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read instances and placement           2.70%  50878.76 sec  50878.77 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read nets                              9.49%  50878.77 sec  50878.79 sec  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)       | | +-Create route DB                           20.70%  50878.79 sec  50878.85 sec  0.06 sec  0.05 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Import route data (1T)                  20.60%  50878.79 sec  50878.85 sec  0.05 sec  0.05 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.47%  50878.81 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read routing blockages               0.00%  50878.81 sec  50878.81 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read bump blockages                  0.00%  50878.81 sec  50878.81 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read instance blockages              0.91%  50878.81 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read PG blockages                    0.32%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read clock blockages                 0.00%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read other blockages                 0.00%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read halo blockages                  0.03%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Read boundary cut boxes              0.00%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read blackboxes                        0.00%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read prerouted                         0.13%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Read nets                              1.85%  50878.82 sec  50878.82 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Set up via pillars                     1.11%  50878.83 sec  50878.83 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Initialize 3D grid graph               0.22%  50878.83 sec  50878.83 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Model blockage capacity                4.99%  50878.83 sec  50878.84 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | | | | +-Initialize 3D capacity               4.76%  50878.83 sec  50878.84 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | +-Read aux data                              0.00%  50878.85 sec  50878.85 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | +-Others data preparation                    0.00%  50878.85 sec  50878.85 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | +-Create route kernel                        1.40%  50878.85 sec  50878.85 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | +-Global Routing                              59.15%  50878.85 sec  50879.01 sec  0.16 sec  0.16 sec 
[09/22 09:16:35   1236s] (I)       | | +-Initialization                             1.74%  50878.85 sec  50878.86 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | +-Net group 1                               55.47%  50878.86 sec  50879.01 sec  0.15 sec  0.15 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Generate topology                        4.18%  50878.86 sec  50878.87 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1a                                 9.69%  50878.88 sec  50878.90 sec  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Pattern routing (1T)                   8.14%  50878.88 sec  50878.90 sec  0.02 sec  0.02 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Add via demand to 2D                   1.40%  50878.90 sec  50878.90 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1b                                 2.75%  50878.90 sec  50878.91 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1c                                 0.00%  50878.91 sec  50878.91 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1d                                 0.00%  50878.91 sec  50878.91 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1e                                 0.06%  50878.91 sec  50878.91 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Route legalization                     0.00%  50878.91 sec  50878.91 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)       | | | +-Phase 1l                                36.11%  50878.91 sec  50879.01 sec  0.10 sec  0.10 sec 
[09/22 09:16:35   1236s] (I)       | | | | +-Layer assignment (1T)                 35.65%  50878.91 sec  50879.01 sec  0.09 sec  0.09 sec 
[09/22 09:16:35   1236s] (I)       | +-Export cong map                              2.28%  50879.01 sec  50879.02 sec  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)       | | +-Export 2D cong map                         0.58%  50879.01 sec  50879.02 sec  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)      ====================== Summary by functions ======================
[09/22 09:16:35   1236s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:16:35   1236s] (I)      ------------------------------------------------------------------
[09/22 09:16:35   1236s] (I)        0  Early Global Route               100.00%  0.27 sec  0.26 sec 
[09/22 09:16:35   1236s] (I)        1  Early Global Route kernel         98.62%  0.26 sec  0.26 sec 
[09/22 09:16:35   1236s] (I)        2  Global Routing                    59.15%  0.16 sec  0.16 sec 
[09/22 09:16:35   1236s] (I)        2  Import and model                  35.10%  0.09 sec  0.09 sec 
[09/22 09:16:35   1236s] (I)        2  Export cong map                    2.28%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        3  Net group 1                       55.47%  0.15 sec  0.15 sec 
[09/22 09:16:35   1236s] (I)        3  Create route DB                   20.70%  0.06 sec  0.05 sec 
[09/22 09:16:35   1236s] (I)        3  Create place DB                   12.41%  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)        3  Initialization                     1.74%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        3  Create route kernel                1.40%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        3  Export 2D cong map                 0.58%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1l                          36.11%  0.10 sec  0.10 sec 
[09/22 09:16:35   1236s] (I)        4  Import route data (1T)            20.60%  0.05 sec  0.05 sec 
[09/22 09:16:35   1236s] (I)        4  Import place data                 12.39%  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1a                           9.69%  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)        4  Generate topology                  4.18%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1b                           2.75%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Layer assignment (1T)             35.65%  0.09 sec  0.09 sec 
[09/22 09:16:35   1236s] (I)        5  Read nets                         11.34%  0.03 sec  0.03 sec 
[09/22 09:16:35   1236s] (I)        5  Pattern routing (1T)               8.14%  0.02 sec  0.02 sec 
[09/22 09:16:35   1236s] (I)        5  Model blockage capacity            4.99%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        5  Read instances and placement       2.70%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        5  Read blockages ( Layer 2-11 )      1.47%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Add via demand to 2D               1.40%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Set up via pillars                 1.11%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Initialize 3D grid graph           0.22%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Initialize 3D capacity             4.76%  0.01 sec  0.01 sec 
[09/22 09:16:35   1236s] (I)        6  Read instance blockages            0.91%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read PG blockages                  0.32%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] (I)        7  Allocate memory for PG via list    0.11%  0.00 sec  0.00 sec 
[09/22 09:16:35   1236s] Running post-eGR process
[09/22 09:16:35   1236s] OPERPROF: Starting HotSpotCal at level 1, MEM:4262.8M, EPOCH TIME: 1758546995.657346
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:16:35   1236s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:16:35   1236s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4262.8M, EPOCH TIME: 1758546995.659088
[09/22 09:16:35   1236s] [hotspot] Hotspot report including placement blocked areas
[09/22 09:16:35   1236s] OPERPROF: Starting HotSpotCal at level 1, MEM:4262.8M, EPOCH TIME: 1758546995.659274
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:16:35   1236s] [hotspot] +------------+---------------+---------------+
[09/22 09:16:35   1236s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:16:35   1236s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:16:35   1236s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4262.8M, EPOCH TIME: 1758546995.660712
[09/22 09:16:35   1236s] Reported timing to dir ./timingReports
[09/22 09:16:35   1236s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 3256.5M, totSessionCpu=0:20:36 **
[09/22 09:16:35   1236s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4245.3M, EPOCH TIME: 1758546995.721075
[09/22 09:16:35   1236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:35   1236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:35   1236s] 
[09/22 09:16:35   1236s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:16:35   1236s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:16:35   1236s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4245.3M, EPOCH TIME: 1758546995.736426
[09/22 09:16:35   1236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:35   1236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:35   1236s] 
[09/22 09:16:35   1236s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:16:35   1236s] 
[09/22 09:16:35   1236s] TimeStamp Deleting Cell Server End ...
[09/22 09:16:36   1236s] Starting delay calculation for Hold views
[09/22 09:16:36   1236s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:16:36   1236s] #################################################################################
[09/22 09:16:36   1236s] # Design Stage: PreRoute
[09/22 09:16:36   1236s] # Design Name: mytop
[09/22 09:16:36   1236s] # Design Mode: 90nm
[09/22 09:16:36   1236s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:16:36   1236s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:16:36   1236s] # Signoff Settings: SI Off 
[09/22 09:16:36   1236s] #################################################################################
[09/22 09:16:36   1236s] Calculate delays in BcWc mode...
[09/22 09:16:36   1236s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:16:36   1236s] Start delay calculation (fullDC) (1 T). (MEM=3295.71)
[09/22 09:16:36   1236s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:16:36   1236s] End AAE Lib Interpolated Model. (MEM=3295.710938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:38   1238s] Total number of fetched objects 21492
[09/22 09:16:38   1238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:38   1238s] End delay calculation. (MEM=3299.79 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:16:38   1238s] End delay calculation (fullDC). (MEM=3299.79 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:16:38   1238s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:16:38   1238s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:20:39 mem=4228.8M)
[09/22 09:16:38   1239s] Starting delay calculation for Setup views
[09/22 09:16:39   1239s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:16:39   1239s] #################################################################################
[09/22 09:16:39   1239s] # Design Stage: PreRoute
[09/22 09:16:39   1239s] # Design Name: mytop
[09/22 09:16:39   1239s] # Design Mode: 90nm
[09/22 09:16:39   1239s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:16:39   1239s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:16:39   1239s] # Signoff Settings: SI Off 
[09/22 09:16:39   1239s] #################################################################################
[09/22 09:16:39   1239s] Calculate delays in BcWc mode...
[09/22 09:16:39   1239s] Topological Sorting (REAL = 0:00:00.0, MEM = 4228.8M, InitMEM = 4228.8M)
[09/22 09:16:39   1239s] Start delay calculation (fullDC) (1 T). (MEM=3291.76)
[09/22 09:16:39   1239s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:16:39   1239s] End AAE Lib Interpolated Model. (MEM=3291.761719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:41   1241s] Total number of fetched objects 21492
[09/22 09:16:41   1241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:16:41   1241s] End delay calculation. (MEM=3295.46 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:16:41   1241s] End delay calculation (fullDC). (MEM=3295.46 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:16:41   1241s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:16:41   1241s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:42 mem=4228.8M)
[09/22 09:16:42   1242s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:16:42   1242s] *** Final Summary (holdfix) CPU=0:00:06.1, REAL=0:00:07.0, MEM=4244.8M
[09/22 09:16:42   1242s] Begin: Collecting metrics
[09/22 09:16:42   1242s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:16:42   1242s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:16:42      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 0.8M
[09/22 09:16:42      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3294.1M, current mem=2587.9M)
[09/22 09:16:42      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2599.0M, current mem=2593.2M)
[09/22 09:16:42      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.8M
[09/22 09:16:42      0s] 
[09/22 09:16:42      0s] =============================================================================================
[09/22 09:16:42      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.34-s088_1
[09/22 09:16:42      0s] =============================================================================================
[09/22 09:16:42      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:16:42      0s] ---------------------------------------------------------------------------------------------
[09/22 09:16:42      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:42      0s] ---------------------------------------------------------------------------------------------
[09/22 09:16:42      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:42      0s] ---------------------------------------------------------------------------------------------

[09/22 09:16:42   1242s]  
_______________________________________________________________________
[09/22 09:16:42   1242s]  ----------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:16:42   1242s] | Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/22 09:16:42   1242s] |                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:16:42   1242s] |-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[09/22 09:16:42   1242s] | initial_summary |     0.046 |    0.046 |           |        0 |       77.80 |            |              | 0:00:07  |        4290 |    0 |   0 |
[09/22 09:16:42   1242s] | hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 |            |              | 0:00:02  |        4263 |      |     |
[09/22 09:16:42   1242s] | global_route    |           |          |           |          |             |            |              | 0:00:00  |        4263 |      |     |
[09/22 09:16:42   1242s] | final_summary   |     0.046 |    0.046 |           |        0 |       77.80 |       0.00 |         0.00 | 0:00:07  |        4245 |    0 |   0 |
[09/22 09:16:42   1242s]  ----------------------------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:16:42   1242s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3294.1M, current mem=3282.6M)

[09/22 09:16:42   1242s] End: Collecting metrics
[09/22 09:16:42   1242s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 3282.6M, totSessionCpu=0:20:43 **
[09/22 09:16:42   1242s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:16:42   1242s] *** Finished optDesign ***
[09/22 09:16:42   1242s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:16:42   1242s] UM:*                                                                   final
[09/22 09:16:42   1242s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:16:42   1242s] UM:*                                                                   opt_design_postcts_hold
[09/22 09:16:42   1242s] Info: Summary of CRR changes:
[09/22 09:16:42   1242s]       - Timing transform commits:       0
[09/22 09:16:42   1242s] Info: Destroy the CCOpt slew target map.
[09/22 09:16:42   1242s] *** Message Summary: 0 warning(s), 0 error(s)
[09/22 09:16:42   1242s] 
[09/22 09:16:42   1242s] clean pInstBBox. size 0
[09/22 09:16:42   1242s] Cell mytop LLGs are deleted
[09/22 09:16:42   1242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:42   1242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:16:42   1242s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:16:42   1242s] *** optDesign #3 [finish] () : cpu/real = 0:00:18.3/0:00:19.0 (1.0), totSession cpu/real = 0:20:42.7/15:03:19.3 (0.0), mem = 4244.8M
[09/22 09:16:42   1242s] 
[09/22 09:16:42   1242s] =============================================================================================
[09/22 09:16:42   1242s]  Final TAT Report : optDesign #3                                                23.34-s088_1
[09/22 09:16:42   1242s] =============================================================================================
[09/22 09:16:42   1242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:16:42   1242s] ---------------------------------------------------------------------------------------------
[09/22 09:16:42   1242s] [ InitOpt                ]      1   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:16:42   1242s] [ HoldOpt                ]      1   0:00:01.0  (   5.1 % )     0:00:01.7 /  0:00:01.7    1.0
[09/22 09:16:42   1242s] [ ViewPruning            ]      9   0:00:00.6  (   3.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:16:42   1242s] [ BuildHoldData          ]      1   0:00:02.8  (  14.9 % )     0:00:07.2 /  0:00:07.1    1.0
[09/22 09:16:42   1242s] [ OptSummaryReport       ]      5   0:00:00.8  (   4.1 % )     0:00:06.7 /  0:00:06.4    1.0
[09/22 09:16:42   1242s] [ MetricReport           ]      4   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.6    0.6
[09/22 09:16:42   1242s] [ DrvReport              ]      2   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:00.4    0.6
[09/22 09:16:42   1242s] [ SlackTraversorInit     ]      8   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.1
[09/22 09:16:42   1242s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[09/22 09:16:42   1242s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:16:42   1242s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:16:42   1242s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:16:42   1242s] [ RefinePlace            ]      1   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:16:42   1242s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:16:42   1242s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:42   1242s] [ UpdateTimingGraph      ]     12   0:00:00.3  (   1.6 % )     0:00:07.8 /  0:00:07.8    1.0
[09/22 09:16:42   1242s] [ FullDelayCalc          ]      3   0:00:06.4  (  33.9 % )     0:00:06.4 /  0:00:06.5    1.0
[09/22 09:16:42   1242s] [ TimingUpdate           ]     30   0:00:02.2  (  11.3 % )     0:00:02.2 /  0:00:02.1    1.0
[09/22 09:16:42   1242s] [ TimingReport           ]      7   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:16:42   1242s] [ GenerateReports        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:16:42   1242s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:16:42   1242s] [ MISC                   ]          0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.4    0.9
[09/22 09:16:42   1242s] ---------------------------------------------------------------------------------------------
[09/22 09:16:42   1242s]  optDesign #3 TOTAL                 0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:18.3    1.0
[09/22 09:16:42   1242s] ---------------------------------------------------------------------------------------------
[09/22 09:17:36   1243s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:17:36   1243s] <CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
[09/22 09:17:36   1243s] #optDebug: fT-S <1 1 0 0 0>
[09/22 09:17:36   1243s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:20:43.7/15:04:13.1 (0.0), mem = 4244.8M
[09/22 09:17:36   1243s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:17:36   1243s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[09/22 09:17:36   1243s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4235.3M, EPOCH TIME: 1758547056.689257
[09/22 09:17:36   1243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1243s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4235.3M, EPOCH TIME: 1758547056.689339
[09/22 09:17:36   1243s] Start to check current routing status for nets...
[09/22 09:17:36   1243s] All nets are already routed correctly.
[09/22 09:17:36   1243s] End to check current routing status for nets (mem=4235.3M)
[09/22 09:17:36   1243s] Effort level <high> specified for reg2reg path_group
[09/22 09:17:36   1244s] Cell mytop LLGs are deleted
[09/22 09:17:36   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4235.3M, EPOCH TIME: 1758547056.934901
[09/22 09:17:36   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4235.3M, EPOCH TIME: 1758547056.935754
[09/22 09:17:36   1244s] Max number of tech site patterns supported in site array is 256.
[09/22 09:17:36   1244s] Core basic site is CoreSite
[09/22 09:17:36   1244s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:17:36   1244s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:17:36   1244s] Fast DP-INIT is on for default
[09/22 09:17:36   1244s] Atter site array init, number of instance map data is 0.
[09/22 09:17:36   1244s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4235.3M, EPOCH TIME: 1758547056.950970
[09/22 09:17:36   1244s] 
[09/22 09:17:36   1244s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:17:36   1244s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:17:36   1244s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.018, MEM:4235.3M, EPOCH TIME: 1758547056.952454
[09/22 09:17:36   1244s] Cell mytop LLGs are deleted
[09/22 09:17:36   1244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:36   1244s] Starting delay calculation for Setup views
[09/22 09:17:37   1244s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:17:37   1244s] #################################################################################
[09/22 09:17:37   1244s] # Design Stage: PreRoute
[09/22 09:17:37   1244s] # Design Name: mytop
[09/22 09:17:37   1244s] # Design Mode: 90nm
[09/22 09:17:37   1244s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:17:37   1244s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:17:37   1244s] # Signoff Settings: SI Off 
[09/22 09:17:37   1244s] #################################################################################
[09/22 09:17:37   1244s] Calculate delays in BcWc mode...
[09/22 09:17:37   1244s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:17:37   1244s] Start delay calculation (fullDC) (1 T). (MEM=3183.14)
[09/22 09:17:37   1244s] End AAE Lib Interpolated Model. (MEM=3183.140625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:17:39   1246s] Total number of fetched objects 21492
[09/22 09:17:39   1246s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:17:39   1246s] End delay calculation. (MEM=3191.54 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:17:39   1246s] End delay calculation (fullDC). (MEM=3191.54 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:17:39   1246s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:17:39   1246s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:20:47 mem=4228.8M)
[09/22 09:17:39   1246s] Generating machine readable timing report  timingReports/mytop_preCTS.btarpt.gz
[09/22 09:17:40   1247s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.057  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:17:40   1247s] Reported timing to dir timingReports
[09/22 09:17:40   1247s] Total CPU time: 3.41 sec
[09/22 09:17:40   1247s] Total Real time: 4.0 sec
[09/22 09:17:40   1247s] Total Memory Usage: 4252.816406 Mbytes
[09/22 09:17:40   1247s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:17:40   1247s] *** timeDesign #5 [finish] () : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:20:47.1/15:04:16.8 (0.0), mem = 4252.8M
[09/22 09:17:40   1247s] 
[09/22 09:17:40   1247s] =============================================================================================
[09/22 09:17:40   1247s]  Final TAT Report : timeDesign #5                                               23.34-s088_1
[09/22 09:17:40   1247s] =============================================================================================
[09/22 09:17:40   1247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:17:40   1247s] ---------------------------------------------------------------------------------------------
[09/22 09:17:40   1247s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:17:40   1247s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:03.4 /  0:00:03.1    0.9
[09/22 09:17:40   1247s] [ DrvReport              ]      1   0:00:00.6  (  16.9 % )     0:00:00.6 /  0:00:00.3    0.5
[09/22 09:17:40   1247s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   3.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/22 09:17:40   1247s] [ FullDelayCalc          ]      1   0:00:02.3  (  61.1 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:17:40   1247s] [ TimingUpdate           ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:17:40   1247s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:17:40   1247s] [ GenerateReports        ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:17:40   1247s] [ MISC                   ]          0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:17:40   1247s] ---------------------------------------------------------------------------------------------
[09/22 09:17:40   1247s]  timeDesign #5 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.4    0.9
[09/22 09:17:40   1247s] ---------------------------------------------------------------------------------------------
[09/22 09:17:46   1247s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:17:46   1247s] <CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
[09/22 09:17:46   1247s] *** timeDesign #6 [begin] () : totSession cpu/real = 0:20:47.2/15:04:22.8 (0.0), mem = 4252.8M
[09/22 09:17:46   1247s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:17:46   1247s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4243.3M, EPOCH TIME: 1758547066.371670
[09/22 09:17:46   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758547066.371757
[09/22 09:17:46   1247s] Start to check current routing status for nets...
[09/22 09:17:46   1247s] All nets are already routed correctly.
[09/22 09:17:46   1247s] End to check current routing status for nets (mem=4243.3M)
[09/22 09:17:46   1247s] Effort level <high> specified for reg2reg path_group
[09/22 09:17:46   1247s] Cell mytop LLGs are deleted
[09/22 09:17:46   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758547066.605376
[09/22 09:17:46   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4243.3M, EPOCH TIME: 1758547066.606163
[09/22 09:17:46   1247s] Max number of tech site patterns supported in site array is 256.
[09/22 09:17:46   1247s] Core basic site is CoreSite
[09/22 09:17:46   1247s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:17:46   1247s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:17:46   1247s] Fast DP-INIT is on for default
[09/22 09:17:46   1247s] Atter site array init, number of instance map data is 0.
[09/22 09:17:46   1247s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4243.3M, EPOCH TIME: 1758547066.620861
[09/22 09:17:46   1247s] 
[09/22 09:17:46   1247s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:17:46   1247s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:17:46   1247s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4243.3M, EPOCH TIME: 1758547066.622332
[09/22 09:17:46   1247s] Cell mytop LLGs are deleted
[09/22 09:17:46   1247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:17:46   1247s] Starting delay calculation for Hold views
[09/22 09:17:46   1247s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:17:46   1247s] #################################################################################
[09/22 09:17:46   1247s] # Design Stage: PreRoute
[09/22 09:17:46   1247s] # Design Name: mytop
[09/22 09:17:46   1247s] # Design Mode: 90nm
[09/22 09:17:46   1247s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:17:46   1247s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:17:46   1247s] # Signoff Settings: SI Off 
[09/22 09:17:46   1247s] #################################################################################
[09/22 09:17:46   1247s] Calculate delays in BcWc mode...
[09/22 09:17:46   1247s] Topological Sorting (REAL = 0:00:00.0, MEM = 4252.8M, InitMEM = 4252.8M)
[09/22 09:17:46   1247s] Start delay calculation (fullDC) (1 T). (MEM=3185.49)
[09/22 09:17:46   1247s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:17:46   1247s] End AAE Lib Interpolated Model. (MEM=3185.488281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:17:48   1249s] Total number of fetched objects 21492
[09/22 09:17:48   1249s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:17:48   1249s] End delay calculation. (MEM=3194.11 CPU=0:00:01.8 REAL=0:00:01.0)
[09/22 09:17:48   1249s] End delay calculation (fullDC). (MEM=3194.11 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:17:48   1249s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:17:48   1249s] Turning on fast DC mode.
[09/22 09:17:49   1250s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:20:50 mem=4228.8M)
[09/22 09:17:49   1250s] Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz
[09/22 09:17:49   1250s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:17:49   1250s] Reported timing to dir timingReports
[09/22 09:17:49   1250s] Total CPU time: 3.0 sec
[09/22 09:17:49   1250s] Total Real time: 3.0 sec
[09/22 09:17:49   1250s] Total Memory Usage: 4227.300781 Mbytes
[09/22 09:17:49   1250s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:17:49   1250s] *** timeDesign #6 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:50.2/15:04:25.8 (0.0), mem = 4227.3M
[09/22 09:17:49   1250s] 
[09/22 09:17:49   1250s] =============================================================================================
[09/22 09:17:49   1250s]  Final TAT Report : timeDesign #6                                               23.34-s088_1
[09/22 09:17:49   1250s] =============================================================================================
[09/22 09:17:49   1250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:17:49   1250s] ---------------------------------------------------------------------------------------------
[09/22 09:17:49   1250s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:17:49   1250s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:02.7 /  0:00:02.6    1.0
[09/22 09:17:49   1250s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.8 % )     0:00:02.5 /  0:00:02.5    1.0
[09/22 09:17:49   1250s] [ FullDelayCalc          ]      1   0:00:02.3  (  76.6 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:17:49   1250s] [ TimingUpdate           ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:17:49   1250s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:17:49   1250s] [ GenerateReports        ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:17:49   1250s] [ MISC                   ]          0:00:00.4  (  12.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:17:49   1250s] ---------------------------------------------------------------------------------------------
[09/22 09:17:49   1250s]  timeDesign #6 TOTAL                0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[09/22 09:17:49   1250s] ---------------------------------------------------------------------------------------------
[09/22 09:18:11   1250s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:18:11   1250s] <CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
[09/22 09:18:11   1250s] *** timeDesign #7 [begin] () : totSession cpu/real = 0:20:50.6/15:04:48.1 (0.0), mem = 4227.3M
[09/22 09:18:11   1250s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:18:11   1250s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4227.3M, EPOCH TIME: 1758547091.710206
[09/22 09:18:11   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4227.3M, EPOCH TIME: 1758547091.710280
[09/22 09:18:11   1250s] Start to check current routing status for nets...
[09/22 09:18:11   1250s] All nets are already routed correctly.
[09/22 09:18:11   1250s] End to check current routing status for nets (mem=4227.3M)
[09/22 09:18:11   1250s] Effort level <high> specified for reg2reg path_group
[09/22 09:18:11   1250s] Cell mytop LLGs are deleted
[09/22 09:18:11   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4227.3M, EPOCH TIME: 1758547091.942221
[09/22 09:18:11   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4227.3M, EPOCH TIME: 1758547091.943003
[09/22 09:18:11   1250s] Max number of tech site patterns supported in site array is 256.
[09/22 09:18:11   1250s] Core basic site is CoreSite
[09/22 09:18:11   1250s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:18:11   1250s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:18:11   1250s] Fast DP-INIT is on for default
[09/22 09:18:11   1250s] Atter site array init, number of instance map data is 0.
[09/22 09:18:11   1250s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4227.3M, EPOCH TIME: 1758547091.957727
[09/22 09:18:11   1250s] 
[09/22 09:18:11   1250s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:11   1250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:11   1250s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4227.3M, EPOCH TIME: 1758547091.959164
[09/22 09:18:11   1250s] Cell mytop LLGs are deleted
[09/22 09:18:11   1250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:11   1250s] Starting delay calculation for Hold views
[09/22 09:18:11   1250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:18:11   1250s] #################################################################################
[09/22 09:18:11   1250s] # Design Stage: PreRoute
[09/22 09:18:11   1250s] # Design Name: mytop
[09/22 09:18:11   1250s] # Design Mode: 90nm
[09/22 09:18:11   1250s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:18:11   1250s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:18:11   1250s] # Signoff Settings: SI Off 
[09/22 09:18:11   1250s] #################################################################################
[09/22 09:18:12   1251s] Calculate delays in BcWc mode...
[09/22 09:18:12   1251s] Topological Sorting (REAL = 0:00:00.0, MEM = 4236.8M, InitMEM = 4236.8M)
[09/22 09:18:12   1251s] Start delay calculation (fullDC) (1 T). (MEM=3187.06)
[09/22 09:18:12   1251s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:18:12   1251s] End AAE Lib Interpolated Model. (MEM=3187.062500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:14   1253s] Total number of fetched objects 21492
[09/22 09:18:14   1253s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:14   1253s] End delay calculation. (MEM=3198.07 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:18:14   1253s] End delay calculation (fullDC). (MEM=3198.07 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:18:14   1253s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 4228.8M) ***
[09/22 09:18:14   1253s] Turning on fast DC mode.
[09/22 09:18:14   1253s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:20:53 mem=4228.8M)
[09/22 09:18:14   1253s] Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz
[09/22 09:18:14   1253s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:18:14   1253s] Reported timing to dir timingReports
[09/22 09:18:14   1253s] Total CPU time: 2.95 sec
[09/22 09:18:14   1253s] Total Real time: 3.0 sec
[09/22 09:18:14   1253s] Total Memory Usage: 4227.300781 Mbytes
[09/22 09:18:14   1253s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:18:14   1253s] *** timeDesign #7 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:53.5/15:04:51.1 (0.0), mem = 4227.3M
[09/22 09:18:14   1253s] 
[09/22 09:18:14   1253s] =============================================================================================
[09/22 09:18:14   1253s]  Final TAT Report : timeDesign #7                                               23.34-s088_1
[09/22 09:18:14   1253s] =============================================================================================
[09/22 09:18:14   1253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:14   1253s] ---------------------------------------------------------------------------------------------
[09/22 09:18:14   1253s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:14   1253s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:02.7 /  0:00:02.6    1.0
[09/22 09:18:14   1253s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.7 % )     0:00:02.5 /  0:00:02.5    1.0
[09/22 09:18:14   1253s] [ FullDelayCalc          ]      1   0:00:02.3  (  77.3 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:18:14   1253s] [ TimingUpdate           ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:18:14   1253s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:18:14   1253s] [ GenerateReports        ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:18:14   1253s] [ MISC                   ]          0:00:00.3  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:18:14   1253s] ---------------------------------------------------------------------------------------------
[09/22 09:18:14   1253s]  timeDesign #7 TOTAL                0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[09/22 09:18:14   1253s] ---------------------------------------------------------------------------------------------
[09/22 09:18:25   1253s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/22 09:18:25   1253s] <CMD> optDesign -postCTS -hold
[09/22 09:18:25   1253s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3153.5M, totSessionCpu=0:20:54 **
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] Active Setup views: worst_case 
[09/22 09:18:25   1253s] *** optDesign #4 [begin] () : totSession cpu/real = 0:20:53.8/15:05:02.0 (0.0), mem = 4227.3M
[09/22 09:18:25   1253s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:18:25   1253s] GigaOpt running with 1 threads.
[09/22 09:18:25   1253s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:20:53.8/15:05:02.0 (0.0), mem = 4227.3M
[09/22 09:18:25   1253s] **INFO: User settings:
[09/22 09:18:25   1253s] setExtractRCMode -engine                                       preRoute
[09/22 09:18:25   1253s] setUsefulSkewMode -opt_skew_eco_route                          false
[09/22 09:18:25   1253s] setDelayCalMode -enable_high_fanout                            true
[09/22 09:18:25   1253s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[09/22 09:18:25   1253s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[09/22 09:18:25   1253s] setDelayCalMode -engine                                        aae
[09/22 09:18:25   1253s] setDelayCalMode -ignoreNetLoad                                 false
[09/22 09:18:25   1253s] setDelayCalMode -socv_accuracy_mode                            low
[09/22 09:18:25   1253s] setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
[09/22 09:18:25   1253s] setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
[09/22 09:18:25   1253s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
[09/22 09:18:25   1253s] setOptMode -opt_drv_margin                                     0
[09/22 09:18:25   1253s] setOptMode -opt_drv_fix_max_cap                                true
[09/22 09:18:25   1253s] setOptMode -opt_drv                                            true
[09/22 09:18:25   1253s] setOptMode -opt_fix_fanout_load                                false
[09/22 09:18:25   1253s] setOptMode -opt_drv_fix_max_tran                               true
[09/22 09:18:25   1253s] setOptMode -opt_resize_flip_flops                              true
[09/22 09:18:25   1253s] setOptMode -opt_preserve_all_sequential                        false
[09/22 09:18:25   1253s] setOptMode -opt_setup_target_slack                             0
[09/22 09:18:25   1253s] setPlaceMode -place_design_floorplan_mode                      false
[09/22 09:18:25   1253s] setAnalysisMode -checkType                                     setup
[09/22 09:18:25   1253s] setAnalysisMode -clkSrcPath                                    true
[09/22 09:18:25   1253s] setAnalysisMode -clockPropagation                              forcedIdeal
[09/22 09:18:25   1253s] setAnalysisMode -skew                                          true
[09/22 09:18:25   1253s] setAnalysisMode -usefulSkew                                    true
[09/22 09:18:25   1253s] setAnalysisMode -virtualIPO                                    false
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:18:25   1253s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:25   1253s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:25   1253s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:25   1253s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:25   1253s] Summary for sequential cells identification: 
[09/22 09:18:25   1253s]   Identified SBFF number: 104
[09/22 09:18:25   1253s]   Identified MBFF number: 0
[09/22 09:18:25   1253s]   Identified SB Latch number: 8
[09/22 09:18:25   1253s]   Identified MB Latch number: 0
[09/22 09:18:25   1253s]   Not identified SBFF number: 16
[09/22 09:18:25   1253s]   Not identified MBFF number: 0
[09/22 09:18:25   1253s]   Not identified SB Latch number: 8
[09/22 09:18:25   1253s]   Not identified MB Latch number: 0
[09/22 09:18:25   1253s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:25   1253s]  Visiting view : worst_case
[09/22 09:18:25   1253s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:25   1253s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:25   1253s]  Visiting view : best_case
[09/22 09:18:25   1253s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:25   1253s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:25   1253s] TLC MultiMap info (StdDelay):
[09/22 09:18:25   1253s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:25   1253s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:25   1253s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:25   1253s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:25   1253s]  Setting StdDelay to: 36.8ps
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:25   1253s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:18:25   1253s] OPERPROF: Starting DPlace-Init at level 1, MEM:4227.3M, EPOCH TIME: 1758547105.777584
[09/22 09:18:25   1253s] Processing tracks to init pin-track alignment.
[09/22 09:18:25   1253s] z: 2, totalTracks: 1
[09/22 09:18:25   1253s] z: 4, totalTracks: 1
[09/22 09:18:25   1253s] z: 6, totalTracks: 1
[09/22 09:18:25   1253s] z: 8, totalTracks: 1
[09/22 09:18:25   1253s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:18:25   1253s] Cell mytop LLGs are deleted
[09/22 09:18:25   1253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1253s] # Building mytop llgBox search-tree.
[09/22 09:18:25   1253s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4227.3M, EPOCH TIME: 1758547105.784522
[09/22 09:18:25   1253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1253s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4227.3M, EPOCH TIME: 1758547105.785500
[09/22 09:18:25   1253s] Max number of tech site patterns supported in site array is 256.
[09/22 09:18:25   1253s] Core basic site is CoreSite
[09/22 09:18:25   1253s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:18:25   1253s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:18:25   1253s] Fast DP-INIT is on for default
[09/22 09:18:25   1253s] Keep-away cache is enable on metals: 1-11
[09/22 09:18:25   1253s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:18:25   1253s] Atter site array init, number of instance map data is 0.
[09/22 09:18:25   1253s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4227.3M, EPOCH TIME: 1758547105.800532
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:25   1253s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:25   1253s] OPERPROF:     Starting CMU at level 3, MEM:4227.3M, EPOCH TIME: 1758547105.801550
[09/22 09:18:25   1253s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4227.3M, EPOCH TIME: 1758547105.802187
[09/22 09:18:25   1253s] 
[09/22 09:18:25   1253s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:18:25   1253s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.019, MEM:4227.3M, EPOCH TIME: 1758547105.803057
[09/22 09:18:25   1253s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4227.3M, EPOCH TIME: 1758547105.803093
[09/22 09:18:25   1253s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4227.3M, EPOCH TIME: 1758547105.803183
[09/22 09:18:25   1253s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4227.3MB).
[09/22 09:18:25   1253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:4227.3M, EPOCH TIME: 1758547105.806286
[09/22 09:18:25   1253s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4227.3M, EPOCH TIME: 1758547105.806385
[09/22 09:18:25   1253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:25   1254s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:4227.3M, EPOCH TIME: 1758547105.838621
[09/22 09:18:25   1254s] 
[09/22 09:18:25   1254s] Creating Lib Analyzer ...
[09/22 09:18:25   1254s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:18:25   1254s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:18:25   1254s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:18:25   1254s] 
[09/22 09:18:25   1254s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:18:26   1254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:54 mem=4243.3M
[09/22 09:18:26   1254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:54 mem=4243.3M
[09/22 09:18:26   1254s] Creating Lib Analyzer, finished. 
[09/22 09:18:26   1254s] Turning off fast DC mode.
[09/22 09:18:26   1254s] **INFO: Using Advanced Metric Collection system.
[09/22 09:18:26   1254s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3178.4M, totSessionCpu=0:20:54 **
[09/22 09:18:26   1254s] #optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
[09/22 09:18:26   1254s] *** optDesign -postCTS ***
[09/22 09:18:26   1254s] DRC Margin: user margin 0.0
[09/22 09:18:26   1254s] Hold Target Slack: user slack 0
[09/22 09:18:26   1254s] Setup Target Slack: user slack 0;
[09/22 09:18:26   1254s] setUsefulSkewMode -opt_skew_eco_route false
[09/22 09:18:26   1254s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/22 09:18:26   1254s] Type 'man IMPOPT-3195' for more detail.
[09/22 09:18:26   1254s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758547106.336969
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:26   1254s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:26   1254s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4243.3M, EPOCH TIME: 1758547106.352576
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:26   1254s] Deleting Lib Analyzer.
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:26   1254s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:26   1254s] Summary for sequential cells identification: 
[09/22 09:18:26   1254s]   Identified SBFF number: 104
[09/22 09:18:26   1254s]   Identified MBFF number: 0
[09/22 09:18:26   1254s]   Identified SB Latch number: 8
[09/22 09:18:26   1254s]   Identified MB Latch number: 0
[09/22 09:18:26   1254s]   Not identified SBFF number: 16
[09/22 09:18:26   1254s]   Not identified MBFF number: 0
[09/22 09:18:26   1254s]   Not identified SB Latch number: 8
[09/22 09:18:26   1254s]   Not identified MB Latch number: 0
[09/22 09:18:26   1254s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:26   1254s]  Visiting view : worst_case
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:26   1254s]  Visiting view : best_case
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:26   1254s] TLC MultiMap info (StdDelay):
[09/22 09:18:26   1254s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:26   1254s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:26   1254s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:26   1254s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:26   1254s]  Setting StdDelay to: 36.8ps
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:26   1254s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4243.3M, EPOCH TIME: 1758547106.431177
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] Cell mytop LLGs are deleted
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758547106.431336
[09/22 09:18:26   1254s] Start to check current routing status for nets...
[09/22 09:18:26   1254s] All nets are already routed correctly.
[09/22 09:18:26   1254s] End to check current routing status for nets (mem=4243.3M)
[09/22 09:18:26   1254s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:20:54.7/15:05:02.9 (0.0), mem = 4243.3M
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] =============================================================================================
[09/22 09:18:26   1254s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.34-s088_1
[09/22 09:18:26   1254s] =============================================================================================
[09/22 09:18:26   1254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:26   1254s] ---------------------------------------------------------------------------------------------
[09/22 09:18:26   1254s] [ CellServerInit         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:18:26   1254s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  46.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:18:26   1254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:26   1254s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:26   1254s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:18:26   1254s] [ MISC                   ]          0:00:00.4  (  48.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:18:26   1254s] ---------------------------------------------------------------------------------------------
[09/22 09:18:26   1254s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:18:26   1254s] ---------------------------------------------------------------------------------------------
[09/22 09:18:26   1254s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:18:26   1254s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:55 mem=4243.3M
[09/22 09:18:26   1254s] OPERPROF: Starting DPlace-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758547106.481544
[09/22 09:18:26   1254s] Processing tracks to init pin-track alignment.
[09/22 09:18:26   1254s] z: 2, totalTracks: 1
[09/22 09:18:26   1254s] z: 4, totalTracks: 1
[09/22 09:18:26   1254s] z: 6, totalTracks: 1
[09/22 09:18:26   1254s] z: 8, totalTracks: 1
[09/22 09:18:26   1254s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:18:26   1254s] Cell mytop LLGs are deleted
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] # Building mytop llgBox search-tree.
[09/22 09:18:26   1254s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4243.3M, EPOCH TIME: 1758547106.487261
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4243.3M, EPOCH TIME: 1758547106.488265
[09/22 09:18:26   1254s] Max number of tech site patterns supported in site array is 256.
[09/22 09:18:26   1254s] Core basic site is CoreSite
[09/22 09:18:26   1254s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:18:26   1254s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:18:26   1254s] Fast DP-INIT is on for default
[09/22 09:18:26   1254s] Keep-away cache is enable on metals: 1-11
[09/22 09:18:26   1254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:18:26   1254s] Atter site array init, number of instance map data is 0.
[09/22 09:18:26   1254s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4243.3M, EPOCH TIME: 1758547106.503125
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:26   1254s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:18:26   1254s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:4243.3M, EPOCH TIME: 1758547106.505111
[09/22 09:18:26   1254s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4243.3M, EPOCH TIME: 1758547106.505150
[09/22 09:18:26   1254s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758547106.505231
[09/22 09:18:26   1254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4243.3MB).
[09/22 09:18:26   1254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.025, MEM:4243.3M, EPOCH TIME: 1758547106.506371
[09/22 09:18:26   1254s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:55 mem=4243.3M
[09/22 09:18:26   1254s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4243.3M, EPOCH TIME: 1758547106.518444
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:26   1254s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:4243.3M, EPOCH TIME: 1758547106.549865
[09/22 09:18:26   1254s] GigaOpt Hold Optimizer is used
[09/22 09:18:26   1254s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/22 09:18:26   1254s] End AAE Lib Interpolated Model. (MEM=3177.382812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] Creating Lib Analyzer ...
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:26   1254s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:26   1254s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:26   1254s] Summary for sequential cells identification: 
[09/22 09:18:26   1254s]   Identified SBFF number: 104
[09/22 09:18:26   1254s]   Identified MBFF number: 0
[09/22 09:18:26   1254s]   Identified SB Latch number: 8
[09/22 09:18:26   1254s]   Identified MB Latch number: 0
[09/22 09:18:26   1254s]   Not identified SBFF number: 16
[09/22 09:18:26   1254s]   Not identified MBFF number: 0
[09/22 09:18:26   1254s]   Not identified SB Latch number: 8
[09/22 09:18:26   1254s]   Not identified MB Latch number: 0
[09/22 09:18:26   1254s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:26   1254s]  Visiting view : worst_case
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:26   1254s]  Visiting view : best_case
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:26   1254s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:26   1254s] TLC MultiMap info (StdDelay):
[09/22 09:18:26   1254s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:26   1254s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:26   1254s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:26   1254s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:26   1254s]  Setting StdDelay to: 36.8ps
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:26   1254s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:18:26   1254s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:18:26   1254s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:18:26   1254s] 
[09/22 09:18:26   1254s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:18:26   1255s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:55 mem=4243.3M
[09/22 09:18:26   1255s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:55 mem=4243.3M
[09/22 09:18:26   1255s] Creating Lib Analyzer, finished. 
[09/22 09:18:26   1255s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:55 mem=4243.3M ***
[09/22 09:18:26   1255s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:20:55.2/15:05:03.4 (0.0), mem = 4243.3M
[09/22 09:18:26   1255s] Effort level <high> specified for reg2reg path_group
[09/22 09:18:27   1255s] 
[09/22 09:18:27   1255s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:27   1255s] Deleting Lib Analyzer.
[09/22 09:18:27   1255s] 
[09/22 09:18:27   1255s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:27   1255s] Starting delay calculation for Hold views
[09/22 09:18:27   1255s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:18:27   1255s] #################################################################################
[09/22 09:18:27   1255s] # Design Stage: PreRoute
[09/22 09:18:27   1255s] # Design Name: mytop
[09/22 09:18:27   1255s] # Design Mode: 90nm
[09/22 09:18:27   1255s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:18:27   1255s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:18:27   1255s] # Signoff Settings: SI Off 
[09/22 09:18:27   1255s] #################################################################################
[09/22 09:18:27   1255s] Calculate delays in BcWc mode...
[09/22 09:18:27   1255s] Topological Sorting (REAL = 0:00:00.0, MEM = 4252.8M, InitMEM = 4252.8M)
[09/22 09:18:27   1255s] Start delay calculation (fullDC) (1 T). (MEM=3198.41)
[09/22 09:18:27   1255s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:18:27   1255s] End AAE Lib Interpolated Model. (MEM=3198.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:29   1257s] Total number of fetched objects 21492
[09/22 09:18:29   1257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:29   1257s] End delay calculation. (MEM=3206.6 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:18:29   1257s] End delay calculation (fullDC). (MEM=3206.6 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:18:29   1257s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:18:29   1258s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:20:58 mem=4228.8M)
[09/22 09:18:30   1258s] 
[09/22 09:18:30   1258s] Active hold views:
[09/22 09:18:30   1258s]  best_case
[09/22 09:18:30   1258s]   Dominating endpoints: 0
[09/22 09:18:30   1258s]   Dominating TNS: -0.000
[09/22 09:18:30   1258s] 
[09/22 09:18:30   1258s] Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:04.0 totSessionCpu=0:20:58 mem=4244.8M ***
[09/22 09:18:30   1258s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:20:58 mem=4244.8M ***
[09/22 09:18:30   1258s] Starting delay calculation for Setup views
[09/22 09:18:30   1258s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:18:30   1258s] #################################################################################
[09/22 09:18:30   1258s] # Design Stage: PreRoute
[09/22 09:18:30   1258s] # Design Name: mytop
[09/22 09:18:30   1258s] # Design Mode: 90nm
[09/22 09:18:30   1258s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:18:30   1258s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:18:30   1258s] # Signoff Settings: SI Off 
[09/22 09:18:30   1258s] #################################################################################
[09/22 09:18:30   1258s] Calculate delays in BcWc mode...
[09/22 09:18:30   1258s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:18:30   1258s] Start delay calculation (fullDC) (1 T). (MEM=3211.81)
[09/22 09:18:30   1258s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:18:30   1258s] End AAE Lib Interpolated Model. (MEM=3211.812500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:32   1260s] Total number of fetched objects 21492
[09/22 09:18:32   1260s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:32   1260s] End delay calculation. (MEM=3215.55 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:18:32   1260s] End delay calculation (fullDC). (MEM=3215.55 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:18:32   1260s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:18:32   1261s] 
[09/22 09:18:32   1261s] Creating Lib Analyzer ...
[09/22 09:18:32   1261s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:18:32   1261s] 
[09/22 09:18:32   1261s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:32   1261s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:32   1261s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:32   1261s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:32   1261s] Summary for sequential cells identification: 
[09/22 09:18:32   1261s]   Identified SBFF number: 104
[09/22 09:18:32   1261s]   Identified MBFF number: 0
[09/22 09:18:32   1261s]   Identified SB Latch number: 8
[09/22 09:18:32   1261s]   Identified MB Latch number: 0
[09/22 09:18:32   1261s]   Not identified SBFF number: 16
[09/22 09:18:32   1261s]   Not identified MBFF number: 0
[09/22 09:18:32   1261s]   Not identified SB Latch number: 8
[09/22 09:18:32   1261s]   Not identified MB Latch number: 0
[09/22 09:18:32   1261s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:32   1261s]  Visiting view : worst_case
[09/22 09:18:32   1261s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:32   1261s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:32   1261s]  Visiting view : best_case
[09/22 09:18:32   1261s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:32   1261s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:32   1261s] TLC MultiMap info (StdDelay):
[09/22 09:18:32   1261s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:32   1261s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:32   1261s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:32   1261s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:32   1261s]  Setting StdDelay to: 36.8ps
[09/22 09:18:32   1261s] 
[09/22 09:18:32   1261s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:33   1261s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:18:33   1261s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:18:33   1261s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:18:33   1261s] 
[09/22 09:18:33   1261s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:18:33   1261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:02 mem=4244.8M
[09/22 09:18:33   1261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:02 mem=4244.8M
[09/22 09:18:33   1261s] Creating Lib Analyzer, finished. 
[09/22 09:18:33   1262s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:21:02 mem=4244.8M)
[09/22 09:18:33   1262s] Done building cte setup timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:21:02 mem=4244.8M ***
[09/22 09:18:34   1262s] *info: category slack lower bound [L 0.0] default
[09/22 09:18:34   1262s] *info: category slack lower bound [H 0.0] reg2reg 
[09/22 09:18:34   1262s] --------------------------------------------------- 
[09/22 09:18:34   1262s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/22 09:18:34   1262s] --------------------------------------------------- 
[09/22 09:18:34   1262s]          WNS    reg2regWNS
[09/22 09:18:34   1262s]     0.046 ns      0.046 ns
[09/22 09:18:34   1262s] --------------------------------------------------- 
[09/22 09:18:34   1262s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:18:34   1262s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:35   1263s] Deleting Lib Analyzer.
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:35   1263s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:35   1263s] Summary for sequential cells identification: 
[09/22 09:18:35   1263s]   Identified SBFF number: 104
[09/22 09:18:35   1263s]   Identified MBFF number: 0
[09/22 09:18:35   1263s]   Identified SB Latch number: 8
[09/22 09:18:35   1263s]   Identified MB Latch number: 0
[09/22 09:18:35   1263s]   Not identified SBFF number: 16
[09/22 09:18:35   1263s]   Not identified MBFF number: 0
[09/22 09:18:35   1263s]   Not identified SB Latch number: 8
[09/22 09:18:35   1263s]   Not identified MB Latch number: 0
[09/22 09:18:35   1263s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:35   1263s]  Visiting view : worst_case
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:35   1263s]  Visiting view : best_case
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:35   1263s] TLC MultiMap info (StdDelay):
[09/22 09:18:35   1263s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:35   1263s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:35   1263s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:35   1263s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:35   1263s]  Setting StdDelay to: 36.8ps
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] Creating Lib Analyzer ...
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:18:35   1263s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:18:35   1263s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:18:35   1263s] Summary for sequential cells identification: 
[09/22 09:18:35   1263s]   Identified SBFF number: 104
[09/22 09:18:35   1263s]   Identified MBFF number: 0
[09/22 09:18:35   1263s]   Identified SB Latch number: 8
[09/22 09:18:35   1263s]   Identified MB Latch number: 0
[09/22 09:18:35   1263s]   Not identified SBFF number: 16
[09/22 09:18:35   1263s]   Not identified MBFF number: 0
[09/22 09:18:35   1263s]   Not identified SB Latch number: 8
[09/22 09:18:35   1263s]   Not identified MB Latch number: 0
[09/22 09:18:35   1263s]   Number of sequential cells which are not FFs: 16
[09/22 09:18:35   1263s]  Visiting view : worst_case
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:18:35   1263s]  Visiting view : best_case
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:35   1263s] TLC MultiMap info (StdDelay):
[09/22 09:18:35   1263s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:18:35   1263s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:18:35   1263s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:18:35   1263s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:18:35   1263s]  Setting StdDelay to: 36.8ps
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:18:35   1263s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:18:35   1263s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:18:35   1263s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:18:35   1263s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:04 mem=4244.8M
[09/22 09:18:35   1263s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:04 mem=4244.8M
[09/22 09:18:35   1263s] Creating Lib Analyzer, finished. 
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] *Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
[09/22 09:18:35   1263s] *Info: worst delay setup view: worst_case
[09/22 09:18:35   1263s] Footprint list for hold buffering (delay unit: ps)
[09/22 09:18:35   1263s] =================================================================
[09/22 09:18:35   1263s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/22 09:18:35   1263s] ------------------------------------------------------------------
[09/22 09:18:35   1263s] *Info:       17.7       3.77     62.18    5.0  62.29 CLKBUFX2 (A,Y)
[09/22 09:18:35   1263s] *Info:       17.7       3.77     62.18    5.0  62.29 BUFX2 (A,Y)
[09/22 09:18:35   1263s] *Info:       18.7       3.73     41.30    6.0  41.48 CLKBUFX3 (A,Y)
[09/22 09:18:35   1263s] *Info:       18.7       3.73     41.30    6.0  41.48 BUFX3 (A,Y)
[09/22 09:18:35   1263s] *Info:       21.2       3.73     30.85    7.0  31.18 CLKBUFX4 (A,Y)
[09/22 09:18:35   1263s] *Info:       21.2       3.73     30.85    7.0  31.18 BUFX4 (A,Y)
[09/22 09:18:35   1263s] *Info:       19.4       3.62     20.89    9.0  21.02 CLKBUFX6 (A,Y)
[09/22 09:18:35   1263s] *Info:       19.4       3.62     20.89    9.0  21.02 BUFX6 (A,Y)
[09/22 09:18:35   1263s] *Info:       36.8       4.01    123.89    9.0 124.22 DLY1X1 (A,Y)
[09/22 09:18:35   1263s] *Info:       22.1       3.58     15.66   11.0  16.01 CLKBUFX8 (A,Y)
[09/22 09:18:35   1263s] *Info:       22.1       3.58     15.66   11.0  16.01 BUFX8 (A,Y)
[09/22 09:18:35   1263s] *Info:       48.8       3.91     30.85   11.0  31.18 DLY1X4 (A,Y)
[09/22 09:18:35   1263s] *Info:       23.1       3.42     10.92   15.0  10.92 CLKBUFX12 (A,Y)
[09/22 09:18:35   1263s] *Info:       23.1       3.42     10.92   15.0  10.92 BUFX12 (A,Y)
[09/22 09:18:35   1263s] *Info:       70.3       4.24    123.89   17.0 124.22 DLY2X1 (A,Y)
[09/22 09:18:35   1263s] *Info:       23.3       3.40      8.54   20.0   8.38 CLKBUFX16 (A,Y)
[09/22 09:18:35   1263s] *Info:       23.3       3.40      8.54   20.0   8.38 BUFX16 (A,Y)
[09/22 09:18:35   1263s] *Info:       82.5       4.14     31.33   20.0  31.18 DLY2X4 (A,Y)
[09/22 09:18:35   1263s] *Info:       24.0       3.35      6.65   24.0   6.79 BUFX20 (A,Y)
[09/22 09:18:35   1263s] *Info:       24.0       3.35      7.12   24.0   6.79 CLKBUFX20 (A,Y)
[09/22 09:18:35   1263s] *Info:      103.8       4.33    123.89   24.0 124.22 DLY3X1 (A,Y)
[09/22 09:18:35   1263s] *Info:      116.0       4.24     31.33   26.0  31.18 DLY3X4 (A,Y)
[09/22 09:18:35   1263s] *Info:      137.3       4.37    124.36   29.0 124.22 DLY4X1 (A,Y)
[09/22 09:18:35   1263s] *Info:      149.5       4.30     31.33   31.0  31.18 DLY4X4 (A,Y)
[09/22 09:18:35   1263s] =================================================================
[09/22 09:18:35   1263s] Hold Timer stdDelay = 11.9ps
[09/22 09:18:35   1263s]  Visiting view : best_case
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:18:35   1263s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:18:35   1263s] Hold Timer stdDelay = 11.9ps (best_case)
[09/22 09:18:35   1263s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758547115.561727
[09/22 09:18:35   1263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:35   1263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:35   1263s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:35   1263s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4244.8M, EPOCH TIME: 1758547115.577088
[09/22 09:18:35   1263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:35   1263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:35   1263s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:18:35   1263s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 3201.3M, totSessionCpu=0:21:04 **
[09/22 09:18:35   1263s] Begin: Collecting metrics
[09/22 09:18:35   1263s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 | 0.046 |   0 |       77.80 | 0:00:09  |        4245 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:18:35   1263s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3201.3M, current mem=3201.3M)

[09/22 09:18:35   1263s] End: Collecting metrics
[09/22 09:18:35   1263s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:08.8/0:00:08.9 (1.0), totSession cpu/real = 0:21:04.0/15:05:12.3 (0.0), mem = 4244.8M
[09/22 09:18:35   1263s] 
[09/22 09:18:35   1263s] =============================================================================================
[09/22 09:18:35   1263s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              23.34-s088_1
[09/22 09:18:35   1263s] =============================================================================================
[09/22 09:18:35   1263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:35   1263s] ---------------------------------------------------------------------------------------------
[09/22 09:18:35   1263s] [ ViewPruning            ]      6   0:00:00.8  (   8.5 % )     0:00:01.1 /  0:00:01.1    1.0
[09/22 09:18:35   1263s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:18:35   1263s] [ MetricReport           ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:18:35   1263s] [ DrvReport              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:18:35   1263s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:18:35   1263s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:35   1263s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:18:35   1263s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:35   1263s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.1    0.9
[09/22 09:18:35   1263s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:35   1263s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:18:35   1263s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.4
[09/22 09:18:35   1263s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:18:35   1263s] [ UpdateTimingGraph      ]      4   0:00:00.1  (   1.1 % )     0:00:05.6 /  0:00:05.6    1.0
[09/22 09:18:35   1263s] [ FullDelayCalc          ]      2   0:00:04.3  (  48.4 % )     0:00:04.3 /  0:00:04.3    1.0
[09/22 09:18:35   1263s] [ TimingUpdate           ]      9   0:00:01.3  (  15.1 % )     0:00:01.3 /  0:00:01.3    1.0
[09/22 09:18:35   1263s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.4
[09/22 09:18:35   1263s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:18:35   1263s] [ MISC                   ]          0:00:01.0  (  11.7 % )     0:00:01.0 /  0:00:01.0    1.0
[09/22 09:18:35   1263s] ---------------------------------------------------------------------------------------------
[09/22 09:18:35   1263s]  BuildHoldData #1 TOTAL             0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.8    1.0
[09/22 09:18:35   1263s] ---------------------------------------------------------------------------------------------
[09/22 09:18:35   1263s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:21:04.0/15:05:12.3 (0.0), mem = 4244.8M
[09/22 09:18:35   1263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.33
[09/22 09:18:35   1263s] #optDebug: Start CG creation (mem=4244.8M)
[09/22 09:18:35   1263s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:18:35   1264s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:18:35   1264s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:18:36   1264s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:18:36   1264s] ToF 411.0485um
[09/22 09:18:36   1264s] (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgPrt (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgEgp (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgPbk (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgNrb(cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgObs (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgCon (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s]  ...processing cgPdm (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=4244.8M)
[09/22 09:18:36   1264s] 
[09/22 09:18:36   1264s] Active Setup views: worst_case 
[09/22 09:18:36   1264s] HoldSingleBuffer minRootGain=6
[09/22 09:18:36   1264s] HoldSingleBuffer minRootGain=6
[09/22 09:18:36   1264s] HoldSingleBuffer minRootGain=6
[09/22 09:18:36   1264s] HoldSingleBuffer minRootGain=6
[09/22 09:18:36   1264s] *info: Run optDesign holdfix with 1 thread.
[09/22 09:18:36   1264s] Info: 1 net with fixed/cover wires excluded.
[09/22 09:18:36   1264s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:18:36   1264s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:18:36   1264s] --------------------------------------------------- 
[09/22 09:18:36   1264s]    Hold Timing Summary  - Initial 
[09/22 09:18:36   1264s] --------------------------------------------------- 
[09/22 09:18:36   1264s]  Target slack:       0.0000 ns
[09/22 09:18:36   1264s]  View: best_case 
[09/22 09:18:36   1264s]    WNS:       0.0000
[09/22 09:18:36   1264s]    TNS:       0.0000
[09/22 09:18:36   1264s]    VP :            0
[09/22 09:18:36   1264s]    Worst hold path end point: instanceL1/B_reg[149]/D 
[09/22 09:18:36   1264s] --------------------------------------------------- 
[09/22 09:18:36   1264s] *** Hold timing is met. Hold fixing is not needed 
[09/22 09:18:36   1264s] **INFO: total 1 insts, 1 nets marked don't touch
[09/22 09:18:36   1264s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[09/22 09:18:36   1264s] **INFO: total 1 insts, 1 nets unmarked don't touch
[09/22 09:18:36   1264s]    Hold Timing Snapshot:
[09/22 09:18:36   1264s]              All PG WNS: 0.000
[09/22 09:18:36   1264s]              All PG TNS: 0.000
[09/22 09:18:36   1264s] Begin: Collecting metrics
[09/22 09:18:36   1264s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.046 | 0.046 |   0 |       77.80 | 0:00:09  |        4245 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:01  |        4245 |      |     |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:18:36   1264s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3303.8M, current mem=3303.8M)

[09/22 09:18:36   1264s] End: Collecting metrics
[09/22 09:18:36   1264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.33
[09/22 09:18:36   1264s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:21:04.5/15:05:12.9 (0.0), mem = 4244.8M
[09/22 09:18:36   1264s] 
[09/22 09:18:36   1264s] =============================================================================================
[09/22 09:18:36   1264s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    23.34-s088_1
[09/22 09:18:36   1264s] =============================================================================================
[09/22 09:18:36   1264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:36   1264s] ---------------------------------------------------------------------------------------------
[09/22 09:18:36   1264s] [ MetricReport           ]      1   0:00:00.1  (  24.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:18:36   1264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:36   1264s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:36   1264s] [ ChannelGraphInit       ]      1   0:00:00.3  (  48.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:18:36   1264s] [ MISC                   ]          0:00:00.2  (  26.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:18:36   1264s] ---------------------------------------------------------------------------------------------
[09/22 09:18:36   1264s]  HoldOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:18:36   1264s] ---------------------------------------------------------------------------------------------
[09/22 09:18:36   1264s] 
[09/22 09:18:36   1264s] Active setup views:
[09/22 09:18:36   1264s]  worst_case
[09/22 09:18:36   1264s]   Dominating endpoints: 0
[09/22 09:18:36   1264s]   Dominating TNS: -0.000
[09/22 09:18:36   1264s] 
[09/22 09:18:36   1264s] OPTC: user 20.0
[09/22 09:18:36   1264s] OPTC: user 20.0
[09/22 09:18:36   1264s] (I)      Running eGR regular flow
[09/22 09:18:36   1264s] Running assign ptn pin
[09/22 09:18:36   1264s] Running config msv constraints
[09/22 09:18:36   1264s] Running pre-eGR process
[09/22 09:18:36   1264s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.00 MB )
[09/22 09:18:36   1264s] (I)      Initializing eGR engine (regular)
[09/22 09:18:36   1264s] Set min layer with default ( 2 )
[09/22 09:18:36   1264s] Set max layer with default ( 127 )
[09/22 09:18:36   1264s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:18:36   1264s] Min route layer (adjusted) = 2
[09/22 09:18:36   1264s] Max route layer (adjusted) = 11
[09/22 09:18:36   1264s] (I)      clean place blk overflow:
[09/22 09:18:36   1264s] (I)      H : enabled 1.00 0
[09/22 09:18:36   1264s] (I)      V : enabled 1.00 0
[09/22 09:18:36   1264s] (I)      Initializing eGR engine (regular)
[09/22 09:18:36   1264s] Set min layer with default ( 2 )
[09/22 09:18:36   1264s] Set max layer with default ( 127 )
[09/22 09:18:36   1264s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:18:36   1264s] Min route layer (adjusted) = 2
[09/22 09:18:36   1264s] Max route layer (adjusted) = 11
[09/22 09:18:36   1264s] (I)      clean place blk overflow:
[09/22 09:18:36   1264s] (I)      H : enabled 1.00 0
[09/22 09:18:36   1264s] (I)      V : enabled 1.00 0
[09/22 09:18:36   1264s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.00 MB )
[09/22 09:18:36   1264s] (I)      Running eGR Regular flow
[09/22 09:18:36   1264s] (I)      # wire layers (front) : 12
[09/22 09:18:36   1264s] (I)      # wire layers (back)  : 0
[09/22 09:18:36   1264s] (I)      min wire layer : 1
[09/22 09:18:36   1264s] (I)      max wire layer : 11
[09/22 09:18:36   1264s] (I)      # cut layers (front) : 11
[09/22 09:18:36   1264s] (I)      # cut layers (back)  : 0
[09/22 09:18:36   1264s] (I)      min cut layer : 1
[09/22 09:18:36   1264s] (I)      max cut layer : 10
[09/22 09:18:36   1264s] (I)      ================================ Layers ================================
[09/22 09:18:36   1264s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:18:36   1264s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[09/22 09:18:36   1264s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:18:36   1264s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[09/22 09:18:36   1264s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:18:36   1264s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:18:36   1264s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:18:36   1264s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:18:36   1264s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:18:36   1264s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:18:36   1264s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[09/22 09:18:36   1264s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[09/22 09:18:36   1264s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[09/22 09:18:36   1264s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[09/22 09:18:36   1264s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[09/22 09:18:36   1264s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:18:36   1264s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[09/22 09:18:36   1264s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[09/22 09:18:36   1264s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[09/22 09:18:36   1264s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[09/22 09:18:36   1264s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[09/22 09:18:36   1264s] (I)      Started Import and model ( Curr Mem: 4.00 MB )
[09/22 09:18:36   1264s] (I)      == Non-default Options ==
[09/22 09:18:36   1264s] (I)      Build term to term wires                           : false
[09/22 09:18:36   1264s] (I)      Maximum routing layer                              : 11
[09/22 09:18:36   1264s] (I)      Top routing layer                                  : 11
[09/22 09:18:36   1264s] (I)      Number of threads                                  : 1
[09/22 09:18:36   1264s] (I)      Route tie net to shape                             : auto
[09/22 09:18:36   1264s] (I)      Method to set GCell size                           : row
[09/22 09:18:36   1264s] (I)      Tie hi/lo max distance                             : 17.100000
[09/22 09:18:36   1264s] (I)      Counted 3430 PG shapes. eGR will not process PG shapes layer by layer.
[09/22 09:18:36   1264s] (I)      ============== Pin Summary ==============
[09/22 09:18:36   1264s] (I)      +-------+--------+---------+------------+
[09/22 09:18:36   1264s] (I)      | Layer | # pins | % total |      Group |
[09/22 09:18:36   1264s] (I)      +-------+--------+---------+------------+
[09/22 09:18:36   1264s] (I)      |     1 |  56204 |  100.00 |        Pin |
[09/22 09:18:36   1264s] (I)      |     2 |      0 |    0.00 | Pin access |
[09/22 09:18:36   1264s] (I)      |     3 |      0 |    0.00 | Pin access |
[09/22 09:18:36   1264s] (I)      |     4 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |     5 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |     6 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |     7 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |     8 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |     9 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |    10 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      |    11 |      0 |    0.00 |      Other |
[09/22 09:18:36   1264s] (I)      +-------+--------+---------+------------+
[09/22 09:18:36   1264s] (I)      Custom ignore net properties:
[09/22 09:18:36   1264s] (I)      1 : NotLegal
[09/22 09:18:36   1264s] (I)      Default ignore net properties:
[09/22 09:18:36   1264s] (I)      1 : Special
[09/22 09:18:36   1264s] (I)      2 : Analog
[09/22 09:18:36   1264s] (I)      3 : Fixed
[09/22 09:18:36   1264s] (I)      4 : Skipped
[09/22 09:18:36   1264s] (I)      5 : MixedSignal
[09/22 09:18:36   1264s] (I)      Prerouted net properties:
[09/22 09:18:36   1264s] (I)      1 : NotLegal
[09/22 09:18:36   1264s] (I)      2 : Special
[09/22 09:18:36   1264s] (I)      3 : Analog
[09/22 09:18:36   1264s] (I)      4 : Fixed
[09/22 09:18:36   1264s] (I)      5 : Skipped
[09/22 09:18:36   1264s] (I)      6 : MixedSignal
[09/22 09:18:36   1265s] [NR-eGR] Early global route reroute all routable nets
[09/22 09:18:36   1265s] (I)      Use row-based GCell size
[09/22 09:18:36   1265s] (I)      Use row-based GCell align
[09/22 09:18:36   1265s] (I)      layer 0 area = 80000
[09/22 09:18:36   1265s] (I)      layer 1 area = 80000
[09/22 09:18:36   1265s] (I)      layer 2 area = 80000
[09/22 09:18:36   1265s] (I)      layer 3 area = 80000
[09/22 09:18:36   1265s] (I)      layer 4 area = 80000
[09/22 09:18:36   1265s] (I)      layer 5 area = 80000
[09/22 09:18:36   1265s] (I)      layer 6 area = 80000
[09/22 09:18:36   1265s] (I)      layer 7 area = 80000
[09/22 09:18:36   1265s] (I)      layer 8 area = 80000
[09/22 09:18:36   1265s] (I)      layer 9 area = 400000
[09/22 09:18:36   1265s] (I)      layer 10 area = 400000
[09/22 09:18:36   1265s] (I)      GCell unit size   : 3420
[09/22 09:18:36   1265s] (I)      GCell multiplier  : 1
[09/22 09:18:36   1265s] (I)      GCell row height  : 3420
[09/22 09:18:36   1265s] (I)      Actual row height : 3420
[09/22 09:18:36   1265s] (I)      GCell align ref   : 6000 6080
[09/22 09:18:36   1265s] [NR-eGR] Track table information for default rule: 
[09/22 09:18:36   1265s] [NR-eGR] Metal1 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal2 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal3 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal4 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal5 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal6 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal7 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal8 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal9 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal10 has single uniform track structure
[09/22 09:18:36   1265s] [NR-eGR] Metal11 has single uniform track structure
[09/22 09:18:36   1265s] (I)      ================== Default via ===================
[09/22 09:18:36   1265s] (I)      +----+------------------+------------------------+
[09/22 09:18:36   1265s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/22 09:18:36   1265s] (I)      +----+------------------+------------------------+
[09/22 09:18:36   1265s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/22 09:18:36   1265s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[09/22 09:18:36   1265s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[09/22 09:18:36   1265s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[09/22 09:18:36   1265s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[09/22 09:18:36   1265s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[09/22 09:18:36   1265s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[09/22 09:18:36   1265s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[09/22 09:18:36   1265s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[09/22 09:18:36   1265s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[09/22 09:18:36   1265s] (I)      +----+------------------+------------------------+
[09/22 09:18:36   1265s] (I)      Design has 0 placement macros with 0 shapes. 
[09/22 09:18:36   1265s] [NR-eGR] Read 5566 PG shapes
[09/22 09:18:36   1265s] [NR-eGR] Read 0 clock shapes
[09/22 09:18:36   1265s] [NR-eGR] Read 0 other shapes
[09/22 09:18:36   1265s] [NR-eGR] #Routing Blockages  : 0
[09/22 09:18:36   1265s] [NR-eGR] #Bump Blockages     : 0
[09/22 09:18:36   1265s] [NR-eGR] #Instance Blockages : 0
[09/22 09:18:36   1265s] [NR-eGR] #PG Blockages       : 5566
[09/22 09:18:36   1265s] [NR-eGR] #Halo Blockages     : 0
[09/22 09:18:36   1265s] [NR-eGR] #Boundary Blockages : 0
[09/22 09:18:36   1265s] [NR-eGR] #Clock Blockages    : 0
[09/22 09:18:36   1265s] [NR-eGR] #Other Blockages    : 0
[09/22 09:18:36   1265s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/22 09:18:36   1265s] [NR-eGR] #prerouted nets         : 1
[09/22 09:18:36   1265s] [NR-eGR] #prerouted special nets : 0
[09/22 09:18:36   1265s] [NR-eGR] #prerouted wires        : 1067
[09/22 09:18:36   1265s] [NR-eGR] Read 21490 nets ( ignored 1 )
[09/22 09:18:36   1265s] (I)        Front-side 21490 ( ignored 1 )
[09/22 09:18:36   1265s] (I)        Back-side  0 ( ignored 0 )
[09/22 09:18:36   1265s] (I)        Both-side  0 ( ignored 0 )
[09/22 09:18:36   1265s] (I)      handle routing halo
[09/22 09:18:36   1265s] (I)      Reading macro buffers
[09/22 09:18:36   1265s] (I)      Number of macro buffers: 0
[09/22 09:18:36   1265s] (I)      early_global_route_priority property id does not exist.
[09/22 09:18:36   1265s] (I)      Read Num Blocks=5566  Num Prerouted Wires=1067  Num CS=0
[09/22 09:18:36   1265s] (I)      Layer 1 (V) : #blockages 592 : #preroutes 827
[09/22 09:18:36   1265s] (I)      Layer 2 (H) : #blockages 592 : #preroutes 222
[09/22 09:18:36   1265s] (I)      Layer 3 (V) : #blockages 592 : #preroutes 17
[09/22 09:18:36   1265s] (I)      Layer 4 (H) : #blockages 592 : #preroutes 1
[09/22 09:18:36   1265s] (I)      Layer 5 (V) : #blockages 592 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Layer 6 (H) : #blockages 592 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Layer 7 (V) : #blockages 592 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Layer 8 (H) : #blockages 592 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Layer 9 (V) : #blockages 614 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Layer 10 (H) : #blockages 216 : #preroutes 0
[09/22 09:18:36   1265s] (I)      Number of ignored nets                =      1
[09/22 09:18:36   1265s] (I)      Number of connected nets              =      0
[09/22 09:18:36   1265s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[09/22 09:18:36   1265s] (I)      Number of clock nets                  =      1.  Ignored: No
[09/22 09:18:36   1265s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/22 09:18:36   1265s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/22 09:18:36   1265s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/22 09:18:36   1265s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/22 09:18:36   1265s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/22 09:18:36   1265s] (I)      Ndr track 0 does not exist
[09/22 09:18:36   1265s] (I)      ---------------------Grid Graph Info--------------------
[09/22 09:18:36   1265s] (I)      Routing area        : (0, 0) - (518800, 514900)
[09/22 09:18:36   1265s] (I)      Core area           : (6000, 6080) - (512800, 508820)
[09/22 09:18:36   1265s] (I)      Site width          :   400  (dbu)
[09/22 09:18:36   1265s] (I)      Row height          :  3420  (dbu)
[09/22 09:18:36   1265s] (I)      GCell row height    :  3420  (dbu)
[09/22 09:18:36   1265s] (I)      GCell width         :  3420  (dbu)
[09/22 09:18:36   1265s] (I)      GCell height        :  3420  (dbu)
[09/22 09:18:36   1265s] (I)      Grid                :   151   150    11
[09/22 09:18:36   1265s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/22 09:18:36   1265s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[09/22 09:18:36   1265s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/22 09:18:36   1265s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/22 09:18:36   1265s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/22 09:18:36   1265s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/22 09:18:36   1265s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/22 09:18:36   1265s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/22 09:18:36   1265s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[09/22 09:18:36   1265s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/22 09:18:36   1265s] (I)      Total num of tracks :  1355  1297  1355  1297  1355  1297  1355  1297  1355   518   542
[09/22 09:18:36   1265s] (I)      --------------------------------------------------------
[09/22 09:18:36   1265s] 
[09/22 09:18:36   1265s] [NR-eGR] ============ Routing rule table ============
[09/22 09:18:36   1265s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21489
[09/22 09:18:36   1265s] [NR-eGR] ========================================
[09/22 09:18:36   1265s] [NR-eGR] 
[09/22 09:18:36   1265s] (I)      ==== NDR : (Default) ====
[09/22 09:18:36   1265s] (I)      +--------------+--------+
[09/22 09:18:36   1265s] (I)      |           ID |      0 |
[09/22 09:18:36   1265s] (I)      |      Default |    yes |
[09/22 09:18:36   1265s] (I)      |  Clk Special |     no |
[09/22 09:18:36   1265s] (I)      | Hard spacing |     no |
[09/22 09:18:36   1265s] (I)      |    NDR track | (none) |
[09/22 09:18:36   1265s] (I)      |      NDR via | (none) |
[09/22 09:18:36   1265s] (I)      |  Extra space |      0 |
[09/22 09:18:36   1265s] (I)      |      Shields |      0 |
[09/22 09:18:36   1265s] (I)      |   Demand (H) |      1 |
[09/22 09:18:36   1265s] (I)      |   Demand (V) |      1 |
[09/22 09:18:36   1265s] (I)      |        #Nets |  21489 |
[09/22 09:18:36   1265s] (I)      +--------------+--------+
[09/22 09:18:36   1265s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:18:36   1265s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[09/22 09:18:36   1265s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:18:36   1265s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[09/22 09:18:36   1265s] (I)      +---------------------------------------------------------------------------------------+
[09/22 09:18:36   1265s] (I)      =============== Blocked Tracks ===============
[09/22 09:18:36   1265s] (I)      +-------+---------+----------+---------------+
[09/22 09:18:36   1265s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/22 09:18:36   1265s] (I)      +-------+---------+----------+---------------+
[09/22 09:18:36   1265s] (I)      |     1 |       0 |        0 |         0.00% |
[09/22 09:18:36   1265s] (I)      |     2 |  194550 |     1776 |         0.91% |
[09/22 09:18:36   1265s] (I)      |     3 |  204605 |      592 |         0.29% |
[09/22 09:18:36   1265s] (I)      |     4 |  194550 |     1776 |         0.91% |
[09/22 09:18:36   1265s] (I)      |     5 |  204605 |      592 |         0.29% |
[09/22 09:18:36   1265s] (I)      |     6 |  194550 |     1776 |         0.91% |
[09/22 09:18:36   1265s] (I)      |     7 |  204605 |      592 |         0.29% |
[09/22 09:18:36   1265s] (I)      |     8 |  194550 |     1776 |         0.91% |
[09/22 09:18:36   1265s] (I)      |     9 |  204605 |     1184 |         0.58% |
[09/22 09:18:36   1265s] (I)      |    10 |   77700 |    16446 |        21.17% |
[09/22 09:18:36   1265s] (I)      |    11 |   81842 |     1208 |         1.48% |
[09/22 09:18:36   1265s] (I)      +-------+---------+----------+---------------+
[09/22 09:18:36   1265s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4.01 MB )
[09/22 09:18:36   1265s] (I)      Reset routing kernel
[09/22 09:18:36   1265s] (I)      Started Global Routing ( Curr Mem: 4.01 MB )
[09/22 09:18:36   1265s] (I)      totalPins=55762  totalGlobalPin=53478 (95.90%)
[09/22 09:18:36   1265s] (I)      ================== Net Group Info ==================
[09/22 09:18:36   1265s] (I)      +----+----------------+--------------+-------------+
[09/22 09:18:36   1265s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[09/22 09:18:36   1265s] (I)      +----+----------------+--------------+-------------+
[09/22 09:18:36   1265s] (I)      |  1 |          21489 |    Metal2(2) | Metal11(11) |
[09/22 09:18:36   1265s] (I)      +----+----------------+--------------+-------------+
[09/22 09:18:36   1265s] (I)      total 2D Cap : 1734512 = (897279 H, 837233 V)
[09/22 09:18:36   1265s] (I)      total 2D Demand : 4432 = (895 H, 3537 V)
[09/22 09:18:36   1265s] (I)      init route region map
[09/22 09:18:36   1265s] (I)      #blocked GCells = 0
[09/22 09:18:36   1265s] (I)      #regions = 1
[09/22 09:18:36   1265s] (I)      init safety region map
[09/22 09:18:36   1265s] (I)      #blocked GCells = 0
[09/22 09:18:36   1265s] (I)      #regions = 1
[09/22 09:18:36   1265s] [NR-eGR] Layer group 1: route 21489 net(s) in layer range [2, 11]
[09/22 09:18:36   1265s] (I)      
[09/22 09:18:36   1265s] (I)      ============  Phase 1a Route ============
[09/22 09:18:37   1265s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] (I)      ============  Phase 1b Route ============
[09/22 09:18:37   1265s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:18:37   1265s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[09/22 09:18:37   1265s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/22 09:18:37   1265s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] (I)      ============  Phase 1c Route ============
[09/22 09:18:37   1265s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] (I)      ============  Phase 1d Route ============
[09/22 09:18:37   1265s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] (I)      ============  Phase 1e Route ============
[09/22 09:18:37   1265s] (I)      Usage: 231099 = (99942 H, 131157 V) = (11.14% H, 15.67% V) = (1.709e+05um H, 2.243e+05um V)
[09/22 09:18:37   1265s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] (I)      ============  Phase 1l Route ============
[09/22 09:18:37   1265s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/22 09:18:37   1265s] (I)      Layer  2:     192773     78005        12           0      192366    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  3:     202966     73486         0           0      202500    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  4:     192773     55151         0           0      192366    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  5:     202966     30779         0           0      202500    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  6:     192773     23594         0           0      192366    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  7:     202966      1644         0           0      202500    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  8:     192773       562         0           0      192366    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer  9:     202824         0         0           0      202500    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer 10:      60792         0         0           0       76947    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Layer 11:      80100         0         0           0       81000    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      Total:       1723706    263221        12           0     1737410    ( 0.00%) 
[09/22 09:18:37   1265s] (I)      
[09/22 09:18:37   1265s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/22 09:18:37   1265s] [NR-eGR]                        OverCon            
[09/22 09:18:37   1265s] [NR-eGR]                         #Gcell     %Gcell
[09/22 09:18:37   1265s] [NR-eGR]        Layer             (1-2)    OverCon
[09/22 09:18:37   1265s] [NR-eGR] ----------------------------------------------
[09/22 09:18:37   1265s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR] ----------------------------------------------
[09/22 09:18:37   1265s] [NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[09/22 09:18:37   1265s] [NR-eGR] 
[09/22 09:18:37   1265s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4.02 MB )
[09/22 09:18:37   1265s] (I)      Updating congestion map
[09/22 09:18:37   1265s] (I)      total 2D Cap : 1734961 = (897281 H, 837680 V)
[09/22 09:18:37   1265s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/22 09:18:37   1265s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.02 MB )
[09/22 09:18:37   1265s] [NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.00 MB )
[09/22 09:18:37   1265s] (I)      =========================================== Runtime Summary ============================================
[09/22 09:18:37   1265s] (I)       Step                                                 %         Start        Finish      Real       CPU 
[09/22 09:18:37   1265s] (I)      --------------------------------------------------------------------------------------------------------
[09/22 09:18:37   1265s] (I)       Early Global Route                             100.00%  51000.22 sec  51000.49 sec  0.27 sec  0.27 sec 
[09/22 09:18:37   1265s] (I)       +-Early Global Route kernel                     98.56%  51000.22 sec  51000.49 sec  0.27 sec  0.27 sec 
[09/22 09:18:37   1265s] (I)       | +-Import and model                            35.12%  51000.23 sec  51000.32 sec  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)       | | +-Create place DB                           12.83%  51000.23 sec  51000.26 sec  0.04 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Import place data                       12.81%  51000.23 sec  51000.26 sec  0.04 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read instances and placement           2.66%  51000.23 sec  51000.23 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read nets                              9.95%  51000.23 sec  51000.26 sec  0.03 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)       | | +-Create route DB                           20.34%  51000.26 sec  51000.32 sec  0.06 sec  0.06 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Import route data (1T)                  20.23%  51000.26 sec  51000.32 sec  0.06 sec  0.06 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.43%  51000.28 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read routing blockages               0.00%  51000.28 sec  51000.28 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read bump blockages                  0.00%  51000.28 sec  51000.28 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read instance blockages              0.88%  51000.28 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read PG blockages                    0.31%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read clock blockages                 0.00%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read other blockages                 0.00%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read halo blockages                  0.03%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Read boundary cut boxes              0.00%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read blackboxes                        0.00%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read prerouted                         0.13%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Read nets                              1.79%  51000.29 sec  51000.29 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Set up via pillars                     1.08%  51000.30 sec  51000.30 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Initialize 3D grid graph               0.17%  51000.30 sec  51000.30 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Model blockage capacity                4.89%  51000.30 sec  51000.31 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | | | | +-Initialize 3D capacity               4.67%  51000.30 sec  51000.31 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | +-Read aux data                              0.00%  51000.32 sec  51000.32 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | +-Others data preparation                    0.00%  51000.32 sec  51000.32 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | +-Create route kernel                        1.35%  51000.32 sec  51000.32 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | +-Global Routing                              59.37%  51000.32 sec  51000.49 sec  0.16 sec  0.16 sec 
[09/22 09:18:37   1265s] (I)       | | +-Initialization                             1.74%  51000.32 sec  51000.33 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | +-Net group 1                               55.68%  51000.33 sec  51000.48 sec  0.15 sec  0.15 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Generate topology                        4.35%  51000.33 sec  51000.34 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1a                                 9.83%  51000.35 sec  51000.37 sec  0.03 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Pattern routing (1T)                   8.38%  51000.35 sec  51000.37 sec  0.02 sec  0.02 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Add via demand to 2D                   1.32%  51000.37 sec  51000.37 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1b                                 3.01%  51000.37 sec  51000.38 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1c                                 0.01%  51000.38 sec  51000.38 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1d                                 0.00%  51000.38 sec  51000.38 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1e                                 0.06%  51000.38 sec  51000.38 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Route legalization                     0.00%  51000.38 sec  51000.38 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)       | | | +-Phase 1l                                35.95%  51000.38 sec  51000.48 sec  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)       | | | | +-Layer assignment (1T)                 35.50%  51000.38 sec  51000.48 sec  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)       | +-Export cong map                              2.06%  51000.49 sec  51000.49 sec  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)       | | +-Export 2D cong map                         0.56%  51000.49 sec  51000.49 sec  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)      ====================== Summary by functions ======================
[09/22 09:18:37   1265s] (I)       Lv  Step                                   %      Real       CPU 
[09/22 09:18:37   1265s] (I)      ------------------------------------------------------------------
[09/22 09:18:37   1265s] (I)        0  Early Global Route               100.00%  0.27 sec  0.27 sec 
[09/22 09:18:37   1265s] (I)        1  Early Global Route kernel         98.56%  0.27 sec  0.27 sec 
[09/22 09:18:37   1265s] (I)        2  Global Routing                    59.37%  0.16 sec  0.16 sec 
[09/22 09:18:37   1265s] (I)        2  Import and model                  35.12%  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)        2  Export cong map                    2.06%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        3  Net group 1                       55.68%  0.15 sec  0.15 sec 
[09/22 09:18:37   1265s] (I)        3  Create route DB                   20.34%  0.06 sec  0.06 sec 
[09/22 09:18:37   1265s] (I)        3  Create place DB                   12.83%  0.04 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)        3  Initialization                     1.74%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        3  Create route kernel                1.35%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        3  Export 2D cong map                 0.56%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1l                          35.95%  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)        4  Import route data (1T)            20.23%  0.06 sec  0.06 sec 
[09/22 09:18:37   1265s] (I)        4  Import place data                 12.81%  0.04 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1a                           9.83%  0.03 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)        4  Generate topology                  4.35%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1b                           3.01%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Layer assignment (1T)             35.50%  0.10 sec  0.10 sec 
[09/22 09:18:37   1265s] (I)        5  Read nets                         11.74%  0.03 sec  0.03 sec 
[09/22 09:18:37   1265s] (I)        5  Pattern routing (1T)               8.38%  0.02 sec  0.02 sec 
[09/22 09:18:37   1265s] (I)        5  Model blockage capacity            4.89%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        5  Read instances and placement       2.66%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        5  Read blockages ( Layer 2-11 )      1.43%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Add via demand to 2D               1.32%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Set up via pillars                 1.08%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Initialize 3D grid graph           0.17%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Initialize 3D capacity             4.67%  0.01 sec  0.01 sec 
[09/22 09:18:37   1265s] (I)        6  Read instance blockages            0.88%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[09/22 09:18:37   1265s] Running post-eGR process
[09/22 09:18:37   1265s] OPERPROF: Starting HotSpotCal at level 1, MEM:4244.8M, EPOCH TIME: 1758547117.131851
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:18:37   1265s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:18:37   1265s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4244.8M, EPOCH TIME: 1758547117.133598
[09/22 09:18:37   1265s] [hotspot] Hotspot report including placement blocked areas
[09/22 09:18:37   1265s] OPERPROF: Starting HotSpotCal at level 1, MEM:4244.8M, EPOCH TIME: 1758547117.133791
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] [hotspot] |            |   max hotspot | total hotspot |
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] [hotspot] | normalized |          0.00 |          0.00 |
[09/22 09:18:37   1265s] [hotspot] +------------+---------------+---------------+
[09/22 09:18:37   1265s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:18:37   1265s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:18:37   1265s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4244.8M, EPOCH TIME: 1758547117.135164
[09/22 09:18:37   1265s] Reported timing to dir ./timingReports
[09/22 09:18:37   1265s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 3304.9M, totSessionCpu=0:21:05 **
[09/22 09:18:37   1265s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4244.8M, EPOCH TIME: 1758547117.142532
[09/22 09:18:37   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:37   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:37   1265s] 
[09/22 09:18:37   1265s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:18:37   1265s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:18:37   1265s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4244.8M, EPOCH TIME: 1758547117.158095
[09/22 09:18:37   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:37   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:37   1265s] Saving timing graph ...
[09/22 09:18:37   1265s] TG backup dir: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/opt_timing_graph_19BhSV
[09/22 09:18:37   1265s] Disk Usage:
[09/22 09:18:37   1265s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:18:37   1265s] /dev/mapper/almalinux-home 16104040448 878389272 15225651176   6% /home
[09/22 09:18:37   1265s] Done save timing graph
[09/22 09:18:37   1265s] Disk Usage:
[09/22 09:18:37   1265s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:18:37   1265s] /dev/mapper/almalinux-home 16104040448 878394620 15225645828   6% /home
[09/22 09:18:37   1265s] 
[09/22 09:18:37   1265s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:18:37   1265s] 
[09/22 09:18:37   1265s] TimeStamp Deleting Cell Server End ...
[09/22 09:18:38   1266s] Starting delay calculation for Hold views
[09/22 09:18:38   1266s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:18:38   1266s] #################################################################################
[09/22 09:18:38   1266s] # Design Stage: PreRoute
[09/22 09:18:38   1266s] # Design Name: mytop
[09/22 09:18:38   1266s] # Design Mode: 90nm
[09/22 09:18:38   1266s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:18:38   1266s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:18:38   1266s] # Signoff Settings: SI Off 
[09/22 09:18:38   1266s] #################################################################################
[09/22 09:18:38   1266s] Calculate delays in BcWc mode...
[09/22 09:18:38   1266s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:18:38   1266s] Start delay calculation (fullDC) (1 T). (MEM=3345.32)
[09/22 09:18:38   1266s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:18:38   1266s] End AAE Lib Interpolated Model. (MEM=3345.316406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:40   1268s] Total number of fetched objects 21492
[09/22 09:18:40   1268s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:18:40   1268s] End delay calculation. (MEM=3346.95 CPU=0:00:01.8 REAL=0:00:02.0)
[09/22 09:18:40   1268s] End delay calculation (fullDC). (MEM=3346.95 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:18:40   1268s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:18:40   1268s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:21:09 mem=4228.8M)
[09/22 09:18:41   1269s] Restoring timing graph ...
[09/22 09:18:41   1269s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/22 09:18:41   1269s] Done restore timing graph
[09/22 09:18:42   1270s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:18:42   1270s] *** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:05.0, MEM=4289.7M
[09/22 09:18:42   1270s] Begin: Collecting metrics
[09/22 09:18:42   1270s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:18:42   1270s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:18:42      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.7M
[09/22 09:18:42      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3348.5M, current mem=2638.9M)
[09/22 09:18:42      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2650.0M, current mem=2644.2M)
[09/22 09:18:42      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), mem = 0.7M
[09/22 09:18:42      0s] 
[09/22 09:18:42      0s] =============================================================================================
[09/22 09:18:42      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.34-s088_1
[09/22 09:18:42      0s] =============================================================================================
[09/22 09:18:42      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:42      0s] ---------------------------------------------------------------------------------------------
[09/22 09:18:42      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:18:42      0s] ---------------------------------------------------------------------------------------------
[09/22 09:18:42      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:18:42      0s] ---------------------------------------------------------------------------------------------

[09/22 09:18:42   1270s]  
_______________________________________________________________________
[09/22 09:18:42   1270s]  --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:18:42   1270s] | Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[09/22 09:18:42   1270s] |                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:18:42   1270s] |-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[09/22 09:18:42   1270s] | initial_summary |     0.046 | 0.046 |   0 |       77.80 |            |              | 0:00:09  |        4245 |    0 |   0 |
[09/22 09:18:42   1270s] | hold_fixing     |           |       |     |             |            |              | 0:00:01  |        4245 |      |     |
[09/22 09:18:42   1270s] | final_summary   |     0.046 | 0.046 |   0 |       77.80 |       0.00 |         0.00 | 0:00:06  |        4290 |    0 |   0 |
[09/22 09:18:42   1270s]  --------------------------------------------------------------------------------------------------------------------------- 
[09/22 09:18:42   1270s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3348.5M, current mem=3337.0M)

[09/22 09:18:42   1270s] End: Collecting metrics
[09/22 09:18:42   1270s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3337.0M, totSessionCpu=0:21:10 **
[09/22 09:18:42   1270s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:18:42   1270s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/22 09:18:42   1270s] Type 'man IMPOPT-3195' for more detail.
[09/22 09:18:42   1270s] *** Finished optDesign ***
[09/22 09:18:42   1270s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:18:42   1270s] UM:*                                                                   final
[09/22 09:18:42   1270s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:18:42   1270s] UM:*                                                                   opt_design_postcts_hold
[09/22 09:18:42   1270s] Info: Summary of CRR changes:
[09/22 09:18:42   1270s]       - Timing transform commits:       0
[09/22 09:18:42   1270s] Info: Destroy the CCOpt slew target map.
[09/22 09:18:42   1270s] 
[09/22 09:18:42   1270s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:18:42   1270s] Severity  ID               Count  Summary                                  
[09/22 09:18:42   1270s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[09/22 09:18:42   1270s] *** Message Summary: 2 warning(s), 0 error(s)
[09/22 09:18:42   1270s] 
[09/22 09:18:42   1270s] clean pInstBBox. size 0
[09/22 09:18:43   1270s] Cell mytop LLGs are deleted
[09/22 09:18:43   1270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:43   1270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:18:43   1270s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:18:43   1270s] *** optDesign #4 [finish] () : cpu/real = 0:00:16.7/0:00:17.4 (1.0), totSession cpu/real = 0:21:10.5/15:05:19.5 (0.0), mem = 4289.7M
[09/22 09:18:43   1270s] 
[09/22 09:18:43   1270s] =============================================================================================
[09/22 09:18:43   1270s]  Final TAT Report : optDesign #4                                                23.34-s088_1
[09/22 09:18:43   1270s] =============================================================================================
[09/22 09:18:43   1270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:18:43   1270s] ---------------------------------------------------------------------------------------------
[09/22 09:18:43   1270s] [ InitOpt                ]      1   0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:18:43   1270s] [ HoldOpt                ]      1   0:00:00.4  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:18:43   1270s] [ ViewPruning            ]      9   0:00:00.8  (   4.6 % )     0:00:01.2 /  0:00:01.1    1.0
[09/22 09:18:43   1270s] [ BuildHoldData          ]      1   0:00:02.0  (  11.6 % )     0:00:08.9 /  0:00:08.8    1.0
[09/22 09:18:43   1270s] [ OptSummaryReport       ]      2   0:00:01.5  (   8.8 % )     0:00:05.3 /  0:00:05.0    0.9
[09/22 09:18:43   1270s] [ MetricReport           ]      3   0:00:00.8  (   4.5 % )     0:00:00.8 /  0:00:00.5    0.6
[09/22 09:18:43   1270s] [ DrvReport              ]      2   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.4    0.6
[09/22 09:18:43   1270s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:18:43   1270s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:18:43   1270s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:18:43   1270s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:18:43   1270s] [ UpdateTimingGraph      ]      8   0:00:00.2  (   1.1 % )     0:00:08.4 /  0:00:08.3    1.0
[09/22 09:18:43   1270s] [ FullDelayCalc          ]      3   0:00:06.4  (  36.9 % )     0:00:06.4 /  0:00:06.4    1.0
[09/22 09:18:43   1270s] [ TimingUpdate           ]     16   0:00:02.1  (  12.3 % )     0:00:02.1 /  0:00:02.1    1.0
[09/22 09:18:43   1270s] [ TimingReport           ]      4   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:18:43   1270s] [ GenerateReports        ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:18:43   1270s] [ MISC                   ]          0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:18:43   1270s] ---------------------------------------------------------------------------------------------
[09/22 09:18:43   1270s]  optDesign #4 TOTAL                 0:00:17.4  ( 100.0 % )     0:00:17.4 /  0:00:16.7    1.0
[09/22 09:18:43   1270s] ---------------------------------------------------------------------------------------------
[09/22 09:19:02   1270s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:19:02   1270s] <CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
[09/22 09:19:02   1270s] *** timeDesign #8 [begin] () : totSession cpu/real = 0:21:10.8/15:05:38.6 (0.0), mem = 4289.7M
[09/22 09:19:02   1270s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:19:02   1270s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[09/22 09:19:02   1270s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4280.2M, EPOCH TIME: 1758547142.201280
[09/22 09:19:02   1270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1270s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4280.2M, EPOCH TIME: 1758547142.201371
[09/22 09:19:02   1270s] Start to check current routing status for nets...
[09/22 09:19:02   1270s] All nets are already routed correctly.
[09/22 09:19:02   1270s] End to check current routing status for nets (mem=4280.2M)
[09/22 09:19:02   1270s] Effort level <high> specified for reg2reg path_group
[09/22 09:19:02   1271s] Cell mytop LLGs are deleted
[09/22 09:19:02   1271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4235.3M, EPOCH TIME: 1758547142.450707
[09/22 09:19:02   1271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4235.3M, EPOCH TIME: 1758547142.451537
[09/22 09:19:02   1271s] Max number of tech site patterns supported in site array is 256.
[09/22 09:19:02   1271s] Core basic site is CoreSite
[09/22 09:19:02   1271s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:19:02   1271s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:19:02   1271s] Fast DP-INIT is on for default
[09/22 09:19:02   1271s] Atter site array init, number of instance map data is 0.
[09/22 09:19:02   1271s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4235.3M, EPOCH TIME: 1758547142.466571
[09/22 09:19:02   1271s] 
[09/22 09:19:02   1271s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:19:02   1271s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:19:02   1271s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4235.3M, EPOCH TIME: 1758547142.468039
[09/22 09:19:02   1271s] Cell mytop LLGs are deleted
[09/22 09:19:02   1271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:19:02   1271s] Starting delay calculation for Hold views
[09/22 09:19:02   1271s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/22 09:19:02   1271s] #################################################################################
[09/22 09:19:02   1271s] # Design Stage: PreRoute
[09/22 09:19:02   1271s] # Design Name: mytop
[09/22 09:19:02   1271s] # Design Mode: 90nm
[09/22 09:19:02   1271s] # Analysis Mode: MMMC Non-OCV 
[09/22 09:19:02   1271s] # Parasitics Mode: No SPEF/RCDB 
[09/22 09:19:02   1271s] # Signoff Settings: SI Off 
[09/22 09:19:02   1271s] #################################################################################
[09/22 09:19:02   1271s] Calculate delays in BcWc mode...
[09/22 09:19:02   1271s] Topological Sorting (REAL = 0:00:00.0, MEM = 4244.8M, InitMEM = 4244.8M)
[09/22 09:19:02   1271s] Start delay calculation (fullDC) (1 T). (MEM=3188.8)
[09/22 09:19:02   1271s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:19:02   1271s] End AAE Lib Interpolated Model. (MEM=3188.796875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:19:04   1273s] Total number of fetched objects 21492
[09/22 09:19:04   1273s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:19:04   1273s] End delay calculation. (MEM=3195.84 CPU=0:00:01.8 REAL=0:00:01.0)
[09/22 09:19:04   1273s] End delay calculation (fullDC). (MEM=3195.84 CPU=0:00:02.1 REAL=0:00:02.0)
[09/22 09:19:04   1273s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 4228.8M) ***
[09/22 09:19:05   1273s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:21:14 mem=4228.8M)
[09/22 09:19:05   1273s] Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz
[09/22 09:19:05   1273s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/22 09:19:05   1273s] Reported timing to dir timingReports
[09/22 09:19:05   1273s] Total CPU time: 3.08 sec
[09/22 09:19:05   1273s] Total Real time: 3.0 sec
[09/22 09:19:05   1273s] Total Memory Usage: 4227.300781 Mbytes
[09/22 09:19:05   1273s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:19:05   1273s] *** timeDesign #8 [finish] () : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:21:13.9/15:05:41.7 (0.0), mem = 4227.3M
[09/22 09:19:05   1273s] 
[09/22 09:19:05   1273s] =============================================================================================
[09/22 09:19:05   1273s]  Final TAT Report : timeDesign #8                                               23.34-s088_1
[09/22 09:19:05   1273s] =============================================================================================
[09/22 09:19:05   1273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:19:05   1273s] ---------------------------------------------------------------------------------------------
[09/22 09:19:05   1273s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:19:05   1273s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:02.7 /  0:00:02.7    1.0
[09/22 09:19:05   1273s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   3.4 % )     0:00:02.6 /  0:00:02.6    1.0
[09/22 09:19:05   1273s] [ FullDelayCalc          ]      1   0:00:02.3  (  74.1 % )     0:00:02.3 /  0:00:02.3    1.0
[09/22 09:19:05   1273s] [ TimingUpdate           ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:19:05   1273s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:19:05   1273s] [ GenerateReports        ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:19:05   1273s] [ MISC                   ]          0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:19:05   1273s] ---------------------------------------------------------------------------------------------
[09/22 09:19:05   1273s]  timeDesign #8 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[09/22 09:19:05   1273s] ---------------------------------------------------------------------------------------------
[09/22 09:21:14   1276s] <CMD> getDesignMode -user -bottomRoutingLayer
[09/22 09:21:14   1276s] <CMD> getDesignMode -user -topRoutingLayer
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[09/22 09:26:47   1281s] <CMD> getDesignMode -quiet -topRoutingLayer
[09/22 09:26:47   1281s] <CMD> getDesignMode -quiet -bottomRoutingLayer
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/22 09:26:47   1281s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/22 09:26:47   1281s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[09/22 09:26:47   1281s] ### Time Record (routeDesign) is installed.
[09/22 09:26:47   1281s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.48 (MB), peak = 3458.95 (MB)
[09/22 09:26:47   1281s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/22 09:26:47   1281s] #**INFO: setDesignMode -flowEffort standard
[09/22 09:26:47   1281s] #**INFO: setDesignMode -powerEffort none
[09/22 09:26:47   1281s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/22 09:26:47   1281s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[09/22 09:26:47   1281s] **INFO: User settings:
[09/22 09:26:47   1281s] setNanoRouteMode -route_detail_auto_stop                       true
[09/22 09:26:47   1281s] setNanoRouteMode -route_detail_fix_antenna                     true
[09/22 09:26:47   1281s] setNanoRouteMode -route_detail_post_route_litho_repair         false
[09/22 09:26:47   1281s] setNanoRouteMode -route_route_side                             front
[09/22 09:26:47   1281s] setNanoRouteMode -route_extract_third_party_compatible         false
[09/22 09:26:47   1281s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     38.8
[09/22 09:26:47   1281s] setNanoRouteMode -route_exp_dont_invoke_reclaim_antenna_diode  true
[09/22 09:26:47   1281s] setNanoRouteMode -route_antenna_diode_insertion                false
[09/22 09:26:47   1281s] setNanoRouteMode -route_selected_net_only                      false
[09/22 09:26:47   1281s] setNanoRouteMode -route_with_eco                               false
[09/22 09:26:47   1281s] setNanoRouteMode -route_with_litho_driven                      false
[09/22 09:26:47   1281s] setNanoRouteMode -route_with_si_driven                         true
[09/22 09:26:47   1281s] setNanoRouteMode -route_with_timing_driven                     false
[09/22 09:26:47   1281s] setExtractRCMode -engine                                       preRoute
[09/22 09:26:47   1281s] setDelayCalMode -enable_high_fanout                            true
[09/22 09:26:47   1281s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[09/22 09:26:47   1281s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[09/22 09:26:47   1281s] setDelayCalMode -engine                                        aae
[09/22 09:26:47   1281s] setDelayCalMode -ignoreNetLoad                                 false
[09/22 09:26:47   1281s] setDelayCalMode -socv_accuracy_mode                            low
[09/22 09:26:47   1281s] setSIMode -separate_delta_delay_on_data                        true
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/22 09:26:47   1281s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/22 09:26:47   1281s] OPERPROF: Starting checkPlace at level 1, MEM:4227.3M, EPOCH TIME: 1758547607.327691
[09/22 09:26:47   1281s] Processing tracks to init pin-track alignment.
[09/22 09:26:47   1281s] z: 2, totalTracks: 1
[09/22 09:26:47   1281s] z: 4, totalTracks: 1
[09/22 09:26:47   1281s] z: 6, totalTracks: 1
[09/22 09:26:47   1281s] z: 8, totalTracks: 1
[09/22 09:26:47   1281s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:26:47   1281s] Cell mytop LLGs are deleted
[09/22 09:26:47   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] # Building mytop llgBox search-tree.
[09/22 09:26:47   1281s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4227.3M, EPOCH TIME: 1758547607.332804
[09/22 09:26:47   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4227.3M, EPOCH TIME: 1758547607.333772
[09/22 09:26:47   1281s] Max number of tech site patterns supported in site array is 256.
[09/22 09:26:47   1281s] Core basic site is CoreSite
[09/22 09:26:47   1281s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:26:47   1281s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:26:47   1281s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:26:47   1281s] SiteArray: use 942,080 bytes
[09/22 09:26:47   1281s] SiteArray: current memory after site array memory allocation 4227.3M
[09/22 09:26:47   1281s] SiteArray: FP blocked sites are writable
[09/22 09:26:47   1281s] Keep-away cache is enable on metals: 1-11
[09/22 09:26:47   1281s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:26:47   1281s] Atter site array init, number of instance map data is 0.
[09/22 09:26:47   1281s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:4227.3M, EPOCH TIME: 1758547607.337455
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:26:47   1281s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:26:47   1281s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:4227.3M, EPOCH TIME: 1758547607.338174
[09/22 09:26:47   1281s] Begin checking placement ... (start mem=4227.3M, init mem=4227.3M)
[09/22 09:26:47   1281s] Begin checking exclusive groups violation ...
[09/22 09:26:47   1281s] There are 0 groups to check, max #box is 0, total #box is 0
[09/22 09:26:47   1281s] Finished checking exclusive groups violations. Found 0 Vio.
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] Running CheckPlace using 1 thread in normal mode...
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] ...checkPlace normal is done!
[09/22 09:26:47   1281s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4227.3M, EPOCH TIME: 1758547607.408100
[09/22 09:26:47   1281s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4227.3M, EPOCH TIME: 1758547607.411088
[09/22 09:26:47   1281s] *info: Placed = 14543         
[09/22 09:26:47   1281s] *info: Unplaced = 0           
[09/22 09:26:47   1281s] Placement Density:77.80%(49556/63697)
[09/22 09:26:47   1281s] Placement Density (including fixed std cells):77.80%(49556/63697)
[09/22 09:26:47   1281s] Cell mytop LLGs are deleted
[09/22 09:26:47   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14543).
[09/22 09:26:47   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] # Resetting pin-track-align track data.
[09/22 09:26:47   1281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:26:47   1281s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4227.3M)
[09/22 09:26:47   1281s] OPERPROF: Finished checkPlace at level 1, CPU:0.087, REAL:0.087, MEM:4227.3M, EPOCH TIME: 1758547607.414776
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[09/22 09:26:47   1281s] *** Changed status on (1) nets in Clock.
[09/22 09:26:47   1281s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4227.3M) ***
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] globalDetailRoute
[09/22 09:26:47   1281s] 
[09/22 09:26:47   1281s] #Start globalDetailRoute on Mon Sep 22 09:26:47 2025
[09/22 09:26:47   1281s] #
[09/22 09:26:47   1281s] ### Time Record (globalDetailRoute) is installed.
[09/22 09:26:47   1281s] ### Time Record (Pre Callback) is installed.
[09/22 09:26:47   1281s] ### Time Record (Pre Callback) is uninstalled.
[09/22 09:26:47   1281s] ### Time Record (DB Import) is installed.
[09/22 09:26:47   1281s] ### Time Record (Timing Data Generation) is installed.
[09/22 09:26:47   1281s] ### Time Record (Timing Data Generation) is uninstalled.
[09/22 09:26:47   1281s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[09/22 09:26:47   1281s] ### Net info: total nets: 22457
[09/22 09:26:47   1281s] ### Net info: dirty nets: 528
[09/22 09:26:47   1281s] ### Net info: marked as disconnected nets: 0
[09/22 09:26:47   1281s] ### Net info: fully routed nets: 1
[09/22 09:26:47   1281s] ### Net info: trivial (< 2 pins) nets: 967
[09/22 09:26:47   1281s] ### Net info: unrouted nets: 21489
[09/22 09:26:47   1281s] ### Net info: re-extraction nets: 0
[09/22 09:26:47   1281s] ### Net info: ignored nets: 0
[09/22 09:26:47   1281s] ### Net info: skip routing nets: 0
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] ### import design signature (63): route=17637971 fixed_route=71169540 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1264274838 dirty_area=0 del_dirty_area=0 cell=247344555 placement=964872051 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=71169540 sns=71169540 ppa_info=1120310794
[09/22 09:26:47   1281s] ### Time Record (DB Import) is uninstalled.
[09/22 09:26:47   1281s] #NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] ### Time Record (Data Preparation) is installed.
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:26:47   1281s] ### Time Record (Global Routing) is installed.
[09/22 09:26:47   1281s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:26:47   1281s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:26:47   1281s] #Total number of routable nets = 21490.
[09/22 09:26:47   1281s] #Total number of nets in the design = 22457.
[09/22 09:26:47   1281s] #21490 routable nets do not have any wires.
[09/22 09:26:47   1281s] #21490 nets will be global routed.
[09/22 09:26:47   1281s] ### Time Record (Data Preparation) is installed.
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] #Start routing data preparation on Mon Sep 22 09:26:47 2025
[09/22 09:26:47   1281s] #
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1281s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:47   1282s] ### Time Record (Cell Pin Access) is installed.
[09/22 09:26:47   1282s] #Rebuild pin access data for design.
[09/22 09:26:47   1282s] #Initial pin access analysis.
[09/22 09:26:49   1284s] #Detail pin access analysis.
[09/22 09:26:49   1284s] ### Time Record (Cell Pin Access) is uninstalled.
[09/22 09:26:50   1284s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/22 09:26:50   1284s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:26:50   1284s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/22 09:26:50   1284s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/22 09:26:50   1284s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[09/22 09:26:50   1284s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[09/22 09:26:50   1284s] #pin_access_rlayer=2(Metal2)
[09/22 09:26:50   1284s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/22 09:26:50   1284s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/22 09:26:50   1284s] #enable_dpt_layer_shield=F
[09/22 09:26:50   1284s] #has_line_end_grid=F
[09/22 09:26:50   1284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3164.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1284s] #Regenerating Ggrids automatically.
[09/22 09:26:50   1284s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[09/22 09:26:50   1284s] #Using automatically generated G-grids.
[09/22 09:26:50   1285s] #Done routing data preparation.
[09/22 09:26:50   1285s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3187.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Finished routing data preparation on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Cpu time = 00:00:03
[09/22 09:26:50   1285s] #Elapsed time = 00:00:03
[09/22 09:26:50   1285s] #Increased memory = 34.19 (MB)
[09/22 09:26:50   1285s] #Total memory = 3187.23 (MB)
[09/22 09:26:50   1285s] #Peak memory = 3458.95 (MB)
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:26:50   1285s] ### Time Record (Global Routing) is installed.
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Start global routing on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Start global routing initialization on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Number of eco nets is 1
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Start global routing data preparation on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### build_merged_routing_blockage_rect_list starts on Mon Sep 22 09:26:50 2025 with memory = 3187.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] #Start routing resource analysis on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### init_is_bin_blocked starts on Mon Sep 22 09:26:50 2025 with memory = 3187.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### adjust_flow_cap starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### set_via_blocked starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### copy_flow starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] #Routing resource analysis is done on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### report_flow_cap starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] #  Resource Analysis:
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/22 09:26:50   1285s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/22 09:26:50   1285s] #  --------------------------------------------------------------
[09/22 09:26:50   1285s] #  Metal1         H         128        1227        8190    83.91%
[09/22 09:26:50   1285s] #  Metal2         V        1286          11        8190     0.00%
[09/22 09:26:50   1285s] #  Metal3         H        1348           7        8190     0.00%
[09/22 09:26:50   1285s] #  Metal4         V        1286          11        8190     0.00%
[09/22 09:26:50   1285s] #  Metal5         H        1348           7        8190     0.00%
[09/22 09:26:50   1285s] #  Metal6         V        1287          10        8190     0.00%
[09/22 09:26:50   1285s] #  Metal7         H        1348           7        8190     0.00%
[09/22 09:26:50   1285s] #  Metal8         V        1287          10        8190     0.00%
[09/22 09:26:50   1285s] #  Metal9         H        1341          14        8190     0.00%
[09/22 09:26:50   1285s] #  Metal10        V         408         110        8190     0.00%
[09/22 09:26:50   1285s] #  Metal11        H         534           8        8190     0.00%
[09/22 09:26:50   1285s] #  --------------------------------------------------------------
[09/22 09:26:50   1285s] #  Total                  11602      10.82%       90090     7.63%
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### analyze_m2_tracks starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### report_initial_resource starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### mark_pg_pins_accessibility starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### set_net_region starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Global routing data preparation is done on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### prepare_level starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init level 1 starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### Level 1 hgrid = 91 X 90
[09/22 09:26:50   1285s] ### init level 2 starts on Mon Sep 22 09:26:50 2025 with memory = 3188.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### Level 2 hgrid = 23 X 23  (large_net only)
[09/22 09:26:50   1285s] ### prepare_level_flow starts on Mon Sep 22 09:26:50 2025 with memory = 3189.48 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_flow_edge starts on Mon Sep 22 09:26:50 2025 with memory = 3189.48 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### init_flow_edge starts on Mon Sep 22 09:26:50 2025 with memory = 3190.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #Global routing initialization is done on Mon Sep 22 09:26:50 2025
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] ### routing large nets 
[09/22 09:26:50   1285s] #start global routing iteration 1...
[09/22 09:26:50   1285s] ### init_flow_edge starts on Mon Sep 22 09:26:50 2025 with memory = 3190.23 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### routing at level 2 (topmost level) iter 0
[09/22 09:26:50   1285s] ### Uniform Hboxes (6x6)
[09/22 09:26:50   1285s] ### routing at level 1 iter 0 for 0 hboxes
[09/22 09:26:50   1285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3203.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] #
[09/22 09:26:50   1285s] #start global routing iteration 2...
[09/22 09:26:50   1285s] ### init_flow_edge starts on Mon Sep 22 09:26:50 2025 with memory = 3203.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### cal_flow starts on Mon Sep 22 09:26:50 2025 with memory = 3203.73 (MB), peak = 3458.95 (MB)
[09/22 09:26:50   1285s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:26:50   1285s] ### routing at level 1 (topmost level) iter 0
[09/22 09:26:54   1288s] ### measure_qor starts on Mon Sep 22 09:26:54 2025 with memory = 3257.80 (MB), peak = 3458.95 (MB)
[09/22 09:26:54   1288s] ### measure_congestion starts on Mon Sep 22 09:26:54 2025 with memory = 3257.80 (MB), peak = 3458.95 (MB)
[09/22 09:26:54   1288s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:54   1288s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:54   1288s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3238.25 (MB), peak = 3458.95 (MB)
[09/22 09:26:54   1288s] #
[09/22 09:26:54   1288s] #start global routing iteration 3...
[09/22 09:26:54   1288s] ### routing at level 1 (topmost level) iter 1
[09/22 09:26:56   1290s] ### measure_qor starts on Mon Sep 22 09:26:56 2025 with memory = 3255.14 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### measure_congestion starts on Mon Sep 22 09:26:56 2025 with memory = 3255.14 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] ### route_end starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:26:56   1290s] #Total number of routable nets = 21490.
[09/22 09:26:56   1290s] #Total number of nets in the design = 22457.
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #21490 routable nets have routed wires.
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #Routed nets constraints summary:
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #        Rules   Unconstrained  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #      Default           21490  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #        Total           21490  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #Routing constraints summary of the whole design:
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #        Rules   Unconstrained  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #      Default           21490  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #        Total           21490  
[09/22 09:26:56   1290s] #-----------------------------
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_base_flow starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### init_flow_edge starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_flow starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### report_overcon starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #                 OverCon          
[09/22 09:26:56   1290s] #                  #Gcell    %Gcell
[09/22 09:26:56   1290s] #     Layer           (1)   OverCon  Flow/Cap
[09/22 09:26:56   1290s] #  ----------------------------------------------
[09/22 09:26:56   1290s] #  Metal1        0(0.00%)   (0.00%)     0.69  
[09/22 09:26:56   1290s] #  Metal2        0(0.00%)   (0.00%)     0.51  
[09/22 09:26:56   1290s] #  Metal3        0(0.00%)   (0.00%)     0.50  
[09/22 09:26:56   1290s] #  Metal4        0(0.00%)   (0.00%)     0.37  
[09/22 09:26:56   1290s] #  Metal5        0(0.00%)   (0.00%)     0.23  
[09/22 09:26:56   1290s] #  Metal6        0(0.00%)   (0.00%)     0.16  
[09/22 09:26:56   1290s] #  Metal7        0(0.00%)   (0.00%)     0.02  
[09/22 09:26:56   1290s] #  Metal8        0(0.00%)   (0.00%)     0.01  
[09/22 09:26:56   1290s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[09/22 09:26:56   1290s] #  Metal10       0(0.00%)   (0.00%)     0.21  
[09/22 09:26:56   1290s] #  Metal11       0(0.00%)   (0.00%)     0.01  
[09/22 09:26:56   1290s] #  ----------------------------------------------
[09/22 09:26:56   1290s] #     Total      0(0.00%)   (0.00%)
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/22 09:26:56   1290s] #  Overflow after GR: 0.00% H + 0.00% V
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_base_flow starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### init_flow_edge starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_flow starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### generate_cong_map_content starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### Sync with Inovus CongMap starts on Mon Sep 22 09:26:56 2025 with memory = 3238.52 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #Hotspot report including placement blocked areas
[09/22 09:26:56   1290s] OPERPROF: Starting HotSpotCal at level 1, MEM:4227.3M, EPOCH TIME: 1758547616.439937
[09/22 09:26:56   1290s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/22 09:26:56   1290s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/22 09:26:56   1290s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/22 09:26:56   1290s] [hotspot] |   Metal1(H)    |              1.00 |              2.00 |   129.96   109.44   136.80   116.28 |
[09/22 09:26:56   1290s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[09/22 09:26:56   1290s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/22 09:26:56   1290s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     2.00 |                                     |
[09/22 09:26:56   1290s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/22 09:26:56   1290s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/22 09:26:56   1290s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/22 09:26:56   1290s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:26:56   1290s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/22 09:26:56   1290s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/22 09:26:56   1290s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:4243.3M, EPOCH TIME: 1758547616.448769
[09/22 09:26:56   1290s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### update starts on Mon Sep 22 09:26:56 2025 with memory = 3239.27 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #Complete Global Routing.
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #  Routing Statistics
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #----------------+-----------+-------+
[09/22 09:26:56   1290s] #  Layer         | Length(um)|   Vias|
[09/22 09:26:56   1290s] #----------------+-----------+-------+
[09/22 09:26:56   1290s] #  Poly ( 0H)    |          0|      0|
[09/22 09:26:56   1290s] #  Metal1 ( 1H)  |        693|  53826|
[09/22 09:26:56   1290s] #  Metal2 ( 2V)  |      75510|  37275|
[09/22 09:26:56   1290s] #  Metal3 ( 3H)  |      97767|  11377|
[09/22 09:26:56   1290s] #  Metal4 ( 4V)  |      95349|   5787|
[09/22 09:26:56   1290s] #  Metal5 ( 5H)  |      68440|   2248|
[09/22 09:26:56   1290s] #  Metal6 ( 6V)  |      47555|    226|
[09/22 09:26:56   1290s] #  Metal7 ( 7H)  |       3833|      4|
[09/22 09:26:56   1290s] #  Metal8 ( 8V)  |         86|      0|
[09/22 09:26:56   1290s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:26:56   1290s] #  Metal10 (10V) |          0|      0|
[09/22 09:26:56   1290s] #  Metal11 (11H) |          0|      0|
[09/22 09:26:56   1290s] #----------------+-----------+-------+
[09/22 09:26:56   1290s] #  Total         |     389233| 110743|
[09/22 09:26:56   1290s] #----------------+-----------+-------+
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:26:56   1290s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### report_overcon starts on Mon Sep 22 09:26:56 2025 with memory = 3239.27 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### report_overcon starts on Mon Sep 22 09:26:56 2025 with memory = 3239.27 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:56   1290s] #Max overcon = 0 track.
[09/22 09:26:56   1290s] #Total overcon = 0.00%.
[09/22 09:26:56   1290s] #Worst layer Gcell overcon rate = 0.00%.
[09/22 09:26:56   1290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### global_route design signature (66): route=1506166637 net_attr=2063449931
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #Global routing statistics:
[09/22 09:26:56   1290s] #Cpu time = 00:00:06
[09/22 09:26:56   1290s] #Elapsed time = 00:00:06
[09/22 09:26:56   1290s] #Increased memory = 52.04 (MB)
[09/22 09:26:56   1290s] #Total memory = 3239.27 (MB)
[09/22 09:26:56   1290s] #Peak memory = 3458.95 (MB)
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #Finished global routing on Mon Sep 22 09:26:56 2025
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] #
[09/22 09:26:56   1290s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:26:56   1290s] ### Time Record (Data Preparation) is installed.
[09/22 09:26:56   1290s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:26:56   1290s] ### track-assign external-init starts on Mon Sep 22 09:26:56 2025 with memory = 3238.20 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### Time Record (Track Assignment) is installed.
[09/22 09:26:56   1290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:56   1290s] ### Time Record (Data Preparation) is installed.
[09/22 09:26:56   1290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:56   1290s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:26:56   1290s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:26:56   1290s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.20 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### track-assign engine-init starts on Mon Sep 22 09:26:56 2025 with memory = 3238.20 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] ### Time Record (Track Assignment) is installed.
[09/22 09:26:56   1290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:56   1290s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:56   1290s] ### track-assign core-engine starts on Mon Sep 22 09:26:56 2025 with memory = 3238.20 (MB), peak = 3458.95 (MB)
[09/22 09:26:56   1290s] #Start Track Assignment.
[09/22 09:26:57   1291s] #Done with 24256 horizontal wires in 3 hboxes and 24841 vertical wires in 3 hboxes.
[09/22 09:26:58   1292s] #Done with 5993 horizontal wires in 3 hboxes and 6043 vertical wires in 3 hboxes.
[09/22 09:26:58   1293s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] #Track assignment summary:
[09/22 09:26:58   1293s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/22 09:26:58   1293s] #------------------------------------------------------------------------
[09/22 09:26:58   1293s] # Metal1       701.73 	  0.01%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal2     74303.67 	  0.09%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal3     95074.31 	  0.16%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal4     94996.90 	  0.03%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal5     68410.40 	  0.02%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal6     47610.49 	  0.01%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal7      3850.20 	  0.00%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal8        85.28 	  0.00%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[09/22 09:26:58   1293s] #------------------------------------------------------------------------
[09/22 09:26:58   1293s] # All      385032.99  	  0.07% 	  0.00% 	  0.00%
[09/22 09:26:58   1293s] #Complete Track Assignment.
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] #  Routing Statistics
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] #----------------+-----------+-------+
[09/22 09:26:58   1293s] #  Layer         | Length(um)|   Vias|
[09/22 09:26:58   1293s] #----------------+-----------+-------+
[09/22 09:26:58   1293s] #  Poly ( 0H)    |          0|      0|
[09/22 09:26:58   1293s] #  Metal1 ( 1H)  |        700|  53826|
[09/22 09:26:58   1293s] #  Metal2 ( 2V)  |      74390|  37275|
[09/22 09:26:58   1293s] #  Metal3 ( 3H)  |      95337|  11377|
[09/22 09:26:58   1293s] #  Metal4 ( 4V)  |      95106|   5787|
[09/22 09:26:58   1293s] #  Metal5 ( 5H)  |      68332|   2248|
[09/22 09:26:58   1293s] #  Metal6 ( 6V)  |      47566|    226|
[09/22 09:26:58   1293s] #  Metal7 ( 7H)  |       3841|      4|
[09/22 09:26:58   1293s] #  Metal8 ( 8V)  |         85|      0|
[09/22 09:26:58   1293s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:26:58   1293s] #  Metal10 (10V) |          0|      0|
[09/22 09:26:58   1293s] #  Metal11 (11H) |          0|      0|
[09/22 09:26:58   1293s] #----------------+-----------+-------+
[09/22 09:26:58   1293s] #  Total         |     385356| 110743|
[09/22 09:26:58   1293s] #----------------+-----------+-------+
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:26:58   1293s] ### track_assign design signature (69): route=1921595630
[09/22 09:26:58   1293s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:3.2 GB, peak:3.4 GB
[09/22 09:26:58   1293s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:26:58   1293s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3238.20 (MB), peak = 3458.95 (MB)
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/22 09:26:58   1293s] #Cpu time = 00:00:11
[09/22 09:26:58   1293s] #Elapsed time = 00:00:11
[09/22 09:26:58   1293s] #Increased memory = 85.16 (MB)
[09/22 09:26:58   1293s] #Total memory = 3238.20 (MB)
[09/22 09:26:58   1293s] #Peak memory = 3458.95 (MB)
[09/22 09:26:58   1293s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:58   1293s] ### Time Record (Detail Routing) is installed.
[09/22 09:26:58   1293s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:58   1293s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:58   1293s] ### Time Record (Data Preparation) is installed.
[09/22 09:26:58   1293s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:26:58   1293s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:26:58   1293s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:26:58   1293s] #
[09/22 09:26:58   1293s] #Start Detail Routing..
[09/22 09:26:58   1293s] #start initial detail routing ...
[09/22 09:26:59   1293s] ### Design has 0 dirty nets, 24188 dirty-areas)
[09/22 09:27:39   1333s] #   number of violations = 114
[09/22 09:27:39   1333s] #
[09/22 09:27:39   1333s] #  By Layer and Type:
[09/22 09:27:39   1333s] #
[09/22 09:27:39   1333s] #---------+-------+-------+------+-------+
[09/22 09:27:39   1333s] #  -      | MetSpc| EOLSpc| Short| Totals|
[09/22 09:27:39   1333s] #---------+-------+-------+------+-------+
[09/22 09:27:39   1333s] #  Metal1 |      0|      3|    63|     66|
[09/22 09:27:39   1333s] #  Metal2 |      1|      0|    47|     48|
[09/22 09:27:39   1333s] #  Totals |      1|      3|   110|    114|
[09/22 09:27:39   1333s] #---------+-------+-------+------+-------+
[09/22 09:27:39   1333s] #
[09/22 09:27:39   1333s] #8013 out of 14543 instances (55.1%) need to be verified(marked ipoed), dirty area = 42.9%.
[09/22 09:27:43   1337s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 96.40%
[09/22 09:27:43   1337s] ### Gcell ext dirty-map stats: fill = 7934[96.87%] (Metal1 = 7602[92.82%], Metal2 = 7746[94.58%], Metal3 = 7721[94.27%], Metal4 = 7024[85.76%], Metal5 = 5797[70.78%], Metal6 = 3911[47.75%], Metal7-Metal10 = 672[8.21%]), total gcell = 8190
[09/22 09:27:43   1337s] #   number of violations = 114
[09/22 09:27:43   1337s] #
[09/22 09:27:43   1337s] #  By Layer and Type:
[09/22 09:27:43   1337s] #
[09/22 09:27:43   1337s] #---------+-------+-------+------+-------+
[09/22 09:27:43   1337s] #  -      | MetSpc| EOLSpc| Short| Totals|
[09/22 09:27:43   1337s] #---------+-------+-------+------+-------+
[09/22 09:27:43   1337s] #  Metal1 |      0|      3|    63|     66|
[09/22 09:27:43   1337s] #  Metal2 |      1|      0|    47|     48|
[09/22 09:27:43   1337s] #  Totals |      1|      3|   110|    114|
[09/22 09:27:43   1337s] #---------+-------+-------+------+-------+
[09/22 09:27:43   1337s] #
[09/22 09:27:43   1337s] #cpu time = 00:00:44, elapsed time = 00:00:44, memory = 3236.02 (MB), peak = 3458.95 (MB)
[09/22 09:27:43   1337s] #start 1st optimization iteration ...
[09/22 09:27:46   1340s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 96.40%
[09/22 09:27:46   1340s] ### Gcell ext dirty-map stats: fill = 7935[96.89%] (Metal1 = 7602[92.82%], Metal2 = 7746[94.58%], Metal3 = 7722[94.29%], Metal4 = 7024[85.76%], Metal5 = 5797[70.78%], Metal6 = 3911[47.75%], Metal7-Metal10 = 672[8.21%]), total gcell = 8190
[09/22 09:27:46   1340s] #   number of violations = 26
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #  By Layer and Type:
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #  -      | MetSpc| Short| Totals|
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #  Metal1 |      0|     0|      0|
[09/22 09:27:46   1340s] #  Metal2 |      1|    24|     25|
[09/22 09:27:46   1340s] #  Metal3 |      1|     0|      1|
[09/22 09:27:46   1340s] #  Totals |      2|    24|     26|
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #    number of process antenna violations = 3
[09/22 09:27:46   1340s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3241.49 (MB), peak = 3458.95 (MB)
[09/22 09:27:46   1340s] #start 2nd optimization iteration ...
[09/22 09:27:46   1340s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 96.40%
[09/22 09:27:46   1340s] ### Gcell ext dirty-map stats: fill = 7935[96.89%] (Metal1 = 7602[92.82%], Metal2 = 7746[94.58%], Metal3 = 7722[94.29%], Metal4 = 7024[85.76%], Metal5 = 5797[70.78%], Metal6 = 3911[47.75%], Metal7-Metal10 = 672[8.21%]), total gcell = 8190
[09/22 09:27:46   1340s] #   number of violations = 23
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #  By Layer and Type:
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #  -      | MetSpc| Short| Totals|
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #  Metal1 |      0|     0|      0|
[09/22 09:27:46   1340s] #  Metal2 |      2|    21|     23|
[09/22 09:27:46   1340s] #  Totals |      2|    21|     23|
[09/22 09:27:46   1340s] #---------+-------+------+-------+
[09/22 09:27:46   1340s] #
[09/22 09:27:46   1340s] #    number of process antenna violations = 3
[09/22 09:27:46   1340s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3239.83 (MB), peak = 3458.95 (MB)
[09/22 09:27:46   1340s] #start 3rd optimization iteration ...
[09/22 09:27:47   1341s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 96.40%
[09/22 09:27:47   1341s] ### Gcell ext dirty-map stats: fill = 7935[96.89%] (Metal1 = 7602[92.82%], Metal2 = 7746[94.58%], Metal3 = 7722[94.29%], Metal4 = 7024[85.76%], Metal5 = 5797[70.78%], Metal6 = 3911[47.75%], Metal7-Metal10 = 672[8.21%]), total gcell = 8190
[09/22 09:27:47   1341s] #   number of violations = 0
[09/22 09:27:47   1341s] #    number of process antenna violations = 3
[09/22 09:27:47   1341s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3239.56 (MB), peak = 3458.95 (MB)
[09/22 09:27:47   1341s] #Complete Detail Routing.
[09/22 09:27:47   1341s] #
[09/22 09:27:47   1341s] #  Routing Statistics
[09/22 09:27:47   1341s] #
[09/22 09:27:47   1341s] #----------------+-----------+-------+
[09/22 09:27:47   1341s] #  Layer         | Length(um)|   Vias|
[09/22 09:27:47   1341s] #----------------+-----------+-------+
[09/22 09:27:47   1341s] #  Poly ( 0H)    |          0|      0|
[09/22 09:27:47   1341s] #  Metal1 ( 1H)  |       3204|  56174|
[09/22 09:27:47   1341s] #  Metal2 ( 2V)  |      84683|  43815|
[09/22 09:27:47   1341s] #  Metal3 ( 3H)  |     102232|  13309|
[09/22 09:27:47   1341s] #  Metal4 ( 4V)  |     102095|   5807|
[09/22 09:27:47   1341s] #  Metal5 ( 5H)  |      63893|   2279|
[09/22 09:27:47   1341s] #  Metal6 ( 6V)  |      46949|    235|
[09/22 09:27:47   1341s] #  Metal7 ( 7H)  |       3848|      4|
[09/22 09:27:47   1341s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:27:47   1341s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:27:47   1341s] #  Metal10 (10V) |          0|      0|
[09/22 09:27:47   1341s] #  Metal11 (11H) |          0|      0|
[09/22 09:27:47   1341s] #----------------+-----------+-------+
[09/22 09:27:47   1341s] #  Total         |     406997| 121623|
[09/22 09:27:47   1341s] #----------------+-----------+-------+
[09/22 09:27:47   1341s] #
[09/22 09:27:47   1341s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:27:47   1341s] #Total number of DRC violations = 0
[09/22 09:27:47   1341s] ### Time Record (Detail Routing) is uninstalled.
[09/22 09:27:47   1341s] #Cpu time = 00:00:49
[09/22 09:27:47   1341s] #Elapsed time = 00:00:49
[09/22 09:27:47   1341s] #Increased memory = 1.36 (MB)
[09/22 09:27:47   1341s] #Total memory = 3239.56 (MB)
[09/22 09:27:47   1341s] #Peak memory = 3458.95 (MB)
[09/22 09:27:47   1341s] ### Time Record (Antenna Fixing) is installed.
[09/22 09:27:47   1341s] #
[09/22 09:27:47   1341s] #start routing for process antenna violation fix ...
[09/22 09:27:47   1341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:27:47   1341s] ### Time Record (Data Preparation) is installed.
[09/22 09:27:47   1341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:27:47   1341s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:27:47   1341s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:27:47   1341s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[09/22 09:27:47   1341s] #To increase the message display limit, refer to the product command reference manual.
[09/22 09:27:47   1341s] #- start antenna fix number of process antenna vio = 1.
[09/22 09:27:47   1341s] #- start antenna fix number of net violated process antenna rule = 1.
[09/22 09:27:49   1343s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3241.24 (MB), peak = 3458.95 (MB)
[09/22 09:27:49   1343s] #
[09/22 09:27:49   1343s] #
[09/22 09:27:49   1343s] #  Routing Statistics
[09/22 09:27:49   1343s] #
[09/22 09:27:49   1343s] #----------------+-----------+-------+
[09/22 09:27:49   1343s] #  Layer         | Length(um)|   Vias|
[09/22 09:27:49   1343s] #----------------+-----------+-------+
[09/22 09:27:49   1343s] #  Poly ( 0H)    |          0|      0|
[09/22 09:27:49   1343s] #  Metal1 ( 1H)  |       3204|  56174|
[09/22 09:27:49   1343s] #  Metal2 ( 2V)  |      84683|  43815|
[09/22 09:27:49   1343s] #  Metal3 ( 3H)  |     102232|  13309|
[09/22 09:27:49   1343s] #  Metal4 ( 4V)  |     102090|   5809|
[09/22 09:27:49   1343s] #  Metal5 ( 5H)  |      63893|   2281|
[09/22 09:27:49   1343s] #  Metal6 ( 6V)  |      46955|    235|
[09/22 09:27:49   1343s] #  Metal7 ( 7H)  |       3848|      4|
[09/22 09:27:49   1343s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:27:49   1343s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:27:49   1343s] #  Metal10 (10V) |          0|      0|
[09/22 09:27:49   1343s] #  Metal11 (11H) |          0|      0|
[09/22 09:27:49   1343s] #----------------+-----------+-------+
[09/22 09:27:49   1343s] #  Total         |     406997| 121627|
[09/22 09:27:49   1343s] #----------------+-----------+-------+
[09/22 09:27:49   1343s] #
[09/22 09:27:49   1343s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:27:49   1343s] #Total number of DRC violations = 0
[09/22 09:27:49   1343s] #Total number of process antenna violations = 0
[09/22 09:27:49   1343s] #Total number of net violated process antenna rule = 0
[09/22 09:27:49   1343s] #
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] #  Routing Statistics
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] #----------------+-----------+-------+
[09/22 09:27:50   1344s] #  Layer         | Length(um)|   Vias|
[09/22 09:27:50   1344s] #----------------+-----------+-------+
[09/22 09:27:50   1344s] #  Poly ( 0H)    |          0|      0|
[09/22 09:27:50   1344s] #  Metal1 ( 1H)  |       3204|  56174|
[09/22 09:27:50   1344s] #  Metal2 ( 2V)  |      84683|  43815|
[09/22 09:27:50   1344s] #  Metal3 ( 3H)  |     102232|  13309|
[09/22 09:27:50   1344s] #  Metal4 ( 4V)  |     102090|   5809|
[09/22 09:27:50   1344s] #  Metal5 ( 5H)  |      63893|   2281|
[09/22 09:27:50   1344s] #  Metal6 ( 6V)  |      46955|    235|
[09/22 09:27:50   1344s] #  Metal7 ( 7H)  |       3848|      4|
[09/22 09:27:50   1344s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:27:50   1344s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:27:50   1344s] #  Metal10 (10V) |          0|      0|
[09/22 09:27:50   1344s] #  Metal11 (11H) |          0|      0|
[09/22 09:27:50   1344s] #----------------+-----------+-------+
[09/22 09:27:50   1344s] #  Total         |     406997| 121627|
[09/22 09:27:50   1344s] #----------------+-----------+-------+
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:27:50   1344s] #Total number of DRC violations = 0
[09/22 09:27:50   1344s] #Total number of process antenna violations = 0
[09/22 09:27:50   1344s] #Total number of net violated process antenna rule = 0
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 96.40%
[09/22 09:27:50   1344s] ### Gcell ext dirty-map stats: fill = 7935[96.89%] (Metal1 = 7602[92.82%], Metal2 = 7746[94.58%], Metal3 = 7722[94.29%], Metal4 = 7024[85.76%], Metal5 = 5799[70.81%], Metal6 = 3913[47.78%], Metal7-Metal10 = 672[8.21%]), total gcell = 8190
[09/22 09:27:50   1344s] ### Time Record (Antenna Fixing) is uninstalled.
[09/22 09:27:50   1344s] ### Time Record (Data Preparation) is installed.
[09/22 09:27:50   1344s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:27:50   1344s] ### Time Record (Post Route Wire Spreading) is installed.
[09/22 09:27:50   1344s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] #Start Post Route wire spreading..
[09/22 09:27:50   1344s] ### Time Record (Data Preparation) is installed.
[09/22 09:27:50   1344s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:27:50   1344s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:27:50   1344s] #
[09/22 09:27:50   1344s] #Start DRC checking..
[09/22 09:27:54   1348s] #   number of violations = 0
[09/22 09:27:54   1348s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3239.55 (MB), peak = 3458.95 (MB)
[09/22 09:27:54   1348s] #CELL_VIEW mytop,init has no DRC violation.
[09/22 09:27:54   1348s] #Total number of DRC violations = 0
[09/22 09:27:54   1348s] #Total number of process antenna violations = 0
[09/22 09:27:54   1348s] #Total number of net violated process antenna rule = 0
[09/22 09:27:54   1348s] ### Time Record (Data Preparation) is installed.
[09/22 09:27:54   1348s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:27:54   1348s] #
[09/22 09:27:54   1348s] #Start data preparation for wire spreading...
[09/22 09:27:54   1348s] #
[09/22 09:27:54   1348s] #Data preparation is done on Mon Sep 22 09:27:54 2025
[09/22 09:27:54   1348s] #
[09/22 09:27:54   1348s] ### track-assign engine-init starts on Mon Sep 22 09:27:54 2025 with memory = 3238.77 (MB), peak = 3458.95 (MB)
[09/22 09:27:54   1348s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.4 GB
[09/22 09:27:54   1348s] #
[09/22 09:27:54   1348s] #Start Post Route Wire Spread.
[09/22 09:27:55   1349s] #Done with 7693 horizontal wires in 6 hboxes and 8245 vertical wires in 6 hboxes.
[09/22 09:27:55   1349s] #Complete Post Route Wire Spread.
[09/22 09:27:55   1349s] #
[09/22 09:27:55   1349s] #
[09/22 09:27:55   1349s] #  Routing Statistics
[09/22 09:27:55   1349s] #
[09/22 09:27:55   1349s] #----------------+-----------+-------+
[09/22 09:27:55   1349s] #  Layer         | Length(um)|   Vias|
[09/22 09:27:55   1349s] #----------------+-----------+-------+
[09/22 09:27:55   1349s] #  Poly ( 0H)    |          0|      0|
[09/22 09:27:55   1349s] #  Metal1 ( 1H)  |       3255|  56174|
[09/22 09:27:55   1349s] #  Metal2 ( 2V)  |      85482|  43815|
[09/22 09:27:55   1349s] #  Metal3 ( 3H)  |     104187|  13309|
[09/22 09:27:55   1349s] #  Metal4 ( 4V)  |     103994|   5809|
[09/22 09:27:55   1349s] #  Metal5 ( 5H)  |      64678|   2281|
[09/22 09:27:55   1349s] #  Metal6 ( 6V)  |      47277|    235|
[09/22 09:27:55   1349s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:27:55   1349s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:27:55   1349s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:27:55   1349s] #  Metal10 (10V) |          0|      0|
[09/22 09:27:55   1349s] #  Metal11 (11H) |          0|      0|
[09/22 09:27:55   1349s] #----------------+-----------+-------+
[09/22 09:27:55   1349s] #  Total         |     412818| 121627|
[09/22 09:27:55   1349s] #----------------+-----------+-------+
[09/22 09:27:55   1349s] #
[09/22 09:27:55   1349s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:27:55   1349s] ### Time Record (Data Preparation) is installed.
[09/22 09:27:55   1349s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:27:55   1350s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:27:55   1350s] #
[09/22 09:27:55   1350s] #Start DRC checking..
[09/22 09:27:59   1354s] #   number of violations = 0
[09/22 09:27:59   1354s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3241.84 (MB), peak = 3458.95 (MB)
[09/22 09:27:59   1354s] #CELL_VIEW mytop,init has no DRC violation.
[09/22 09:27:59   1354s] #Total number of DRC violations = 0
[09/22 09:27:59   1354s] #Total number of process antenna violations = 0
[09/22 09:27:59   1354s] #Total number of net violated process antenna rule = 0
[09/22 09:28:01   1355s] #   number of violations = 0
[09/22 09:28:01   1355s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3234.97 (MB), peak = 3458.95 (MB)
[09/22 09:28:01   1355s] #CELL_VIEW mytop,init has no DRC violation.
[09/22 09:28:01   1355s] #Total number of DRC violations = 0
[09/22 09:28:01   1355s] #Total number of process antenna violations = 0
[09/22 09:28:01   1355s] #Total number of net violated process antenna rule = 0
[09/22 09:28:01   1355s] #Post Route wire spread is done.
[09/22 09:28:01   1355s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] #  Routing Statistics
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] #----------------+-----------+-------+
[09/22 09:28:01   1355s] #  Layer         | Length(um)|   Vias|
[09/22 09:28:01   1355s] #----------------+-----------+-------+
[09/22 09:28:01   1355s] #  Poly ( 0H)    |          0|      0|
[09/22 09:28:01   1355s] #  Metal1 ( 1H)  |       3255|  56174|
[09/22 09:28:01   1355s] #  Metal2 ( 2V)  |      85482|  43815|
[09/22 09:28:01   1355s] #  Metal3 ( 3H)  |     104187|  13309|
[09/22 09:28:01   1355s] #  Metal4 ( 4V)  |     103994|   5809|
[09/22 09:28:01   1355s] #  Metal5 ( 5H)  |      64678|   2281|
[09/22 09:28:01   1355s] #  Metal6 ( 6V)  |      47277|    235|
[09/22 09:28:01   1355s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:28:01   1355s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:28:01   1355s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:28:01   1355s] #  Metal10 (10V) |          0|      0|
[09/22 09:28:01   1355s] #  Metal11 (11H) |          0|      0|
[09/22 09:28:01   1355s] #----------------+-----------+-------+
[09/22 09:28:01   1355s] #  Total         |     412818| 121627|
[09/22 09:28:01   1355s] #----------------+-----------+-------+
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:28:01   1355s] #detailRoute Statistics:
[09/22 09:28:01   1355s] #Cpu time = 00:01:02
[09/22 09:28:01   1355s] #Elapsed time = 00:01:02
[09/22 09:28:01   1355s] #Increased memory = -3.23 (MB)
[09/22 09:28:01   1355s] #Total memory = 3234.97 (MB)
[09/22 09:28:01   1355s] #Peak memory = 3458.95 (MB)
[09/22 09:28:01   1355s] ### global_detail_route design signature (118): route=1887600685 flt_obj=0 vio=1905142130 shield_wire=1
[09/22 09:28:01   1355s] ### Time Record (DB Export) is installed.
[09/22 09:28:01   1355s] ### export design design signature (119): route=1887600685 fixed_route=71169540 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1444921826 dirty_area=0 del_dirty_area=0 cell=247344555 placement=966923379 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=71169540 sns=71169540 ppa_info=1120310794
[09/22 09:28:01   1355s] ### Time Record (DB Export) is uninstalled.
[09/22 09:28:01   1355s] ### Time Record (Post Callback) is installed.
[09/22 09:28:01   1355s] ### Time Record (Post Callback) is uninstalled.
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] #globalDetailRoute statistics:
[09/22 09:28:01   1355s] #Cpu time = 00:01:14
[09/22 09:28:01   1355s] #Elapsed time = 00:01:14
[09/22 09:28:01   1355s] #Increased memory = 63.50 (MB)
[09/22 09:28:01   1355s] #Total memory = 3216.58 (MB)
[09/22 09:28:01   1355s] #Peak memory = 3458.95 (MB)
[09/22 09:28:01   1355s] #Number of warnings = 22
[09/22 09:28:01   1355s] #Total number of warnings = 135
[09/22 09:28:01   1355s] #Number of fails = 0
[09/22 09:28:01   1355s] #Total number of fails = 0
[09/22 09:28:01   1355s] #Complete globalDetailRoute on Mon Sep 22 09:28:01 2025
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] ### import design signature (120): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[09/22 09:28:01   1355s] ### Time Record (globalDetailRoute) is uninstalled.
[09/22 09:28:01   1355s] #Default setup view is reset to worst_case.
[09/22 09:28:01   1355s] 
[09/22 09:28:01   1355s] detailRoute
[09/22 09:28:01   1355s] 
[09/22 09:28:01   1355s] #Start detailRoute on Mon Sep 22 09:28:01 2025
[09/22 09:28:01   1355s] #
[09/22 09:28:01   1355s] ### Time Record (detailRoute) is installed.
[09/22 09:28:01   1355s] ### Time Record (Pre Callback) is installed.
[09/22 09:28:01   1355s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[09/22 09:28:01   1355s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:28:01   1355s] ### Time Record (Pre Callback) is uninstalled.
[09/22 09:28:01   1355s] ### Time Record (DB Import) is installed.
[09/22 09:28:01   1355s] ### Time Record (Timing Data Generation) is installed.
[09/22 09:28:01   1355s] ### Time Record (Timing Data Generation) is uninstalled.
[09/22 09:28:01   1356s] ### Net info: total nets: 22457
[09/22 09:28:01   1356s] ### Net info: dirty nets: 0
[09/22 09:28:01   1356s] ### Net info: marked as disconnected nets: 0
[09/22 09:28:02   1356s] ### Net info: fully routed nets: 21490
[09/22 09:28:02   1356s] ### Net info: trivial (< 2 pins) nets: 967
[09/22 09:28:02   1356s] ### Net info: unrouted nets: 0
[09/22 09:28:02   1356s] ### Net info: re-extraction nets: 0
[09/22 09:28:02   1356s] ### Net info: ignored nets: 0
[09/22 09:28:02   1356s] ### Net info: skip routing nets: 0
[09/22 09:28:02   1356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:02   1356s] ### import design signature (121): route=1294091028 fixed_route=71169540 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2114628386 dirty_area=0 del_dirty_area=0 cell=247344555 placement=966923379 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=71169540 sns=71169540 ppa_info=1120310794
[09/22 09:28:02   1356s] ### Time Record (DB Import) is uninstalled.
[09/22 09:28:02   1356s] #NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
[09/22 09:28:02   1356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:02   1356s] ### Time Record (Data Preparation) is installed.
[09/22 09:28:02   1356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:02   1356s] #Start routing data preparation on Mon Sep 22 09:28:02 2025
[09/22 09:28:02   1356s] #
[09/22 09:28:02   1356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:02   1356s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:02   1356s] ### Time Record (Cell Pin Access) is installed.
[09/22 09:28:02   1356s] #Initial pin access analysis.
[09/22 09:28:02   1356s] #Detail pin access analysis.
[09/22 09:28:02   1356s] ### Time Record (Cell Pin Access) is uninstalled.
[09/22 09:28:02   1356s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/22 09:28:02   1356s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:28:02   1356s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/22 09:28:02   1356s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/22 09:28:02   1356s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[09/22 09:28:02   1356s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[09/22 09:28:02   1356s] #pin_access_rlayer=2(Metal2)
[09/22 09:28:02   1356s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/22 09:28:02   1356s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/22 09:28:02   1356s] #enable_dpt_layer_shield=F
[09/22 09:28:02   1356s] #has_line_end_grid=F
[09/22 09:28:02   1356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3204.77 (MB), peak = 3458.95 (MB)
[09/22 09:28:02   1356s] #Regenerating Ggrids automatically.
[09/22 09:28:02   1356s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[09/22 09:28:02   1356s] #Using automatically generated G-grids.
[09/22 09:28:03   1357s] #Done routing data preparation.
[09/22 09:28:03   1357s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3216.02 (MB), peak = 3458.95 (MB)
[09/22 09:28:03   1357s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:28:03   1357s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:03   1357s] ### Time Record (Data Preparation) is installed.
[09/22 09:28:03   1357s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:03   1357s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:28:04   1358s] ### Time Record (Post Route Wire Spreading) is installed.
[09/22 09:28:04   1358s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:28:04   1358s] #
[09/22 09:28:04   1358s] #Start Post Route wire spreading..
[09/22 09:28:04   1358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:04   1358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:04   1358s] ### Time Record (Data Preparation) is installed.
[09/22 09:28:04   1358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:04   1358s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:28:04   1358s] #
[09/22 09:28:04   1358s] #Start data preparation for wire spreading...
[09/22 09:28:04   1358s] #
[09/22 09:28:04   1358s] #Data preparation is done on Mon Sep 22 09:28:04 2025
[09/22 09:28:04   1358s] #
[09/22 09:28:04   1358s] ### track-assign engine-init starts on Mon Sep 22 09:28:04 2025 with memory = 3222.77 (MB), peak = 3458.95 (MB)
[09/22 09:28:04   1358s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:28:04   1358s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[09/22 09:28:04   1358s] #
[09/22 09:28:04   1358s] #Start Post Route Wire Spread.
[09/22 09:28:06   1360s] #Done with 554 horizontal wires in 6 hboxes and 898 vertical wires in 6 hboxes.
[09/22 09:28:06   1360s] #Complete Post Route Wire Spread.
[09/22 09:28:06   1360s] #
[09/22 09:28:06   1360s] #
[09/22 09:28:06   1360s] #  Routing Statistics
[09/22 09:28:06   1360s] #
[09/22 09:28:06   1360s] #----------------+-----------+-------+
[09/22 09:28:06   1360s] #  Layer         | Length(um)|   Vias|
[09/22 09:28:06   1360s] #----------------+-----------+-------+
[09/22 09:28:06   1360s] #  Poly ( 0H)    |          0|      0|
[09/22 09:28:06   1360s] #  Metal1 ( 1H)  |       3256|  56174|
[09/22 09:28:06   1360s] #  Metal2 ( 2V)  |      85514|  43815|
[09/22 09:28:06   1360s] #  Metal3 ( 3H)  |     104310|  13309|
[09/22 09:28:06   1360s] #  Metal4 ( 4V)  |     104186|   5809|
[09/22 09:28:06   1360s] #  Metal5 ( 5H)  |      64723|   2281|
[09/22 09:28:06   1360s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:28:06   1360s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:28:06   1360s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:28:06   1360s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:28:06   1360s] #  Metal10 (10V) |          0|      0|
[09/22 09:28:06   1360s] #  Metal11 (11H) |          0|      0|
[09/22 09:28:06   1360s] #----------------+-----------+-------+
[09/22 09:28:06   1360s] #  Total         |     413223| 121627|
[09/22 09:28:06   1360s] #----------------+-----------+-------+
[09/22 09:28:06   1360s] #
[09/22 09:28:06   1360s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:28:07   1361s] #   number of violations = 0
[09/22 09:28:07   1361s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3216.96 (MB), peak = 3458.95 (MB)
[09/22 09:28:07   1361s] #CELL_VIEW mytop,init has no DRC violation.
[09/22 09:28:07   1361s] #Total number of DRC violations = 0
[09/22 09:28:07   1361s] #Total number of process antenna violations = 0
[09/22 09:28:07   1361s] #Total number of net violated process antenna rule = 0
[09/22 09:28:07   1361s] #Post Route wire spread is done.
[09/22 09:28:07   1361s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/22 09:28:07   1361s] #
[09/22 09:28:07   1361s] #  Routing Statistics
[09/22 09:28:07   1361s] #
[09/22 09:28:07   1361s] #----------------+-----------+-------+
[09/22 09:28:07   1361s] #  Layer         | Length(um)|   Vias|
[09/22 09:28:07   1361s] #----------------+-----------+-------+
[09/22 09:28:07   1361s] #  Poly ( 0H)    |          0|      0|
[09/22 09:28:07   1361s] #  Metal1 ( 1H)  |       3256|  56174|
[09/22 09:28:07   1361s] #  Metal2 ( 2V)  |      85514|  43815|
[09/22 09:28:07   1361s] #  Metal3 ( 3H)  |     104310|  13309|
[09/22 09:28:07   1361s] #  Metal4 ( 4V)  |     104186|   5809|
[09/22 09:28:07   1361s] #  Metal5 ( 5H)  |      64723|   2281|
[09/22 09:28:07   1361s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:28:07   1361s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:28:07   1361s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:28:07   1361s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:28:07   1361s] #  Metal10 (10V) |          0|      0|
[09/22 09:28:07   1361s] #  Metal11 (11H) |          0|      0|
[09/22 09:28:07   1361s] #----------------+-----------+-------+
[09/22 09:28:07   1361s] #  Total         |     413223| 121627|
[09/22 09:28:07   1361s] #----------------+-----------+-------+
[09/22 09:28:07   1361s] #
[09/22 09:28:07   1361s] # Total half perimeter of net bounding box: 397349 um.
[09/22 09:28:07   1361s] ### Time Record (DB Export) is installed.
[09/22 09:28:07   1361s] ### export design design signature (126): route=881501462 fixed_route=71169540 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1033651970 dirty_area=0 del_dirty_area=0 cell=247344555 placement=966923379 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=71169540 sns=71169540 ppa_info=1120310794
[09/22 09:28:07   1361s] ### Time Record (DB Export) is uninstalled.
[09/22 09:28:07   1361s] ### Time Record (Post Callback) is installed.
[09/22 09:28:07   1361s] ### Time Record (Post Callback) is uninstalled.
[09/22 09:28:07   1361s] #
[09/22 09:28:07   1361s] #detailRoute statistics:
[09/22 09:28:07   1361s] #Cpu time = 00:00:06
[09/22 09:28:07   1361s] #Elapsed time = 00:00:06
[09/22 09:28:07   1361s] #Increased memory = -5.80 (MB)
[09/22 09:28:07   1361s] #Total memory = 3200.40 (MB)
[09/22 09:28:07   1361s] #Peak memory = 3458.95 (MB)
[09/22 09:28:07   1361s] #Number of warnings = 11
[09/22 09:28:07   1361s] #Total number of warnings = 146
[09/22 09:28:07   1361s] #Number of fails = 0
[09/22 09:28:07   1361s] #Total number of fails = 0
[09/22 09:28:07   1361s] #Complete detailRoute on Mon Sep 22 09:28:07 2025
[09/22 09:28:07   1361s] #
[09/22 09:28:07   1362s] ### import design signature (127): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[09/22 09:28:07   1362s] ### Time Record (detailRoute) is uninstalled.
[09/22 09:28:07   1362s] #Default setup view is reset to worst_case.
[09/22 09:28:07   1362s] AAE_INFO: Post Route call back at the end of routeDesign
[09/22 09:28:07   1362s] #routeDesign: cpu time = 00:01:20, elapsed time = 00:01:21, memory = 3199.41 (MB), peak = 3458.95 (MB)
[09/22 09:28:07   1362s] ### Time Record (routeDesign) is uninstalled.
[09/22 09:28:07   1362s] #
[09/22 09:28:07   1362s] #  Scalability Statistics
[09/22 09:28:07   1362s] #
[09/22 09:28:07   1362s] #----------------------------+---------+-------------+------------+
[09/22 09:28:07   1362s] #  routeDesign               | cpu time| elapsed time| scalability|
[09/22 09:28:07   1362s] #----------------------------+---------+-------------+------------+
[09/22 09:28:07   1362s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[09/22 09:28:07   1362s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[09/22 09:28:07   1362s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[09/22 09:28:07   1362s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[09/22 09:28:07   1362s] #  DB Export                 | 00:00:01|     00:00:01|         1.0|
[09/22 09:28:07   1362s] #  Cell Pin Access           | 00:00:02|     00:00:02|         1.0|
[09/22 09:28:07   1362s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[09/22 09:28:07   1362s] #  Global Routing            | 00:00:06|     00:00:06|         1.0|
[09/22 09:28:07   1362s] #  Track Assignment          | 00:00:02|     00:00:02|         1.0|
[09/22 09:28:07   1362s] #  Detail Routing            | 00:00:49|     00:00:49|         1.0|
[09/22 09:28:07   1362s] #  Antenna Fixing            | 00:00:03|     00:00:03|         1.0|
[09/22 09:28:07   1362s] #  Post Route Wire Spreading | 00:00:14|     00:00:14|         1.0|
[09/22 09:28:07   1362s] #  Entire Command            | 00:01:20|     00:01:21|         1.0|
[09/22 09:28:07   1362s] #----------------------------+---------+-------------+------------+
[09/22 09:28:07   1362s] #
[09/22 09:28:07   1362s] 
[09/22 09:28:07   1362s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:28:07   1362s] Severity  ID               Count  Summary                                  
[09/22 09:28:07   1362s] WARNING   NRIF-95             11  Option setNanoRouteMode -routeTopRouting...
[09/22 09:28:07   1362s] *** Message Summary: 11 warning(s), 0 error(s)
[09/22 09:28:07   1362s] 
[09/22 09:30:37   1364s] <CMD> setAnalysisMode analysisType onChipVariation
[09/22 09:30:37   1364s] 
[09/22 09:30:37   1364s] Usage: setAnalysisMode [-help] [-reset] [-aging {true|false}] [-analysisType {single|bcwc|onChipVariation}] [-asyncChecks {async|noAsync|asyncOnly|auto}]
[09/22 09:30:37   1364s]                        [-caseAnalysis {true|false}] [-checkType {setup|hold}] [-clkNetsMarking {beforeConstProp|afterConstProp}] [-clkSrcPath {true|false}]
[09/22 09:30:37   1364s]                        [-clockGatingCheck {true|false}] [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}] [-cppr {both|none|setup|hold}]
[09/22 09:30:37   1364s]                        [-honorActiveLogicView {true|false}] [-honorClockDomains {true|false}] [-log {true|false}] [-multi_input_switching_mode <value>]
[09/22 09:30:37   1364s]                        [-propSlew {true|false}] [-sequentialConstProp {true|false}] [-skew {true|false}] [-slackBalancing {true|false}]
[09/22 09:30:37   1364s]                        [-timeBorrowing {true|false}] [-timing_robustness {true|false}] [-timingEngine {statistical|static|rql}]
[09/22 09:30:37   1364s]                        [-timingSelfLoopsNoSkew {true|false}] [-usefulSkew {true|false}] [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]
[09/22 09:30:37   1364s] 
[09/22 09:30:37   1364s] **ERROR: (IMPTCM-48):	"analysisType" is not a legal option for command "setAnalysisMode". Either the current option or an option prior to it is not specified correctly.

[09/22 09:32:04   1366s] <CMD> setAnalysisMode -analysisType onChipVariation
[09/22 09:33:19   1367s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:33:19   1367s] <CMD> timeDesign -timingDebugReport -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postRoute -outDir timingReports
[09/22 09:33:19   1367s] Switching SI Aware to true by default in postroute mode   
[09/22 09:33:19   1367s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[09/22 09:33:19   1367s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[09/22 09:33:19   1367s] *** timeDesign #9 [begin] () : totSession cpu/real = 0:22:47.3/15:19:55.9 (0.0), mem = 3935.3M
[09/22 09:33:19   1367s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:33:19   1367s]  Reset EOS DB
[09/22 09:33:19   1367s] Ignoring AAE DB Resetting ...
[09/22 09:33:19   1367s] Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:33:19   1367s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:33:19   1367s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:33:19   1367s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:33:19   1367s] RC Extraction called in multi-corner(1) mode.
[09/22 09:33:19   1367s] Process corner(s) are loaded.
[09/22 09:33:19   1367s]  Corner: Default_rc_corner
[09/22 09:33:19   1367s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=3935.3M)
[09/22 09:33:19   1367s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d  -extended
[09/22 09:33:19   1367s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:33:19   1367s]       RC Corner Indexes            0   
[09/22 09:33:19   1367s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:33:19   1367s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:33:19   1367s] Resistance Scaling Factor    : 1.00000 
[09/22 09:33:19   1367s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:33:19   1367s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:33:19   1367s] Shrink Factor                : 0.90000
[09/22 09:33:19   1367s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:19   1367s] eee: pegSigSF=1.070000
[09/22 09:33:19   1367s] Initializing multi-corner capacitance tables ... 
[09/22 09:33:19   1367s] Initializing multi-corner resistance tables ...
[09/22 09:33:19   1367s] Creating RPSQ from WeeR and WRes ...
[09/22 09:33:19   1367s] eee: Grid unit RC data computation started
[09/22 09:33:19   1367s] eee: Grid unit RC data computation completed
[09/22 09:33:19   1367s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:33:19   1367s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:33:19   1367s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:33:19   1367s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:33:19   1367s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:33:19   1367s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:33:19   1367s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:33:19   1367s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:33:19   1367s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:33:19   1367s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:33:19   1367s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:33:19   1367s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:33:19   1367s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:33:19   1367s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:33:19   1367s] eee: NetCapCache creation started. (Current Mem: 3935.301M) 
[09/22 09:33:19   1367s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3935.301M) 
[09/22 09:33:19   1367s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:33:19   1367s] eee: Metal Layers Info:
[09/22 09:33:19   1367s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:19   1367s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:33:19   1367s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:19   1367s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:33:19   1367s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:33:19   1367s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:33:19   1367s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:33:19   1367s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:33:19   1367s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:33:19   1367s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:19   1367s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:33:19   1367s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:33:19   1367s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:33:19   1367s] eee: +----------------------------------------------------+
[09/22 09:33:19   1367s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:33:19   1367s] eee: +----------------------------------------------------+
[09/22 09:33:19   1367s] eee: +----------------------------------------------------+
[09/22 09:33:19   1367s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:33:19   1367s] eee: +----------------------------------------------------+
[09/22 09:33:19   1367s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3935.3M)
[09/22 09:33:20   1367s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:33:20   1368s] Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 30.0008% (CPU Time= 0:00:00.6  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 70.0006% (CPU Time= 0:00:01.0  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 3975.3M)
[09/22 09:33:20   1368s] Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 3975.3M)
[09/22 09:33:21   1369s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 3975.3M)
[09/22 09:33:21   1369s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:21   1369s] Number of Extracted Resistors     : 339286
[09/22 09:33:21   1369s] Number of Extracted Ground Cap.   : 345934
[09/22 09:33:21   1369s] Number of Extracted Coupling Cap. : 632132
[09/22 09:33:21   1369s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 3943.301M)
[09/22 09:33:21   1369s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:33:21   1369s]  Corner: Default_rc_corner
[09/22 09:33:21   1369s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3943.3M)
[09/22 09:33:21   1369s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:33:21   1369s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21490 access done (mem: 3943.301M)
[09/22 09:33:21   1369s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3943.301M)
[09/22 09:33:21   1369s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 3943.301M)
[09/22 09:33:21   1369s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:33:21   1369s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3943.301M)
[09/22 09:33:21   1369s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 3943.301M)
[09/22 09:33:21   1369s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 3943.301M)
[09/22 09:33:21   1369s] Starting delay calculation for Setup views
[09/22 09:33:21   1369s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:33:21   1369s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[09/22 09:33:21   1369s] AAE DB initialization (MEM=3256.136719 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/22 09:33:21   1369s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:33:21   1369s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:33:21   1369s] #################################################################################
[09/22 09:33:21   1369s] # Design Stage: PostRoute
[09/22 09:33:21   1369s] # Design Name: mytop
[09/22 09:33:21   1369s] # Design Mode: 90nm
[09/22 09:33:21   1369s] # Analysis Mode: MMMC OCV 
[09/22 09:33:21   1369s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:33:21   1369s] # Signoff Settings: SI On 
[09/22 09:33:21   1369s] #################################################################################
[09/22 09:33:22   1370s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:33:22   1370s] Setting infinite Tws ...
[09/22 09:33:22   1370s] First Iteration Infinite Tw... 
[09/22 09:33:22   1370s] Calculate early delays in OCV mode...
[09/22 09:33:22   1370s] Calculate late delays in OCV mode...
[09/22 09:33:22   1370s] Topological Sorting (REAL = 0:00:00.0, MEM = 4023.9M, InitMEM = 4023.9M)
[09/22 09:33:22   1370s] Start delay calculation (fullDC) (1 T). (MEM=3280.21)
[09/22 09:33:22   1370s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:33:22   1370s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:22   1370s] eee: pegSigSF=1.070000
[09/22 09:33:22   1370s] Initializing multi-corner capacitance tables ... 
[09/22 09:33:22   1370s] Initializing multi-corner resistance tables ...
[09/22 09:33:22   1370s] Creating RPSQ from WeeR and WRes ...
[09/22 09:33:22   1370s] eee: Grid unit RC data computation started
[09/22 09:33:22   1370s] eee: Grid unit RC data computation completed
[09/22 09:33:22   1370s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:33:22   1370s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:33:22   1370s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:33:22   1370s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:33:22   1370s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:33:22   1370s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:33:22   1370s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:33:22   1370s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:33:22   1370s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:33:22   1370s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:33:22   1370s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:33:22   1370s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:33:22   1370s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:33:22   1370s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:33:22   1370s] eee: NetCapCache creation started. (Current Mem: 4023.910M) 
[09/22 09:33:22   1370s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4023.910M) 
[09/22 09:33:22   1370s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:33:22   1370s] eee: Metal Layers Info:
[09/22 09:33:22   1370s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:22   1370s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:33:22   1370s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:22   1370s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:33:22   1370s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:33:22   1370s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:33:22   1370s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:33:22   1370s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:33:22   1370s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:33:22   1370s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:22   1370s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:33:22   1370s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:33:22   1370s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:33:22   1370s] eee: +----------------------------------------------------+
[09/22 09:33:22   1370s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:33:22   1370s] eee: +----------------------------------------------------+
[09/22 09:33:22   1370s] eee: +----------------------------------------------------+
[09/22 09:33:22   1370s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:33:22   1370s] eee: +----------------------------------------------------+
[09/22 09:33:22   1370s] Start AAE Lib Loading. (MEM=3280.207031)
[09/22 09:33:22   1370s] End AAE Lib Loading. (MEM=3289.230469 CPU=0:00:00.0 Real=0:00:00.0)
[09/22 09:33:22   1370s] End AAE Lib Interpolated Model. (MEM=3289.230469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:22   1370s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4224.910M)
[09/22 09:33:22   1370s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4232.9M)
[09/22 09:33:25   1373s] Total number of fetched objects 21492
[09/22 09:33:25   1373s] AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
[09/22 09:33:25   1373s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:25   1373s] End delay calculation. (MEM=3312.5 CPU=0:00:02.8 REAL=0:00:03.0)
[09/22 09:33:25   1373s] End delay calculation (fullDC). (MEM=3290.13 CPU=0:00:03.3 REAL=0:00:03.0)
[09/22 09:33:25   1373s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:33:25   1373s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 4308.9M) ***
[09/22 09:33:25   1373s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3302.9M)
[09/22 09:33:25   1373s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:33:25   1373s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3302.9M)
[09/22 09:33:25   1373s] Starting SI iteration 2
[09/22 09:33:26   1374s] Calculate early delays in OCV mode...
[09/22 09:33:26   1374s] Calculate late delays in OCV mode...
[09/22 09:33:26   1374s] Start delay calculation (fullDC) (1 T). (MEM=3292.32)
[09/22 09:33:26   1374s] End AAE Lib Interpolated Model. (MEM=3296.824219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:26   1374s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 10. 
[09/22 09:33:26   1374s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21492. 
[09/22 09:33:26   1374s] Total number of fetched objects 21492
[09/22 09:33:26   1374s] AAE_INFO-618: Total number of nets in the design is 22457,  0.0 percent of the nets selected for SI analysis
[09/22 09:33:26   1374s] End delay calculation. (MEM=3308.65 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:33:26   1374s] End delay calculation (fullDC). (MEM=3308.65 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:33:26   1374s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4245.0M) ***
[09/22 09:33:26   1374s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:22:54 mem=4245.0M)
[09/22 09:33:26   1374s] Effort level <high> specified for reg2reg path_group
[09/22 09:33:26   1374s] Cell mytop LLGs are deleted
[09/22 09:33:26   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4245.0M, EPOCH TIME: 1758548006.577150
[09/22 09:33:26   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4245.0M, EPOCH TIME: 1758548006.577925
[09/22 09:33:26   1374s] Max number of tech site patterns supported in site array is 256.
[09/22 09:33:26   1374s] Core basic site is CoreSite
[09/22 09:33:26   1374s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:33:26   1374s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:33:26   1374s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:33:26   1374s] SiteArray: use 942,080 bytes
[09/22 09:33:26   1374s] SiteArray: current memory after site array memory allocation 4245.0M
[09/22 09:33:26   1374s] SiteArray: FP blocked sites are writable
[09/22 09:33:26   1374s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4245.0M, EPOCH TIME: 1758548006.593224
[09/22 09:33:26   1374s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:33:26   1374s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4245.0M, EPOCH TIME: 1758548006.593346
[09/22 09:33:26   1374s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:33:26   1374s] Atter site array init, number of instance map data is 0.
[09/22 09:33:26   1374s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.016, REAL:0.016, MEM:4245.0M, EPOCH TIME: 1758548006.593786
[09/22 09:33:26   1374s] 
[09/22 09:33:26   1374s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:33:26   1374s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:33:26   1374s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:4245.0M, EPOCH TIME: 1758548006.595232
[09/22 09:33:26   1374s] Cell mytop LLGs are deleted
[09/22 09:33:26   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:26   1374s] Generating machine readable timing report  timingReports/mytop_postRoute.btarpt.gz
[09/22 09:33:26   1374s] ** INFO: Initializing Glitch Interface
[09/22 09:33:27   1375s] ** INFO: Initializing Glitch Interface
[09/22 09:33:27   1375s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
------------------------------------------------------------------

[09/22 09:33:27   1375s] Reported timing to dir timingReports
[09/22 09:33:27   1375s] Total CPU time: 7.96 sec
[09/22 09:33:27   1375s] Total Real time: 8.0 sec
[09/22 09:33:27   1375s] Total Memory Usage: 4325.027344 Mbytes
[09/22 09:33:27   1375s] Reset AAE Options
[09/22 09:33:27   1375s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:33:27   1375s] *** timeDesign #9 [finish] () : cpu/real = 0:00:08.0/0:00:08.2 (1.0), totSession cpu/real = 0:22:55.3/15:20:04.0 (0.0), mem = 4325.0M
[09/22 09:33:27   1375s] 
[09/22 09:33:27   1375s] =============================================================================================
[09/22 09:33:27   1375s]  Final TAT Report : timeDesign #9                                               23.34-s088_1
[09/22 09:33:27   1375s] =============================================================================================
[09/22 09:33:27   1375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:33:27   1375s] ---------------------------------------------------------------------------------------------
[09/22 09:33:27   1375s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:33:27   1375s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:00.7    0.7
[09/22 09:33:27   1375s] [ DrvReport              ]      1   0:00:00.7  (   8.1 % )     0:00:00.7 /  0:00:00.4    0.5
[09/22 09:33:27   1375s] [ ExtractRC              ]      1   0:00:02.2  (  27.1 % )     0:00:02.2 /  0:00:02.3    1.1
[09/22 09:33:27   1375s] [ UpdateTimingGraph      ]      2   0:00:00.8  (   9.8 % )     0:00:04.9 /  0:00:04.8    1.0
[09/22 09:33:27   1375s] [ FullDelayCalc          ]      2   0:00:03.8  (  45.9 % )     0:00:03.8 /  0:00:03.7    1.0
[09/22 09:33:27   1375s] [ TimingUpdate           ]      2   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:33:27   1375s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:33:27   1375s] [ GenerateReports        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:33:27   1375s] [ MISC                   ]          0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:33:27   1375s] ---------------------------------------------------------------------------------------------
[09/22 09:33:27   1375s]  timeDesign #9 TOTAL                0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.0    1.0
[09/22 09:33:27   1375s] ---------------------------------------------------------------------------------------------
[09/22 09:33:31   1375s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/22 09:33:31   1375s] <CMD> timeDesign -timingDebugReport -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mytop_postRoute -outDir timingReports
[09/22 09:33:31   1375s] *** timeDesign #10 [begin] () : totSession cpu/real = 0:22:55.4/15:20:07.5 (0.0), mem = 4325.0M
[09/22 09:33:31   1375s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:33:31   1375s]  Reset EOS DB
[09/22 09:33:31   1375s] Ignoring AAE DB Resetting ...
[09/22 09:33:31   1375s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21489 access done (mem: 4325.027M)
[09/22 09:33:31   1375s] Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:33:31   1375s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:33:31   1375s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:33:31   1375s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:33:31   1375s] RC Extraction called in multi-corner(1) mode.
[09/22 09:33:31   1375s] Process corner(s) are loaded.
[09/22 09:33:31   1375s]  Corner: Default_rc_corner
[09/22 09:33:31   1375s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4325.03M)
[09/22 09:33:31   1375s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
[09/22 09:33:31   1375s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:33:31   1375s]       RC Corner Indexes            0   
[09/22 09:33:31   1375s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:33:31   1375s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:33:31   1375s] Resistance Scaling Factor    : 1.00000 
[09/22 09:33:31   1375s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:33:31   1375s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:33:31   1375s] Shrink Factor                : 0.90000
[09/22 09:33:31   1375s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:31   1375s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:31   1375s] eee: pegSigSF=1.070000
[09/22 09:33:31   1375s] Initializing multi-corner capacitance tables ... 
[09/22 09:33:31   1375s] Initializing multi-corner resistance tables ...
[09/22 09:33:31   1375s] Creating RPSQ from WeeR and WRes ...
[09/22 09:33:31   1375s] eee: Grid unit RC data computation started
[09/22 09:33:31   1375s] eee: Grid unit RC data computation completed
[09/22 09:33:31   1375s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:33:31   1375s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:33:31   1375s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:33:31   1375s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:33:31   1375s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:33:31   1375s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:33:31   1375s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:33:31   1375s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:33:31   1375s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:33:31   1375s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:33:31   1375s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:33:31   1375s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:33:31   1375s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:33:31   1375s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:33:31   1375s] eee: NetCapCache creation started. (Current Mem: 4325.027M) 
[09/22 09:33:31   1375s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4325.027M) 
[09/22 09:33:31   1375s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:33:31   1375s] eee: Metal Layers Info:
[09/22 09:33:31   1375s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:31   1375s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:33:31   1375s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:31   1375s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:33:31   1375s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:33:31   1375s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:33:31   1375s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:33:31   1375s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:33:31   1375s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:33:31   1375s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:31   1375s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:33:31   1375s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:33:31   1375s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:33:31   1375s] eee: +----------------------------------------------------+
[09/22 09:33:31   1375s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:33:31   1375s] eee: +----------------------------------------------------+
[09/22 09:33:31   1375s] eee: +----------------------------------------------------+
[09/22 09:33:31   1375s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:33:31   1375s] eee: +----------------------------------------------------+
[09/22 09:33:31   1375s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4325.0M)
[09/22 09:33:31   1375s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:33:31   1376s] Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 4373.0M)
[09/22 09:33:31   1376s] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 4373.0M)
[09/22 09:33:31   1376s] Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4373.0M)
[09/22 09:33:31   1376s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 4373.0M)
[09/22 09:33:32   1376s] Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4373.0M)
[09/22 09:33:32   1376s] Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 4373.0M)
[09/22 09:33:32   1376s] Extracted 70.0006% (CPU Time= 0:00:00.9  MEM= 4373.0M)
[09/22 09:33:32   1376s] Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 4373.0M)
[09/22 09:33:32   1376s] Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 4373.0M)
[09/22 09:33:32   1377s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 4373.0M)
[09/22 09:33:32   1377s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:33   1377s] Number of Extracted Resistors     : 339286
[09/22 09:33:33   1377s] Number of Extracted Ground Cap.   : 345934
[09/22 09:33:33   1377s] Number of Extracted Coupling Cap. : 632132
[09/22 09:33:33   1377s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4341.027M)
[09/22 09:33:33   1377s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:33:33   1377s]  Corner: Default_rc_corner
[09/22 09:33:33   1377s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4341.0M)
[09/22 09:33:33   1377s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:33:33   1377s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21490 access done (mem: 4341.027M)
[09/22 09:33:33   1377s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4341.027M)
[09/22 09:33:33   1377s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4341.027M)
[09/22 09:33:33   1377s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:33:33   1377s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4341.027M)
[09/22 09:33:33   1377s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 4341.027M)
[09/22 09:33:33   1377s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4341.027M)
[09/22 09:33:33   1377s] Effort level <high> specified for reg2reg path_group
[09/22 09:33:33   1377s] Cell mytop LLGs are deleted
[09/22 09:33:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4323.3M, EPOCH TIME: 1758548013.558041
[09/22 09:33:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4323.3M, EPOCH TIME: 1758548013.558806
[09/22 09:33:33   1377s] Max number of tech site patterns supported in site array is 256.
[09/22 09:33:33   1377s] Core basic site is CoreSite
[09/22 09:33:33   1377s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:33:33   1377s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:33:33   1377s] Fast DP-INIT is on for default
[09/22 09:33:33   1377s] Atter site array init, number of instance map data is 0.
[09/22 09:33:33   1377s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4323.3M, EPOCH TIME: 1758548013.573424
[09/22 09:33:33   1377s] 
[09/22 09:33:33   1377s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:33:33   1377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:33:33   1377s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4323.3M, EPOCH TIME: 1758548013.574895
[09/22 09:33:33   1377s] Cell mytop LLGs are deleted
[09/22 09:33:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:33:33   1377s] Starting delay calculation for Hold views
[09/22 09:33:33   1378s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:33:33   1378s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 09:33:33   1378s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:33:33   1378s] #################################################################################
[09/22 09:33:33   1378s] # Design Stage: PostRoute
[09/22 09:33:33   1378s] # Design Name: mytop
[09/22 09:33:33   1378s] # Design Mode: 90nm
[09/22 09:33:33   1378s] # Analysis Mode: MMMC OCV 
[09/22 09:33:33   1378s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:33:33   1378s] # Signoff Settings: SI On 
[09/22 09:33:33   1378s] #################################################################################
[09/22 09:33:33   1378s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:33:33   1378s] Setting infinite Tws ...
[09/22 09:33:33   1378s] First Iteration Infinite Tw... 
[09/22 09:33:33   1378s] Calculate late delays in OCV mode...
[09/22 09:33:33   1378s] Calculate early delays in OCV mode...
[09/22 09:33:33   1378s] Topological Sorting (REAL = 0:00:00.0, MEM = 4332.9M, InitMEM = 4332.9M)
[09/22 09:33:33   1378s] Start delay calculation (fullDC) (1 T). (MEM=3280.73)
[09/22 09:33:33   1378s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:33:33   1378s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:33:33   1378s] eee: pegSigSF=1.070000
[09/22 09:33:33   1378s] Initializing multi-corner capacitance tables ... 
[09/22 09:33:33   1378s] Initializing multi-corner resistance tables ...
[09/22 09:33:33   1378s] Creating RPSQ from WeeR and WRes ...
[09/22 09:33:33   1378s] eee: Grid unit RC data computation started
[09/22 09:33:33   1378s] eee: Grid unit RC data computation completed
[09/22 09:33:33   1378s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:33:33   1378s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:33:33   1378s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:33:33   1378s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:33:33   1378s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:33:33   1378s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:33:33   1378s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:33:33   1378s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:33:33   1378s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:33:33   1378s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:33:33   1378s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:33:33   1378s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:33:33   1378s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:33:33   1378s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:33:33   1378s] eee: NetCapCache creation started. (Current Mem: 4332.910M) 
[09/22 09:33:34   1378s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  Curr Mem: 4332.910M) 
[09/22 09:33:34   1378s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:33:34   1378s] eee: Metal Layers Info:
[09/22 09:33:34   1378s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:34   1378s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:33:34   1378s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:34   1378s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:33:34   1378s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:33:34   1378s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:33:34   1378s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:33:34   1378s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:33:34   1378s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:33:34   1378s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:33:34   1378s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:33:34   1378s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:33:34   1378s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:33:34   1378s] eee: +----------------------------------------------------+
[09/22 09:33:34   1378s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:33:34   1378s] eee: +----------------------------------------------------+
[09/22 09:33:34   1378s] eee: +----------------------------------------------------+
[09/22 09:33:34   1378s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:33:34   1378s] eee: +----------------------------------------------------+
[09/22 09:33:34   1378s] End AAE Lib Interpolated Model. (MEM=3280.726562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:34   1378s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4332.910M)
[09/22 09:33:34   1378s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4332.9M)
[09/22 09:33:37   1381s] Total number of fetched objects 21492
[09/22 09:33:37   1381s] AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
[09/22 09:33:37   1381s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:37   1381s] End delay calculation. (MEM=3292.32 CPU=0:00:02.9 REAL=0:00:03.0)
[09/22 09:33:37   1381s] End delay calculation (fullDC). (MEM=3292.32 CPU=0:00:03.2 REAL=0:00:04.0)
[09/22 09:33:37   1381s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:33:37   1381s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 4300.9M) ***
[09/22 09:33:37   1381s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3293.1M)
[09/22 09:33:37   1381s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:33:37   1381s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3293.1M)
[09/22 09:33:37   1381s] Starting SI iteration 2
[09/22 09:33:37   1382s] Calculate late delays in OCV mode...
[09/22 09:33:37   1382s] Calculate early delays in OCV mode...
[09/22 09:33:37   1382s] Start delay calculation (fullDC) (1 T). (MEM=3294.62)
[09/22 09:33:37   1382s] End AAE Lib Interpolated Model. (MEM=3294.621094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:33:37   1382s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 12. 
[09/22 09:33:37   1382s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21492. 
[09/22 09:33:37   1382s] Total number of fetched objects 21492
[09/22 09:33:37   1382s] AAE_INFO-618: Total number of nets in the design is 22457,  1.4 percent of the nets selected for SI analysis
[09/22 09:33:37   1382s] End delay calculation. (MEM=3296.87 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:33:37   1382s] End delay calculation (fullDC). (MEM=3296.87 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:33:37   1382s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4245.0M) ***
[09/22 09:33:37   1382s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:23:02 mem=4245.0M)
[09/22 09:33:38   1382s] Generating machine readable timing report  timingReports/mytop_postRoute_hold.btarpt.gz
[09/22 09:33:38   1382s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  | -0.003  | -0.012  |
|           TNS (ns):| -0.325  | -0.008  | -0.318  |
|    Violating Paths:|   72    |    6    |   67    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
------------------------------------------------------------------

[09/22 09:33:38   1382s] Reported timing to dir timingReports
[09/22 09:33:38   1382s] Total CPU time: 7.16 sec
[09/22 09:33:38   1382s] Total Real time: 7.0 sec
[09/22 09:33:38   1382s] Total Memory Usage: 4227.300781 Mbytes
[09/22 09:33:38   1382s] Reset AAE Options
[09/22 09:33:38   1382s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:33:38   1382s] *** timeDesign #10 [finish] () : cpu/real = 0:00:07.2/0:00:07.1 (1.0), totSession cpu/real = 0:23:02.5/15:20:14.6 (0.0), mem = 4227.3M
[09/22 09:33:38   1382s] 
[09/22 09:33:38   1382s] =============================================================================================
[09/22 09:33:38   1382s]  Final TAT Report : timeDesign #10                                              23.34-s088_1
[09/22 09:33:38   1382s] =============================================================================================
[09/22 09:33:38   1382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:33:38   1382s] ---------------------------------------------------------------------------------------------
[09/22 09:33:38   1382s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:33:38   1382s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:04.5 /  0:00:04.5    1.0
[09/22 09:33:38   1382s] [ ExtractRC              ]      1   0:00:02.3  (  32.0 % )     0:00:02.3 /  0:00:02.4    1.0
[09/22 09:33:38   1382s] [ UpdateTimingGraph      ]      1   0:00:00.7  (   9.5 % )     0:00:04.4 /  0:00:04.4    1.0
[09/22 09:33:38   1382s] [ FullDelayCalc          ]      2   0:00:03.6  (  50.7 % )     0:00:03.6 /  0:00:03.6    1.0
[09/22 09:33:38   1382s] [ TimingUpdate           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:33:38   1382s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:33:38   1382s] [ GenerateReports        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:33:38   1382s] [ MISC                   ]          0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:33:38   1382s] ---------------------------------------------------------------------------------------------
[09/22 09:33:38   1382s]  timeDesign #10 TOTAL               0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.2    1.0
[09/22 09:33:38   1382s] ---------------------------------------------------------------------------------------------
[09/22 09:34:22   1383s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/22 09:34:22   1383s] <CMD> setDelayCalMode -engine default -siAware true
[09/22 09:34:22   1383s] <CMD> optDesign -postRoute -hold
[09/22 09:34:22   1383s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3249.8M, totSessionCpu=0:23:03 **
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] Active Setup views: worst_case 
[09/22 09:34:22   1383s] *** optDesign #5 [begin] () : totSession cpu/real = 0:23:03.4/15:20:58.8 (0.0), mem = 4227.3M
[09/22 09:34:22   1383s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:34:22   1383s] GigaOpt running with 1 threads.
[09/22 09:34:22   1383s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:03.4/15:20:58.8 (0.0), mem = 4227.3M
[09/22 09:34:22   1383s] **INFO: User settings:
[09/22 09:34:22   1383s] setNanoRouteMode -route_detail_auto_stop                                                  true
[09/22 09:34:22   1383s] setNanoRouteMode -route_detail_fix_antenna                                                true
[09/22 09:34:22   1383s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[09/22 09:34:22   1383s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[09/22 09:34:22   1383s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                38.8
[09/22 09:34:22   1383s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[09/22 09:34:22   1383s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[09/22 09:34:22   1383s] setNanoRouteMode -route_selected_net_only                                                 false
[09/22 09:34:22   1383s] setNanoRouteMode -route_with_eco                                                          false
[09/22 09:34:22   1383s] setNanoRouteMode -route_with_litho_driven                                                 false
[09/22 09:34:22   1383s] setNanoRouteMode -route_with_si_driven                                                    true
[09/22 09:34:22   1383s] setNanoRouteMode -route_with_timing_driven                                                false
[09/22 09:34:22   1383s] setExtractRCMode -coupled                                                                 true
[09/22 09:34:22   1383s] setExtractRCMode -engine                                                                  postRoute
[09/22 09:34:22   1383s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[09/22 09:34:22   1383s] setDelayCalMode -enable_high_fanout                                                       true
[09/22 09:34:22   1383s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[09/22 09:34:22   1383s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[09/22 09:34:22   1383s] setDelayCalMode -engine                                                                   aae
[09/22 09:34:22   1383s] setDelayCalMode -ignoreNetLoad                                                            false
[09/22 09:34:22   1383s] setDelayCalMode -SIAware                                                                  true
[09/22 09:34:22   1383s] setDelayCalMode -socv_accuracy_mode                                                       low
[09/22 09:34:22   1383s] setOptMode -opt_view_pruning_setup_views_active_list                                      { worst_case }
[09/22 09:34:22   1383s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { worst_case}
[09/22 09:34:22   1383s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { worst_case}
[09/22 09:34:22   1383s] setOptMode -opt_drv_margin                                                                0
[09/22 09:34:22   1383s] setOptMode -opt_drv_fix_max_cap                                                           true
[09/22 09:34:22   1383s] setOptMode -opt_drv                                                                       true
[09/22 09:34:22   1383s] setOptMode -opt_fix_fanout_load                                                           false
[09/22 09:34:22   1383s] setOptMode -opt_drv_fix_max_tran                                                          true
[09/22 09:34:22   1383s] setOptMode -opt_resize_flip_flops                                                         true
[09/22 09:34:22   1383s] setOptMode -opt_preserve_all_sequential                                                   false
[09/22 09:34:22   1383s] setOptMode -opt_setup_target_slack                                                        0
[09/22 09:34:22   1383s] setSIMode -separate_delta_delay_on_data                                                   true
[09/22 09:34:22   1383s] setPlaceMode -place_design_floorplan_mode                                                 false
[09/22 09:34:22   1383s] setAnalysisMode -analysisType                                                             onChipVariation
[09/22 09:34:22   1383s] setAnalysisMode -checkType                                                                setup
[09/22 09:34:22   1383s] setAnalysisMode -clkSrcPath                                                               true
[09/22 09:34:22   1383s] setAnalysisMode -clockPropagation                                                         sdcControl
[09/22 09:34:22   1383s] setAnalysisMode -skew                                                                     true
[09/22 09:34:22   1383s] setAnalysisMode -usefulSkew                                                               true
[09/22 09:34:22   1383s] setAnalysisMode -virtualIPO                                                               false
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:34:22   1383s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/22 09:34:22   1383s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:22   1383s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:22   1383s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:22   1383s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:22   1383s] Summary for sequential cells identification: 
[09/22 09:34:22   1383s]   Identified SBFF number: 104
[09/22 09:34:22   1383s]   Identified MBFF number: 0
[09/22 09:34:22   1383s]   Identified SB Latch number: 8
[09/22 09:34:22   1383s]   Identified MB Latch number: 0
[09/22 09:34:22   1383s]   Not identified SBFF number: 16
[09/22 09:34:22   1383s]   Not identified MBFF number: 0
[09/22 09:34:22   1383s]   Not identified SB Latch number: 8
[09/22 09:34:22   1383s]   Not identified MB Latch number: 0
[09/22 09:34:22   1383s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:22   1383s]  Visiting view : worst_case
[09/22 09:34:22   1383s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:22   1383s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:22   1383s]  Visiting view : best_case
[09/22 09:34:22   1383s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:22   1383s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:22   1383s] TLC MultiMap info (StdDelay):
[09/22 09:34:22   1383s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:22   1383s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:22   1383s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:22   1383s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:22   1383s]  Setting StdDelay to: 36.8ps
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:22   1383s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:34:22   1383s] OPERPROF: Starting DPlace-Init at level 1, MEM:4227.3M, EPOCH TIME: 1758548062.537074
[09/22 09:34:22   1383s] Processing tracks to init pin-track alignment.
[09/22 09:34:22   1383s] z: 2, totalTracks: 1
[09/22 09:34:22   1383s] z: 4, totalTracks: 1
[09/22 09:34:22   1383s] z: 6, totalTracks: 1
[09/22 09:34:22   1383s] z: 8, totalTracks: 1
[09/22 09:34:22   1383s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:34:22   1383s] Cell mytop LLGs are deleted
[09/22 09:34:22   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] # Building mytop llgBox search-tree.
[09/22 09:34:22   1383s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4227.3M, EPOCH TIME: 1758548062.543143
[09/22 09:34:22   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4227.3M, EPOCH TIME: 1758548062.544108
[09/22 09:34:22   1383s] Max number of tech site patterns supported in site array is 256.
[09/22 09:34:22   1383s] Core basic site is CoreSite
[09/22 09:34:22   1383s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:34:22   1383s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:34:22   1383s] Fast DP-INIT is on for default
[09/22 09:34:22   1383s] Keep-away cache is enable on metals: 1-11
[09/22 09:34:22   1383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:34:22   1383s] Atter site array init, number of instance map data is 0.
[09/22 09:34:22   1383s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4227.3M, EPOCH TIME: 1758548062.559071
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:22   1383s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:22   1383s] OPERPROF:     Starting CMU at level 3, MEM:4227.3M, EPOCH TIME: 1758548062.560060
[09/22 09:34:22   1383s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4227.3M, EPOCH TIME: 1758548062.560699
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:34:22   1383s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:4227.3M, EPOCH TIME: 1758548062.561578
[09/22 09:34:22   1383s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4227.3M, EPOCH TIME: 1758548062.561620
[09/22 09:34:22   1383s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4227.3M, EPOCH TIME: 1758548062.561700
[09/22 09:34:22   1383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4227.3MB).
[09/22 09:34:22   1383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:4227.3M, EPOCH TIME: 1758548062.564810
[09/22 09:34:22   1383s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4227.3M, EPOCH TIME: 1758548062.564902
[09/22 09:34:22   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:22   1383s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.051, REAL:0.051, MEM:4227.3M, EPOCH TIME: 1758548062.616222
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] Creating Lib Analyzer ...
[09/22 09:34:22   1383s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:34:22   1383s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:34:22   1383s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:34:22   1383s] 
[09/22 09:34:22   1383s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:34:23   1384s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:04 mem=4243.3M
[09/22 09:34:23   1384s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:04 mem=4243.3M
[09/22 09:34:23   1384s] Creating Lib Analyzer, finished. 
[09/22 09:34:23   1384s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[09/22 09:34:23   1384s] **INFO: Using Advanced Metric Collection system.
[09/22 09:34:23   1384s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3275.9M, totSessionCpu=0:23:04 **
[09/22 09:34:23   1384s] Existing Dirty Nets : 0
[09/22 09:34:23   1384s] New Signature Flow (optDesignCheckOptions) ....
[09/22 09:34:23   1384s] #Taking db snapshot
[09/22 09:34:23   1384s] #Taking db snapshot ... done
[09/22 09:34:23   1384s] OPERPROF: Starting checkPlace at level 1, MEM:4243.3M, EPOCH TIME: 1758548063.090812
[09/22 09:34:23   1384s] Processing tracks to init pin-track alignment.
[09/22 09:34:23   1384s] z: 2, totalTracks: 1
[09/22 09:34:23   1384s] z: 4, totalTracks: 1
[09/22 09:34:23   1384s] z: 6, totalTracks: 1
[09/22 09:34:23   1384s] z: 8, totalTracks: 1
[09/22 09:34:23   1384s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:34:23   1384s] Cell mytop LLGs are deleted
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] # Building mytop llgBox search-tree.
[09/22 09:34:23   1384s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4243.3M, EPOCH TIME: 1758548063.095251
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4243.3M, EPOCH TIME: 1758548063.096219
[09/22 09:34:23   1384s] Max number of tech site patterns supported in site array is 256.
[09/22 09:34:23   1384s] Core basic site is CoreSite
[09/22 09:34:23   1384s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:34:23   1384s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:34:23   1384s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:34:23   1384s] SiteArray: use 942,080 bytes
[09/22 09:34:23   1384s] SiteArray: current memory after site array memory allocation 4243.3M
[09/22 09:34:23   1384s] SiteArray: FP blocked sites are writable
[09/22 09:34:23   1384s] Keep-away cache is enable on metals: 1-11
[09/22 09:34:23   1384s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:34:23   1384s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4243.3M, EPOCH TIME: 1758548063.110642
[09/22 09:34:23   1384s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:34:23   1384s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758548063.110825
[09/22 09:34:23   1384s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:34:23   1384s] Atter site array init, number of instance map data is 0.
[09/22 09:34:23   1384s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4243.3M, EPOCH TIME: 1758548063.111006
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:23   1384s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:23   1384s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:4243.3M, EPOCH TIME: 1758548063.111998
[09/22 09:34:23   1384s] Begin checking placement ... (start mem=4243.3M, init mem=4243.3M)
[09/22 09:34:23   1384s] Begin checking exclusive groups violation ...
[09/22 09:34:23   1384s] There are 0 groups to check, max #box is 0, total #box is 0
[09/22 09:34:23   1384s] Finished checking exclusive groups violations. Found 0 Vio.
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] Running CheckPlace using 1 thread in normal mode...
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] ...checkPlace normal is done!
[09/22 09:34:23   1384s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4243.3M, EPOCH TIME: 1758548063.223794
[09/22 09:34:23   1384s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4243.3M, EPOCH TIME: 1758548063.226914
[09/22 09:34:23   1384s] *info: Placed = 14543         
[09/22 09:34:23   1384s] *info: Unplaced = 0           
[09/22 09:34:23   1384s] Placement Density:77.80%(49556/63697)
[09/22 09:34:23   1384s] Placement Density (including fixed std cells):77.80%(49556/63697)
[09/22 09:34:23   1384s] Cell mytop LLGs are deleted
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14543).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] # Resetting pin-track-align track data.
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4243.3M)
[09/22 09:34:23   1384s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.140, MEM:4243.3M, EPOCH TIME: 1758548063.231043
[09/22 09:34:23   1384s] #optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
[09/22 09:34:23   1384s]  Initial DC engine is -> aae
[09/22 09:34:23   1384s]  
[09/22 09:34:23   1384s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/22 09:34:23   1384s]  
[09/22 09:34:23   1384s]  
[09/22 09:34:23   1384s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/22 09:34:23   1384s]  
[09/22 09:34:23   1384s] Reset EOS DB
[09/22 09:34:23   1384s] Ignoring AAE DB Resetting ...
[09/22 09:34:23   1384s]  Set Options for AAE Based Opt flow 
[09/22 09:34:23   1384s] *** optDesign -postRoute ***
[09/22 09:34:23   1384s] DRC Margin: user margin 0.0; extra margin 0
[09/22 09:34:23   1384s] Setup Target Slack: user slack 0
[09/22 09:34:23   1384s] Hold Target Slack: user slack 0
[09/22 09:34:23   1384s] Cell mytop LLGs are deleted
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.3M, EPOCH TIME: 1758548063.242550
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4243.3M, EPOCH TIME: 1758548063.243528
[09/22 09:34:23   1384s] Max number of tech site patterns supported in site array is 256.
[09/22 09:34:23   1384s] Core basic site is CoreSite
[09/22 09:34:23   1384s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:34:23   1384s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:34:23   1384s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:34:23   1384s] SiteArray: use 942,080 bytes
[09/22 09:34:23   1384s] SiteArray: current memory after site array memory allocation 4243.3M
[09/22 09:34:23   1384s] SiteArray: FP blocked sites are writable
[09/22 09:34:23   1384s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4243.3M, EPOCH TIME: 1758548063.258365
[09/22 09:34:23   1384s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:34:23   1384s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4243.3M, EPOCH TIME: 1758548063.258528
[09/22 09:34:23   1384s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:34:23   1384s] Atter site array init, number of instance map data is 0.
[09/22 09:34:23   1384s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4243.3M, EPOCH TIME: 1758548063.258986
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:23   1384s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:23   1384s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:4243.3M, EPOCH TIME: 1758548063.260747
[09/22 09:34:23   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:34:23   1384s] Deleting Lib Analyzer.
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Deleting Cell Server End ...
[09/22 09:34:23   1384s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:23   1384s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:23   1384s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:23   1384s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:23   1384s] Summary for sequential cells identification: 
[09/22 09:34:23   1384s]   Identified SBFF number: 104
[09/22 09:34:23   1384s]   Identified MBFF number: 0
[09/22 09:34:23   1384s]   Identified SB Latch number: 8
[09/22 09:34:23   1384s]   Identified MB Latch number: 0
[09/22 09:34:23   1384s]   Not identified SBFF number: 16
[09/22 09:34:23   1384s]   Not identified MBFF number: 0
[09/22 09:34:23   1384s]   Not identified SB Latch number: 8
[09/22 09:34:23   1384s]   Not identified MB Latch number: 0
[09/22 09:34:23   1384s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:23   1384s]  Visiting view : worst_case
[09/22 09:34:23   1384s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:23   1384s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:23   1384s]  Visiting view : best_case
[09/22 09:34:23   1384s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:23   1384s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:23   1384s] TLC MultiMap info (StdDelay):
[09/22 09:34:23   1384s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:23   1384s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:23   1384s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:23   1384s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:23   1384s]  Setting StdDelay to: 36.8ps
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] TimeStamp Deleting Cell Server End ...
[09/22 09:34:23   1384s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:23:04.3/15:20:59.7 (0.0), mem = 4243.3M
[09/22 09:34:23   1384s] 
[09/22 09:34:23   1384s] =============================================================================================
[09/22 09:34:23   1384s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.34-s088_1
[09/22 09:34:23   1384s] =============================================================================================
[09/22 09:34:23   1384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:34:23   1384s] ---------------------------------------------------------------------------------------------
[09/22 09:34:23   1384s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:23   1384s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  44.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:34:23   1384s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:23   1384s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:23   1384s] [ CheckPlace             ]      1   0:00:00.1  (  15.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:34:23   1384s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.5
[09/22 09:34:23   1384s] [ MISC                   ]          0:00:00.3  (  36.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:23   1384s] ---------------------------------------------------------------------------------------------
[09/22 09:34:23   1384s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:34:23   1384s] ---------------------------------------------------------------------------------------------
[09/22 09:34:23   1384s] ** INFO : this run is activating 'postRoute' automaton
[09/22 09:34:23   1384s] **INFO: flowCheckPoint #1 InitialSummary
[09/22 09:34:23   1384s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21489 access done (mem: 4243.301M)
[09/22 09:34:23   1384s] Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:34:23   1384s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:34:23   1384s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:34:23   1384s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:34:23   1384s] RC Extraction called in multi-corner(1) mode.
[09/22 09:34:23   1384s] Process corner(s) are loaded.
[09/22 09:34:23   1384s]  Corner: Default_rc_corner
[09/22 09:34:23   1384s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4243.3M)
[09/22 09:34:23   1384s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
[09/22 09:34:23   1384s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:34:23   1384s]       RC Corner Indexes            0   
[09/22 09:34:23   1384s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:34:23   1384s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:34:23   1384s] Resistance Scaling Factor    : 1.00000 
[09/22 09:34:23   1384s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:34:23   1384s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:34:23   1384s] Shrink Factor                : 0.90000
[09/22 09:34:23   1384s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:23   1384s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:23   1384s] eee: pegSigSF=1.070000
[09/22 09:34:23   1384s] Initializing multi-corner capacitance tables ... 
[09/22 09:34:23   1384s] Initializing multi-corner resistance tables ...
[09/22 09:34:23   1384s] Creating RPSQ from WeeR and WRes ...
[09/22 09:34:23   1384s] eee: Grid unit RC data computation started
[09/22 09:34:23   1384s] eee: Grid unit RC data computation completed
[09/22 09:34:23   1384s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:34:23   1384s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:34:23   1384s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:34:23   1384s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:34:23   1384s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:34:23   1384s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:34:23   1384s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:34:23   1384s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:34:23   1384s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:34:23   1384s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:34:23   1384s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:34:23   1384s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:34:23   1384s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:34:23   1384s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:34:23   1384s] eee: NetCapCache creation started. (Current Mem: 4243.301M) 
[09/22 09:34:23   1384s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4243.301M) 
[09/22 09:34:23   1384s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:34:23   1384s] eee: Metal Layers Info:
[09/22 09:34:23   1384s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:23   1384s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:34:23   1384s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:23   1384s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:34:23   1384s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:34:23   1384s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:34:23   1384s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:34:23   1384s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:34:23   1384s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:34:23   1384s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:23   1384s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:34:23   1384s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:34:23   1384s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:34:23   1384s] eee: +----------------------------------------------------+
[09/22 09:34:23   1384s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:34:23   1384s] eee: +----------------------------------------------------+
[09/22 09:34:23   1384s] eee: +----------------------------------------------------+
[09/22 09:34:23   1384s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:34:23   1384s] eee: +----------------------------------------------------+
[09/22 09:34:23   1384s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4243.3M)
[09/22 09:34:23   1384s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:34:23   1385s] Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 4283.3M)
[09/22 09:34:23   1385s] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 70.0006% (CPU Time= 0:00:00.9  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 4283.3M)
[09/22 09:34:24   1385s] Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 4283.3M)
[09/22 09:34:25   1386s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 4283.3M)
[09/22 09:34:25   1386s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:25   1386s] Number of Extracted Resistors     : 339286
[09/22 09:34:25   1386s] Number of Extracted Ground Cap.   : 345934
[09/22 09:34:25   1386s] Number of Extracted Coupling Cap. : 632132
[09/22 09:34:25   1386s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4251.301M)
[09/22 09:34:25   1386s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:34:25   1386s]  Corner: Default_rc_corner
[09/22 09:34:25   1386s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4251.3M)
[09/22 09:34:25   1386s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:34:25   1386s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21490 access done (mem: 4251.301M)
[09/22 09:34:25   1386s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4251.301M)
[09/22 09:34:25   1386s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4251.301M)
[09/22 09:34:25   1386s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:34:25   1386s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4251.301M)
[09/22 09:34:25   1386s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 4251.301M)
[09/22 09:34:25   1386s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4251.301M)
[09/22 09:34:25   1386s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4251.3M, EPOCH TIME: 1758548065.530727
[09/22 09:34:25   1386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:25   1386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:25   1386s] 
[09/22 09:34:25   1386s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:25   1386s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:25   1386s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4251.3M, EPOCH TIME: 1758548065.546542
[09/22 09:34:25   1386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:25   1386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:25   1386s] ** INFO: Initializing Glitch Interface
[09/22 09:34:25   1386s] ** INFO: Initializing Glitch Cache
[09/22 09:34:25   1386s] **INFO: flowCheckPoint #2 OptimizationHold
[09/22 09:34:25   1386s] GigaOpt Hold Optimizer is used
[09/22 09:34:25   1386s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/22 09:34:25   1386s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4251.301M)
[09/22 09:34:25   1386s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4251.3M)
[09/22 09:34:25   1386s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:25   1386s] eee: pegSigSF=1.070000
[09/22 09:34:25   1386s] Initializing multi-corner capacitance tables ... 
[09/22 09:34:25   1386s] Initializing multi-corner resistance tables ...
[09/22 09:34:25   1386s] Creating RPSQ from WeeR and WRes ...
[09/22 09:34:25   1386s] eee: Grid unit RC data computation started
[09/22 09:34:25   1386s] eee: Grid unit RC data computation completed
[09/22 09:34:25   1386s] eee: l=1 avDens=0.117698 usedTrk=2605.837543 availTrk=22140.000000 sigTrk=2605.837543
[09/22 09:34:25   1386s] eee: l=2 avDens=0.242894 usedTrk=5025.727102 availTrk=20691.000000 sigTrk=5025.727102
[09/22 09:34:25   1386s] eee: l=3 avDens=0.291930 usedTrk=6174.329762 availTrk=21150.000000 sigTrk=6174.329762
[09/22 09:34:25   1386s] eee: l=4 avDens=0.316746 usedTrk=6093.404384 availTrk=19237.500000 sigTrk=6093.404384
[09/22 09:34:25   1386s] eee: l=5 avDens=0.191159 usedTrk=3784.947367 availTrk=19800.000000 sigTrk=3784.947367
[09/22 09:34:25   1386s] eee: l=6 avDens=0.172968 usedTrk=2765.505250 availTrk=15988.500000 sigTrk=2765.505250
[09/22 09:34:25   1386s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:34:25   1386s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:34:25   1386s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:34:25   1386s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:34:25   1386s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:34:25   1386s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:34:25   1386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341925 uaWl=1.000000 uaWlH=0.531900 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:34:25   1386s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:34:25   1386s] eee: NetCapCache creation started. (Current Mem: 4251.301M) 
[09/22 09:34:25   1386s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4251.301M) 
[09/22 09:34:25   1386s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:34:25   1386s] eee: Metal Layers Info:
[09/22 09:34:25   1386s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:25   1386s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:34:25   1386s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:25   1386s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:34:25   1386s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:34:25   1386s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:34:25   1386s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:34:25   1386s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:34:25   1386s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:34:25   1386s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:25   1386s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:34:25   1386s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:34:25   1386s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:34:25   1386s] eee: +----------------------------------------------------+
[09/22 09:34:25   1386s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:34:25   1386s] eee: +----------------------------------------------------+
[09/22 09:34:25   1386s] eee: +----------------------------------------------------+
[09/22 09:34:25   1386s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:34:25   1386s] eee: +----------------------------------------------------+
[09/22 09:34:25   1386s] End AAE Lib Interpolated Model. (MEM=3298.027344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:25   1386s] 
[09/22 09:34:25   1386s] Creating Lib Analyzer ...
[09/22 09:34:25   1386s] 
[09/22 09:34:25   1386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:25   1386s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:25   1386s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:25   1386s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:25   1386s] Summary for sequential cells identification: 
[09/22 09:34:25   1386s]   Identified SBFF number: 104
[09/22 09:34:25   1386s]   Identified MBFF number: 0
[09/22 09:34:25   1386s]   Identified SB Latch number: 8
[09/22 09:34:25   1386s]   Identified MB Latch number: 0
[09/22 09:34:25   1386s]   Not identified SBFF number: 16
[09/22 09:34:25   1386s]   Not identified MBFF number: 0
[09/22 09:34:25   1386s]   Not identified SB Latch number: 8
[09/22 09:34:25   1386s]   Not identified MB Latch number: 0
[09/22 09:34:25   1386s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:25   1386s]  Visiting view : worst_case
[09/22 09:34:25   1386s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:25   1386s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:25   1386s]  Visiting view : best_case
[09/22 09:34:25   1386s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:25   1386s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:25   1386s] TLC MultiMap info (StdDelay):
[09/22 09:34:25   1386s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:25   1386s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:25   1386s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:25   1386s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:25   1386s]  Setting StdDelay to: 36.8ps
[09/22 09:34:25   1386s] 
[09/22 09:34:25   1386s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:25   1386s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:34:25   1386s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:34:25   1386s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:34:25   1386s] 
[09/22 09:34:25   1386s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:34:26   1387s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:07 mem=4323.3M
[09/22 09:34:26   1387s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:07 mem=4323.3M
[09/22 09:34:26   1387s] Creating Lib Analyzer, finished. 
[09/22 09:34:26   1387s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:07 mem=4323.3M ***
[09/22 09:34:26   1387s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:07.3/15:21:02.6 (0.0), mem = 4323.3M
[09/22 09:34:26   1387s] Effort level <high> specified for reg2reg path_group
[09/22 09:34:26   1387s] 
[09/22 09:34:26   1387s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:34:26   1387s] Deleting Lib Analyzer.
[09/22 09:34:26   1387s] 
[09/22 09:34:26   1387s] TimeStamp Deleting Cell Server End ...
[09/22 09:34:26   1387s] Starting delay calculation for Hold views
[09/22 09:34:26   1387s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:34:26   1387s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 09:34:26   1387s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:34:26   1387s] #################################################################################
[09/22 09:34:26   1387s] # Design Stage: PostRoute
[09/22 09:34:26   1387s] # Design Name: mytop
[09/22 09:34:26   1387s] # Design Mode: 90nm
[09/22 09:34:26   1387s] # Analysis Mode: MMMC OCV 
[09/22 09:34:26   1387s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:34:26   1387s] # Signoff Settings: SI On 
[09/22 09:34:26   1387s] #################################################################################
[09/22 09:34:26   1387s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:34:26   1387s] Setting infinite Tws ...
[09/22 09:34:26   1387s] First Iteration Infinite Tw... 
[09/22 09:34:26   1387s] Calculate late delays in OCV mode...
[09/22 09:34:26   1387s] Calculate early delays in OCV mode...
[09/22 09:34:26   1387s] Topological Sorting (REAL = 0:00:00.0, MEM = 4332.9M, InitMEM = 4332.9M)
[09/22 09:34:26   1387s] Start delay calculation (fullDC) (1 T). (MEM=3317.75)
[09/22 09:34:26   1387s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:34:26   1388s] End AAE Lib Interpolated Model. (MEM=3317.750000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:29   1391s] Total number of fetched objects 21492
[09/22 09:34:29   1391s] AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
[09/22 09:34:29   1391s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:29   1391s] End delay calculation. (MEM=3329.09 CPU=0:00:02.9 REAL=0:00:02.0)
[09/22 09:34:29   1391s] End delay calculation (fullDC). (MEM=3329.09 CPU=0:00:03.0 REAL=0:00:03.0)
[09/22 09:34:29   1391s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:34:29   1391s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 4300.9M) ***
[09/22 09:34:30   1391s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3330.6M)
[09/22 09:34:30   1391s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:34:30   1391s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3330.6M)
[09/22 09:34:30   1391s] 
[09/22 09:34:30   1391s] Executing IPO callback for view pruning ..
[09/22 09:34:30   1391s] Starting SI iteration 2
[09/22 09:34:30   1391s] Calculate late delays in OCV mode...
[09/22 09:34:30   1391s] Calculate early delays in OCV mode...
[09/22 09:34:30   1391s] Start delay calculation (fullDC) (1 T). (MEM=3313.26)
[09/22 09:34:30   1391s] End AAE Lib Interpolated Model. (MEM=3313.261719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:30   1391s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 12. 
[09/22 09:34:30   1391s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21492. 
[09/22 09:34:30   1391s] Total number of fetched objects 21492
[09/22 09:34:30   1391s] AAE_INFO-618: Total number of nets in the design is 22457,  1.4 percent of the nets selected for SI analysis
[09/22 09:34:30   1391s] End delay calculation. (MEM=3318.15 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:34:30   1391s] End delay calculation (fullDC). (MEM=3318.15 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:34:30   1391s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4245.0M) ***
[09/22 09:34:31   1392s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:23:12 mem=4245.0M)
[09/22 09:34:31   1392s] 
[09/22 09:34:31   1392s] Active hold views:
[09/22 09:34:31   1392s]  best_case
[09/22 09:34:31   1392s]   Dominating endpoints: 0
[09/22 09:34:31   1392s]   Dominating TNS: -0.000
[09/22 09:34:31   1392s] 
[09/22 09:34:31   1392s] Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:23:12 mem=4261.0M ***
[09/22 09:34:31   1392s] Done building hold timer [14025 node(s), 21386 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:23:13 mem=4261.0M ***
[09/22 09:34:32   1393s] Starting delay calculation for Setup views
[09/22 09:34:32   1393s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:34:32   1393s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:34:32   1393s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:34:32   1393s] #################################################################################
[09/22 09:34:32   1393s] # Design Stage: PostRoute
[09/22 09:34:32   1393s] # Design Name: mytop
[09/22 09:34:32   1393s] # Design Mode: 90nm
[09/22 09:34:32   1393s] # Analysis Mode: MMMC OCV 
[09/22 09:34:32   1393s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:34:32   1393s] # Signoff Settings: SI On 
[09/22 09:34:32   1393s] #################################################################################
[09/22 09:34:32   1393s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:34:32   1393s] Setting infinite Tws ...
[09/22 09:34:32   1393s] First Iteration Infinite Tw... 
[09/22 09:34:32   1393s] Calculate early delays in OCV mode...
[09/22 09:34:32   1393s] Calculate late delays in OCV mode...
[09/22 09:34:32   1393s] Topological Sorting (REAL = 0:00:00.0, MEM = 4316.9M, InitMEM = 4316.9M)
[09/22 09:34:32   1393s] Start delay calculation (fullDC) (1 T). (MEM=3327.57)
[09/22 09:34:32   1393s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:34:32   1393s] End AAE Lib Interpolated Model. (MEM=3327.566406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:35   1396s] Total number of fetched objects 21492
[09/22 09:34:35   1396s] AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
[09/22 09:34:35   1396s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:35   1396s] End delay calculation. (MEM=3330.24 CPU=0:00:02.7 REAL=0:00:03.0)
[09/22 09:34:35   1396s] End delay calculation (fullDC). (MEM=3330.24 CPU=0:00:02.8 REAL=0:00:03.0)
[09/22 09:34:35   1396s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:34:35   1396s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 4300.9M) ***
[09/22 09:34:35   1396s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3330.2M)
[09/22 09:34:35   1396s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:34:35   1396s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3330.2M)
[09/22 09:34:35   1396s] 
[09/22 09:34:35   1396s] Executing IPO callback for view pruning ..
[09/22 09:34:35   1396s] Starting SI iteration 2
[09/22 09:34:35   1396s] Calculate early delays in OCV mode...
[09/22 09:34:35   1396s] Calculate late delays in OCV mode...
[09/22 09:34:35   1396s] Start delay calculation (fullDC) (1 T). (MEM=3321.25)
[09/22 09:34:35   1396s] End AAE Lib Interpolated Model. (MEM=3321.250000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:35   1396s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 10. 
[09/22 09:34:35   1396s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21492. 
[09/22 09:34:35   1396s] Total number of fetched objects 21492
[09/22 09:34:35   1396s] AAE_INFO-618: Total number of nets in the design is 22457,  0.0 percent of the nets selected for SI analysis
[09/22 09:34:35   1396s] End delay calculation. (MEM=3327.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:34:35   1396s] End delay calculation (fullDC). (MEM=3327.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:34:35   1396s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4245.0M) ***
[09/22 09:34:36   1397s] 
[09/22 09:34:36   1397s] Creating Lib Analyzer ...
[09/22 09:34:36   1397s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:34:36   1397s] 
[09/22 09:34:36   1397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:36   1397s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:36   1397s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:36   1397s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:36   1397s] Summary for sequential cells identification: 
[09/22 09:34:36   1397s]   Identified SBFF number: 104
[09/22 09:34:36   1397s]   Identified MBFF number: 0
[09/22 09:34:36   1397s]   Identified SB Latch number: 8
[09/22 09:34:36   1397s]   Identified MB Latch number: 0
[09/22 09:34:36   1397s]   Not identified SBFF number: 16
[09/22 09:34:36   1397s]   Not identified MBFF number: 0
[09/22 09:34:36   1397s]   Not identified SB Latch number: 8
[09/22 09:34:36   1397s]   Not identified MB Latch number: 0
[09/22 09:34:36   1397s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:36   1397s]  Visiting view : worst_case
[09/22 09:34:36   1397s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:36   1397s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:36   1397s]  Visiting view : best_case
[09/22 09:34:36   1397s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:36   1397s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:36   1397s] TLC MultiMap info (StdDelay):
[09/22 09:34:36   1397s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:36   1397s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:36   1397s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:36   1397s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:36   1397s]  Setting StdDelay to: 36.8ps
[09/22 09:34:36   1397s] 
[09/22 09:34:36   1397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:36   1397s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:34:36   1397s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:34:36   1397s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:34:36   1397s] 
[09/22 09:34:36   1397s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:34:36   1397s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:18 mem=4261.0M
[09/22 09:34:36   1397s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:18 mem=4261.0M
[09/22 09:34:36   1397s] Creating Lib Analyzer, finished. 
[09/22 09:34:37   1398s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:23:18 mem=4261.0M)
[09/22 09:34:37   1398s] Done building cte setup timing graph (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:23:18 mem=4261.0M ***
[09/22 09:34:37   1398s] *info: category slack lower bound [L 0.0] default
[09/22 09:34:37   1398s] *info: category slack lower bound [H 0.0] reg2reg 
[09/22 09:34:37   1398s] --------------------------------------------------- 
[09/22 09:34:37   1398s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/22 09:34:37   1398s] --------------------------------------------------- 
[09/22 09:34:37   1398s]          WNS    reg2regWNS
[09/22 09:34:37   1398s]     0.574 ns      0.574 ns
[09/22 09:34:37   1398s] --------------------------------------------------- 
[09/22 09:34:37   1398s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:34:37   1398s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:34:37   1398s] Setting latch borrow mode to budget during optimization.
[09/22 09:34:37   1399s] ** INFO: Initializing Glitch Interface
[09/22 09:34:38   1399s]   Timing/DRV Snapshot: (REF)
[09/22 09:34:38   1399s]      Weighted WNS: 0.000
[09/22 09:34:38   1399s]       All  PG WNS: 0.000
[09/22 09:34:38   1399s]       High PG WNS: 0.000
[09/22 09:34:38   1399s]       All  PG TNS: 0.000
[09/22 09:34:38   1399s]       High PG TNS: 0.000
[09/22 09:34:38   1399s]       Low  PG TNS: 0.000
[09/22 09:34:38   1399s]          Tran DRV: 0 (0)
[09/22 09:34:38   1399s]           Cap DRV: 0 (0)
[09/22 09:34:38   1399s]        Fanout DRV: 0 (0)
[09/22 09:34:38   1399s]            Glitch: 0 (0)
[09/22 09:34:38   1399s]    Category Slack: { [L, 0.574] [H, 0.574] }
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:34:38   1399s] Deleting Lib Analyzer.
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Deleting Cell Server End ...
[09/22 09:34:38   1399s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:38   1399s] Summary for sequential cells identification: 
[09/22 09:34:38   1399s]   Identified SBFF number: 104
[09/22 09:34:38   1399s]   Identified MBFF number: 0
[09/22 09:34:38   1399s]   Identified SB Latch number: 8
[09/22 09:34:38   1399s]   Identified MB Latch number: 0
[09/22 09:34:38   1399s]   Not identified SBFF number: 16
[09/22 09:34:38   1399s]   Not identified MBFF number: 0
[09/22 09:34:38   1399s]   Not identified SB Latch number: 8
[09/22 09:34:38   1399s]   Not identified MB Latch number: 0
[09/22 09:34:38   1399s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:38   1399s]  Visiting view : worst_case
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:38   1399s]  Visiting view : best_case
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:38   1399s] TLC MultiMap info (StdDelay):
[09/22 09:34:38   1399s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:38   1399s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:38   1399s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:38   1399s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:38   1399s]  Setting StdDelay to: 36.8ps
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Deleting Cell Server End ...
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] Creating Lib Analyzer ...
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:34:38   1399s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:34:38   1399s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:34:38   1399s] Summary for sequential cells identification: 
[09/22 09:34:38   1399s]   Identified SBFF number: 104
[09/22 09:34:38   1399s]   Identified MBFF number: 0
[09/22 09:34:38   1399s]   Identified SB Latch number: 8
[09/22 09:34:38   1399s]   Identified MB Latch number: 0
[09/22 09:34:38   1399s]   Not identified SBFF number: 16
[09/22 09:34:38   1399s]   Not identified MBFF number: 0
[09/22 09:34:38   1399s]   Not identified SB Latch number: 8
[09/22 09:34:38   1399s]   Not identified MB Latch number: 0
[09/22 09:34:38   1399s]   Number of sequential cells which are not FFs: 16
[09/22 09:34:38   1399s]  Visiting view : worst_case
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:34:38   1399s]  Visiting view : best_case
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:38   1399s] TLC MultiMap info (StdDelay):
[09/22 09:34:38   1399s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:34:38   1399s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:34:38   1399s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:34:38   1399s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:34:38   1399s]  Setting StdDelay to: 36.8ps
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:34:38   1399s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:34:38   1399s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:34:38   1399s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:34:38   1399s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:20 mem=4261.0M
[09/22 09:34:38   1399s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:20 mem=4261.0M
[09/22 09:34:38   1399s] Creating Lib Analyzer, finished. 
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] *Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
[09/22 09:34:38   1399s] *Info: worst delay setup view: worst_case
[09/22 09:34:38   1399s] Footprint list for hold buffering (delay unit: ps)
[09/22 09:34:38   1399s] =================================================================
[09/22 09:34:38   1399s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/22 09:34:38   1399s] ------------------------------------------------------------------
[09/22 09:34:38   1399s] *Info:       17.7       3.77     62.18    5.0  62.29 CLKBUFX2 (A,Y)
[09/22 09:34:38   1399s] *Info:       17.7       3.77     62.18    5.0  62.29 BUFX2 (A,Y)
[09/22 09:34:38   1399s] *Info:       18.7       3.73     41.30    6.0  41.48 CLKBUFX3 (A,Y)
[09/22 09:34:38   1399s] *Info:       18.7       3.73     41.30    6.0  41.48 BUFX3 (A,Y)
[09/22 09:34:38   1399s] *Info:       21.2       3.73     30.85    7.0  31.18 CLKBUFX4 (A,Y)
[09/22 09:34:38   1399s] *Info:       21.2       3.73     30.85    7.0  31.18 BUFX4 (A,Y)
[09/22 09:34:38   1399s] *Info:       19.4       3.62     20.89    9.0  21.02 CLKBUFX6 (A,Y)
[09/22 09:34:38   1399s] *Info:       19.4       3.62     20.89    9.0  21.02 BUFX6 (A,Y)
[09/22 09:34:38   1399s] *Info:       36.8       4.01    123.89    9.0 124.22 DLY1X1 (A,Y)
[09/22 09:34:38   1399s] *Info:       22.1       3.58     15.66   11.0  16.01 CLKBUFX8 (A,Y)
[09/22 09:34:38   1399s] *Info:       22.1       3.58     15.66   11.0  16.01 BUFX8 (A,Y)
[09/22 09:34:38   1399s] *Info:       48.8       3.91     30.85   11.0  31.18 DLY1X4 (A,Y)
[09/22 09:34:38   1399s] *Info:       23.1       3.42     10.92   15.0  10.92 CLKBUFX12 (A,Y)
[09/22 09:34:38   1399s] *Info:       23.1       3.42     10.92   15.0  10.92 BUFX12 (A,Y)
[09/22 09:34:38   1399s] *Info:       70.3       4.24    123.89   17.0 124.22 DLY2X1 (A,Y)
[09/22 09:34:38   1399s] *Info:       23.3       3.40      8.54   20.0   8.38 CLKBUFX16 (A,Y)
[09/22 09:34:38   1399s] *Info:       23.3       3.40      8.54   20.0   8.38 BUFX16 (A,Y)
[09/22 09:34:38   1399s] *Info:       82.5       4.14     31.33   20.0  31.18 DLY2X4 (A,Y)
[09/22 09:34:38   1399s] *Info:       24.0       3.35      6.65   24.0   6.79 BUFX20 (A,Y)
[09/22 09:34:38   1399s] *Info:       24.0       3.35      7.12   24.0   6.79 CLKBUFX20 (A,Y)
[09/22 09:34:38   1399s] *Info:      103.8       4.33    123.89   24.0 124.22 DLY3X1 (A,Y)
[09/22 09:34:38   1399s] *Info:      116.0       4.24     31.33   26.0  31.18 DLY3X4 (A,Y)
[09/22 09:34:38   1399s] *Info:      137.3       4.37    124.36   29.0 124.22 DLY4X1 (A,Y)
[09/22 09:34:38   1399s] *Info:      149.5       4.30     31.33   31.0  31.18 DLY4X4 (A,Y)
[09/22 09:34:38   1399s] =================================================================
[09/22 09:34:38   1399s] Hold Timer stdDelay = 11.9ps
[09/22 09:34:38   1399s]  Visiting view : best_case
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:34:38   1399s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:34:38   1399s] Hold Timer stdDelay = 11.9ps (best_case)
[09/22 09:34:38   1399s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4261.0M, EPOCH TIME: 1758548078.606965
[09/22 09:34:38   1399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:38   1399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:38   1399s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:38   1399s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4261.0M, EPOCH TIME: 1758548078.622932
[09/22 09:34:38   1399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:38   1399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:38   1399s] ** INFO: Initializing Glitch Interface
[09/22 09:34:38   1399s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  | -0.003  | -0.012  |
|           TNS (ns):| -0.325  | -0.008  | -0.318  |
|    Violating Paths:|   72    |    6    |   67    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
------------------------------------------------------------------

[09/22 09:34:38   1399s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 3330.6M, totSessionCpu=0:23:20 **
[09/22 09:34:38   1399s] Begin: Collecting metrics
[09/22 09:34:38   1399s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.574 | 0.574 |   0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:34:38   1399s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3330.6M, current mem=3330.6M)

[09/22 09:34:38   1399s] End: Collecting metrics
[09/22 09:34:38   1399s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:12.7/0:00:12.8 (1.0), totSession cpu/real = 0:23:20.0/15:21:15.4 (0.0), mem = 4261.0M
[09/22 09:34:38   1399s] 
[09/22 09:34:38   1399s] =============================================================================================
[09/22 09:34:38   1399s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              23.34-s088_1
[09/22 09:34:38   1399s] =============================================================================================
[09/22 09:34:38   1399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:34:38   1399s] ---------------------------------------------------------------------------------------------
[09/22 09:34:38   1399s] [ ViewPruning            ]      7   0:00:00.8  (   5.9 % )     0:00:01.1 /  0:00:01.1    1.0
[09/22 09:34:38   1399s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:34:38   1399s] [ MetricReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:34:38   1399s] [ DrvReport              ]      2   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:38   1399s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:34:38   1399s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:38   1399s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:34:38   1399s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:38   1399s] [ HoldTimerInit          ]      1   0:00:00.3  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:34:38   1399s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:38   1399s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:34:38   1399s] [ UpdateTimingGraph      ]      4   0:00:01.5  (  11.7 % )     0:00:09.7 /  0:00:09.6    1.0
[09/22 09:34:38   1399s] [ FullDelayCalc          ]      4   0:00:06.6  (  51.7 % )     0:00:06.6 /  0:00:06.6    1.0
[09/22 09:34:38   1399s] [ TimingUpdate           ]      9   0:00:01.4  (  11.3 % )     0:00:01.4 /  0:00:01.4    1.0
[09/22 09:34:38   1399s] [ TimingReport           ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.8
[09/22 09:34:38   1399s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.0
[09/22 09:34:38   1399s] [ MISC                   ]          0:00:00.9  (   7.2 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:34:38   1399s] ---------------------------------------------------------------------------------------------
[09/22 09:34:38   1399s]  BuildHoldData #1 TOTAL             0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:12.7    1.0
[09/22 09:34:38   1399s] ---------------------------------------------------------------------------------------------
[09/22 09:34:38   1399s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:20.0/15:21:15.4 (0.0), mem = 4261.0M
[09/22 09:34:38   1399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.34
[09/22 09:34:38   1399s] #optDebug: Start CG creation (mem=4261.0M)
[09/22 09:34:38   1399s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:34:38   1400s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:34:39   1400s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:34:39   1400s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:34:39   1400s] ToF 411.0485um
[09/22 09:34:39   1400s] (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgPrt (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgEgp (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgPbk (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgNrb(cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgObs (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgCon (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s]  ...processing cgPdm (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=4361.0M)
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s] Active Setup views: worst_case 
[09/22 09:34:39   1400s] HoldSingleBuffer minRootGain=6
[09/22 09:34:39   1400s] HoldSingleBuffer minRootGain=6
[09/22 09:34:39   1400s] HoldSingleBuffer minRootGain=6
[09/22 09:34:39   1400s] HoldSingleBuffer minRootGain=6
[09/22 09:34:39   1400s] *info: Run optDesign holdfix with 1 thread.
[09/22 09:34:39   1400s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:34:39   1400s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:34:39   1400s] --------------------------------------------------- 
[09/22 09:34:39   1400s]    Hold Timing Summary  - Initial 
[09/22 09:34:39   1400s] --------------------------------------------------- 
[09/22 09:34:39   1400s]  Target slack:       0.0000 ns
[09/22 09:34:39   1400s]  View: best_case 
[09/22 09:34:39   1400s]    WNS:      -0.0124
[09/22 09:34:39   1400s]    TNS:      -0.3250
[09/22 09:34:39   1400s]    VP :           72
[09/22 09:34:39   1400s]    Worst hold path end point: instanceL1/B_reg[182]/D 
[09/22 09:34:39   1400s] --------------------------------------------------- 
[09/22 09:34:39   1400s] Info: Done creating the CCOpt slew target map.
[09/22 09:34:39   1400s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4361.0M, EPOCH TIME: 1758548079.413741
[09/22 09:34:39   1400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:39   1400s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:39   1400s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4361.0M, EPOCH TIME: 1758548079.429300
[09/22 09:34:39   1400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] [oiPhyDebug] optDemand 198227304000.00, spDemand 198227304000.00.
[09/22 09:34:39   1400s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14543
[09/22 09:34:39   1400s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:34:39   1400s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:23:20 mem=4361.0M
[09/22 09:34:39   1400s] OPERPROF: Starting DPlace-Init at level 1, MEM:4361.0M, EPOCH TIME: 1758548079.433640
[09/22 09:34:39   1400s] Processing tracks to init pin-track alignment.
[09/22 09:34:39   1400s] z: 2, totalTracks: 1
[09/22 09:34:39   1400s] z: 4, totalTracks: 1
[09/22 09:34:39   1400s] z: 6, totalTracks: 1
[09/22 09:34:39   1400s] z: 8, totalTracks: 1
[09/22 09:34:39   1400s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:34:39   1400s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4361.0M, EPOCH TIME: 1758548079.438570
[09/22 09:34:39   1400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:39   1400s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:34:39   1400s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4361.0M, EPOCH TIME: 1758548079.454033
[09/22 09:34:39   1400s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4361.0M, EPOCH TIME: 1758548079.454083
[09/22 09:34:39   1400s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4361.0M, EPOCH TIME: 1758548079.454155
[09/22 09:34:39   1400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4361.0MB).
[09/22 09:34:39   1400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:4361.0M, EPOCH TIME: 1758548079.455278
[09/22 09:34:39   1400s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[09/22 09:34:39   1400s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14543
[09/22 09:34:39   1400s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:23:21 mem=4361.0M
[09/22 09:34:39   1400s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4361.0M, EPOCH TIME: 1758548079.495190
[09/22 09:34:39   1400s] Found 0 hard placement blockage before merging.
[09/22 09:34:39   1400s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4361.0M, EPOCH TIME: 1758548079.495327
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s] *** Starting Core Fixing (fixHold) cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:23:21 mem=4361.0M density=77.801% ***
[09/22 09:34:39   1400s] Optimizer Target Slack 0.000 StdDelay is 0.01190  
[09/22 09:34:39   1400s] ### Creating RouteCongInterface, started
[09/22 09:34:39   1400s] {MMLU 0 0 21492}
[09/22 09:34:39   1400s] [oiLAM] Zs 11, 12
[09/22 09:34:39   1400s] ### Creating LA Mngr. totSessionCpu=0:23:21 mem=4361.0M
[09/22 09:34:39   1400s] ### Creating LA Mngr, finished. totSessionCpu=0:23:21 mem=4361.0M
[09/22 09:34:39   1400s] ### Creating RouteCongInterface, finished

OptSummary:

------------------------------------------------------------------
     Start of Hold Fixing Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
------------------------------------------------------------------
[09/22 09:34:39   1400s] *info: Hold Batch Commit is enabled
[09/22 09:34:39   1400s] *info: Levelized Batch Commit is enabled
[09/22 09:34:39   1400s] 
[09/22 09:34:39   1400s] Phase I ......
[09/22 09:34:39   1400s] Executing transform: ECO Safe Resize
[09/22 09:34:39   1400s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:39   1400s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:34:39   1400s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:39   1400s] Worst hold path end point:
[09/22 09:34:39   1400s]   instanceL1/B_reg[182]/D
[09/22 09:34:39   1400s]     net: instanceL1/n_205 (nrTerm=2)
[09/22 09:34:39   1400s] |   0|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
[09/22 09:34:39   1400s] Worst hold path end point:
[09/22 09:34:39   1400s]   instanceL1/B_reg[182]/D
[09/22 09:34:39   1400s]     net: instanceL1/n_205 (nrTerm=2)
[09/22 09:34:39   1400s] |   1|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
[09/22 09:34:39   1400s]    Hold Timing Snapshot:
[09/22 09:34:39   1400s]              All PG WNS: -0.012
[09/22 09:34:39   1400s]              All PG TNS: -0.325
[09/22 09:34:39   1400s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:39   1400s] Executing transform: AddBuffer + LegalResize
[09/22 09:34:39   1400s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:39   1400s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:34:39   1400s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:39   1400s] Worst hold path end point:
[09/22 09:34:39   1400s]   instanceL1/B_reg[182]/D
[09/22 09:34:39   1400s]     net: instanceL1/n_205 (nrTerm=2)
[09/22 09:34:39   1400s] |   0|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
[09/22 09:34:40   1401s] Worst hold path end point:
[09/22 09:34:40   1401s]   instanceL1/B_reg[161]/D
[09/22 09:34:40   1401s]     net: instanceL1/n_235 (nrTerm=2)
[09/22 09:34:40   1401s] |   1|     0.000|      0.00|       0|         48|       5(     0)|   77.92%|   0:00:01.0|  4379.0M|
[09/22 09:34:40   1401s]    Hold Timing Snapshot:
[09/22 09:34:40   1401s]              All PG WNS: 0.000
[09/22 09:34:40   1401s]              All PG TNS: 0.000
[09/22 09:34:40   1401s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] *info:    Total 48 cells added for Phase I
[09/22 09:34:40   1401s] *info:        in which 0 is ripple commits (0.000%)
[09/22 09:34:40   1401s] *info:    Total 5 instances resized for Phase I
[09/22 09:34:40   1401s] *info:        in which 0 FF resizing 
[09/22 09:34:40   1401s] *info:        in which 0 ripple resizing (0.000%)
[09/22 09:34:40   1401s] --------------------------------------------------- 
[09/22 09:34:40   1401s]    Hold Timing Summary  - After Phase I 
[09/22 09:34:40   1401s] --------------------------------------------------- 
[09/22 09:34:40   1401s]  Target slack:       0.0000 ns
[09/22 09:34:40   1401s]  View: best_case 
[09/22 09:34:40   1401s]    WNS:       0.0003
[09/22 09:34:40   1401s]    TNS:       0.0000
[09/22 09:34:40   1401s]    VP :            0
[09/22 09:34:40   1401s]    Worst hold path end point: instanceL1/B_reg[161]/D 
[09/22 09:34:40   1401s] --------------------------------------------------- 

OptSummary:

------------------------------------------------------------------
     After Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.919%
------------------------------------------------------------------
[09/22 09:34:40   1401s] OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.710|0.000|
|reg2reg   |0.574|0.000|
|HEPG      |0.574|0.000|
|All Paths |0.574|0.000|
+----------+-----+-----+

[09/22 09:34:40   1401s] Bottom Preferred Layer:
[09/22 09:34:40   1401s]     None
[09/22 09:34:40   1401s] Via Pillar Rule:
[09/22 09:34:40   1401s]     None
[09/22 09:34:40   1401s] Finished writing unified metrics of routing constraints.
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] *** Finished Core Fixing (fixHold) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:23:21 mem=4387.0M density=77.919% ***
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] *info:
[09/22 09:34:40   1401s] *info: Added a total of 48 cells to fix/reduce hold violation
[09/22 09:34:40   1401s] *info:          in which 34 termBuffering
[09/22 09:34:40   1401s] *info:          in which 0 dummyBuffering
[09/22 09:34:40   1401s] *info:
[09/22 09:34:40   1401s] *info: Summary: 
[09/22 09:34:40   1401s] *info:           48 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[09/22 09:34:40   1401s] *info:
[09/22 09:34:40   1401s] *info: Total 5 instances resized
[09/22 09:34:40   1401s] *info:       in which 0 FF resizing
[09/22 09:34:40   1401s] *info:
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Capturing unweighted ref hold timing for Post Route hold recovery....
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Capturing REF timing for hold recovery ...
[09/22 09:34:40   1401s]    Hold Timing Snapshot:
[09/22 09:34:40   1401s]              All PG WNS: 0.000
[09/22 09:34:40   1401s]              All PG TNS: 0.000
[09/22 09:34:40   1401s] *** Finish Post Route Hold Fixing (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:23:21 mem=4387.0M density=77.919%) ***
[09/22 09:34:40   1401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.34
[09/22 09:34:40   1401s] **INFO: total 53 insts, 0 nets marked don't touch
[09/22 09:34:40   1401s] **INFO: total 53 insts, 0 nets marked don't touch DB property
[09/22 09:34:40   1401s] **INFO: total 53 insts, 0 nets unmarked don't touch
[09/22 09:34:40   1401s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:34:40   1401s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14591
[09/22 09:34:40   1401s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4387.0M, EPOCH TIME: 1758548080.232222
[09/22 09:34:40   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14591).
[09/22 09:34:40   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.054, MEM:4387.0M, EPOCH TIME: 1758548080.286078
[09/22 09:34:40   1401s] Begin: Collecting metrics
[09/22 09:34:40   1401s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
| hold_fixing     |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:34:40   1401s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3475.3M, current mem=3439.7M)

[09/22 09:34:40   1401s] End: Collecting metrics
[09/22 09:34:40   1401s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:23:21.5/15:21:16.9 (0.0), mem = 4387.0M
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] =============================================================================================
[09/22 09:34:40   1401s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    23.34-s088_1
[09/22 09:34:40   1401s] =============================================================================================
[09/22 09:34:40   1401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:34:40   1401s] ---------------------------------------------------------------------------------------------
[09/22 09:34:40   1401s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/22 09:34:40   1401s] [ MetricReport           ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.2    1.0
[09/22 09:34:40   1401s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:34:40   1401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.9
[09/22 09:34:40   1401s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:34:40   1401s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:34:40   1401s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ ChannelGraphInit       ]      1   0:00:00.3  (  18.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:40   1401s] [ OptimizationStep       ]      2   0:00:00.0  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:40   1401s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:40   1401s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ OptEval                ]      2   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:34:40   1401s] [ OptCommit              ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:34:40   1401s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[09/22 09:34:40   1401s] [ IncrDelayCalc          ]     10   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:34:40   1401s] [ HoldReEval             ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:34:40   1401s] [ UpdateHoldTimer        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldCollectNode        ]      6   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:34:40   1401s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldBottleneckCount    ]      3   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.1    1.0
[09/22 09:34:40   1401s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ HoldDBCommit           ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:34:40   1401s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:34:40   1401s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:34:40   1401s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:34:40   1401s] [ TimingUpdate           ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/22 09:34:40   1401s] [ TimingReport           ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:34:40   1401s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.6
[09/22 09:34:40   1401s] [ MISC                   ]          0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:34:40   1401s] ---------------------------------------------------------------------------------------------
[09/22 09:34:40   1401s]  HoldOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[09/22 09:34:40   1401s] ---------------------------------------------------------------------------------------------
[09/22 09:34:40   1401s] **INFO: Skipping refine place as no non-legal commits were detected
[09/22 09:34:40   1401s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4387.0M, EPOCH TIME: 1758548080.440907
[09/22 09:34:40   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:40   1401s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:40   1401s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4387.0M, EPOCH TIME: 1758548080.456700
[09/22 09:34:40   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] Running postRoute recovery in preEcoRoute mode
[09/22 09:34:40   1401s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3439.7M, totSessionCpu=0:23:21 **
[09/22 09:34:40   1401s] ** INFO: Initializing Glitch Interface
[09/22 09:34:40   1401s]   DRV Snapshot: (TGT)
[09/22 09:34:40   1401s]          Tran DRV: 0 (0)
[09/22 09:34:40   1401s]           Cap DRV: 0 (0)
[09/22 09:34:40   1401s]        Fanout DRV: 0 (0)
[09/22 09:34:40   1401s]            Glitch: 0 (0)
[09/22 09:34:40   1401s] Checking DRV degradation...
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Recovery Manager:
[09/22 09:34:40   1401s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:34:40   1401s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:34:40   1401s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:34:40   1401s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/22 09:34:40   1401s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4387.04M, totSessionCpu=0:23:22).
[09/22 09:34:40   1401s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3439.8M, totSessionCpu=0:23:22 **
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] ** INFO: Initializing Glitch Interface
[09/22 09:34:40   1401s]   DRV Snapshot: (REF)
[09/22 09:34:40   1401s]          Tran DRV: 0 (0)
[09/22 09:34:40   1401s]           Cap DRV: 0 (0)
[09/22 09:34:40   1401s]        Fanout DRV: 0 (0)
[09/22 09:34:40   1401s]            Glitch: 0 (0)
[09/22 09:34:40   1401s] Running refinePlace -preserveRouting true -hardFence false
[09/22 09:34:40   1401s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4387.0M, EPOCH TIME: 1758548080.779774
[09/22 09:34:40   1401s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4387.0M, EPOCH TIME: 1758548080.779825
[09/22 09:34:40   1401s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4387.0M, EPOCH TIME: 1758548080.779873
[09/22 09:34:40   1401s] Processing tracks to init pin-track alignment.
[09/22 09:34:40   1401s] z: 2, totalTracks: 1
[09/22 09:34:40   1401s] z: 4, totalTracks: 1
[09/22 09:34:40   1401s] z: 6, totalTracks: 1
[09/22 09:34:40   1401s] z: 8, totalTracks: 1
[09/22 09:34:40   1401s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:34:40   1401s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4387.0M, EPOCH TIME: 1758548080.785588
[09/22 09:34:40   1401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:40   1401s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:34:40   1401s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.015, MEM:4387.0M, EPOCH TIME: 1758548080.801056
[09/22 09:34:40   1401s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4387.0M, EPOCH TIME: 1758548080.801102
[09/22 09:34:40   1401s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4387.0M, EPOCH TIME: 1758548080.801165
[09/22 09:34:40   1401s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4387.0MB).
[09/22 09:34:40   1401s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.022, MEM:4387.0M, EPOCH TIME: 1758548080.802287
[09/22 09:34:40   1401s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.022, REAL:0.022, MEM:4387.0M, EPOCH TIME: 1758548080.802314
[09/22 09:34:40   1401s] TDRefine: refinePlace mode is spiral
[09/22 09:34:40   1401s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:34:40   1401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.19
[09/22 09:34:40   1401s] OPERPROF:   Starting Refine-Place at level 2, MEM:4387.0M, EPOCH TIME: 1758548080.803012
[09/22 09:34:40   1401s] *** Starting refinePlace (0:23:22 mem=4387.0M) ***
[09/22 09:34:40   1401s] Total net bbox length = 3.652e+05 (1.541e+05 2.110e+05) (ext = 3.013e+03)
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:40   1401s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:40   1401s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4387.0M, EPOCH TIME: 1758548080.815115
[09/22 09:34:40   1401s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4387.0M, EPOCH TIME: 1758548080.815481
[09/22 09:34:40   1401s] Set min layer with default ( 2 )
[09/22 09:34:40   1401s] Set max layer with default ( 127 )
[09/22 09:34:40   1401s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:34:40   1401s] Min route layer (adjusted) = 2
[09/22 09:34:40   1401s] Max route layer (adjusted) = 11
[09/22 09:34:40   1401s] Set min layer with default ( 2 )
[09/22 09:34:40   1401s] Set max layer with default ( 127 )
[09/22 09:34:40   1401s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:34:40   1401s] Min route layer (adjusted) = 2
[09/22 09:34:40   1401s] Max route layer (adjusted) = 11
[09/22 09:34:40   1401s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4387.0M, EPOCH TIME: 1758548080.819235
[09/22 09:34:40   1401s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4387.0M, EPOCH TIME: 1758548080.819587
[09/22 09:34:40   1401s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4387.0M, EPOCH TIME: 1758548080.819624
[09/22 09:34:40   1401s] Starting refinePlace ...
[09/22 09:34:40   1401s] Set min layer with default ( 2 )
[09/22 09:34:40   1401s] Set max layer with default ( 127 )
[09/22 09:34:40   1401s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:34:40   1401s] Min route layer (adjusted) = 2
[09/22 09:34:40   1401s] Max route layer (adjusted) = 11
[09/22 09:34:40   1401s] One DDP V2 for no tweak run.
[09/22 09:34:40   1401s] Set min layer with default ( 2 )
[09/22 09:34:40   1401s] Set max layer with default ( 127 )
[09/22 09:34:40   1401s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:34:40   1401s] Min route layer (adjusted) = 2
[09/22 09:34:40   1401s] Max route layer (adjusted) = 11
[09/22 09:34:40   1401s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:34:40   1401s] DDP markSite nrRow 147 nrJob 147
[09/22 09:34:40   1401s]   Spread Effort: high, post-route mode, useDDP on.
[09/22 09:34:40   1401s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4387.0MB) @(0:23:22 - 0:23:22).
[09/22 09:34:40   1401s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:34:40   1401s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s]  === Spiral for Logical I: (movable: 14591) ===
[09/22 09:34:40   1401s] 
[09/22 09:34:40   1401s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:34:41   1402s] 
[09/22 09:34:41   1402s]  Info: 0 filler has been deleted!
[09/22 09:34:41   1402s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:34:41   1402s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:34:41   1402s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:34:41   1402s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4363.0MB) @(0:23:22 - 0:23:22).
[09/22 09:34:41   1402s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:34:41   1402s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:34:41   1402s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4363.0MB
[09/22 09:34:41   1402s] Statistics of distance of Instance movement in refine placement:
[09/22 09:34:41   1402s]   maximum (X+Y) =         0.00 um
[09/22 09:34:41   1402s]   mean    (X+Y) =         0.00 um
[09/22 09:34:41   1402s] Summary Report:
[09/22 09:34:41   1402s] Instances move: 0 (out of 14591 movable)
[09/22 09:34:41   1402s] Instances flipped: 0
[09/22 09:34:41   1402s] Mean displacement: 0.00 um
[09/22 09:34:41   1402s] Max displacement: 0.00 um 
[09/22 09:34:41   1402s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:34:41   1402s] Total instances moved : 0
[09/22 09:34:41   1402s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.281, REAL:0.242, MEM:4363.0M, EPOCH TIME: 1758548081.061281
[09/22 09:34:41   1402s] Total net bbox length = 3.652e+05 (1.541e+05 2.110e+05) (ext = 3.013e+03)
[09/22 09:34:41   1402s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4363.0MB
[09/22 09:34:41   1402s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=4363.0MB) @(0:23:22 - 0:23:22).
[09/22 09:34:41   1402s] *** Finished refinePlace (0:23:22 mem=4363.0M) ***
[09/22 09:34:41   1402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.19
[09/22 09:34:41   1402s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.305, REAL:0.264, MEM:4363.0M, EPOCH TIME: 1758548081.066744
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:34:41   1402s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:34:41   1402s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4363.0M, EPOCH TIME: 1758548081.067439
[09/22 09:34:41   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14591).
[09/22 09:34:41   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.055, REAL:0.055, MEM:4363.0M, EPOCH TIME: 1758548081.122818
[09/22 09:34:41   1402s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.384, REAL:0.343, MEM:4363.0M, EPOCH TIME: 1758548081.122896
[09/22 09:34:41   1402s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4363.0M, EPOCH TIME: 1758548081.132998
[09/22 09:34:41   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] 
[09/22 09:34:41   1402s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:34:41   1402s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:34:41   1402s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4363.0M, EPOCH TIME: 1758548081.148534
[09/22 09:34:41   1402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:34:41   1402s] ** INFO: Initializing Glitch Interface
[09/22 09:34:41   1402s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------

[09/22 09:34:41   1402s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3439.9M, totSessionCpu=0:23:22 **
[09/22 09:34:41   1402s] Begin: Collecting metrics
[09/22 09:34:41   1402s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
| hold_fixing       |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
| pre_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4379 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[09/22 09:34:41   1402s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3448.2M, current mem=3439.9M)

[09/22 09:34:41   1402s] End: Collecting metrics
[09/22 09:34:41   1402s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[09/22 09:34:41   1402s] ** INFO Cleaning up Glitch Interface
[09/22 09:34:41   1402s] -route_with_eco false                     # bool, default=false, user setting
[09/22 09:34:41   1402s] -route_selected_net_only false            # bool, default=false, user setting
[09/22 09:34:41   1402s] -route_with_timing_driven false           # bool, default=false, user setting
[09/22 09:34:41   1402s] -route_with_si_driven true                # bool, default=false, user setting
[09/22 09:34:41   1402s] Existing Dirty Nets : 96
[09/22 09:34:41   1402s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/22 09:34:41   1402s] Reset Dirty Nets : 96
[09/22 09:34:41   1402s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:22.6/15:21:18.0 (0.0), mem = 4379.0M
[09/22 09:34:41   1402s] 
[09/22 09:34:41   1402s] globalDetailRoute
[09/22 09:34:41   1402s] 
[09/22 09:34:41   1402s] #Start globalDetailRoute on Mon Sep 22 09:34:41 2025
[09/22 09:34:41   1402s] #
[09/22 09:34:41   1402s] ### Time Record (globalDetailRoute) is installed.
[09/22 09:34:41   1402s] ### Time Record (Pre Callback) is installed.
[09/22 09:34:41   1402s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21543 access done (mem: 4379.031M)
[09/22 09:34:41   1402s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:41   1402s] ### Time Record (Pre Callback) is uninstalled.
[09/22 09:34:41   1402s] ### Time Record (DB Import) is installed.
[09/22 09:34:41   1402s] ### Time Record (Timing Data Generation) is installed.
[09/22 09:34:41   1402s] ### Time Record (Timing Data Generation) is uninstalled.
[09/22 09:34:41   1402s] ### Net info: total nets: 22505
[09/22 09:34:41   1402s] ### Net info: dirty nets: 0
[09/22 09:34:41   1402s] ### Net info: marked as disconnected nets: 0
[09/22 09:34:41   1402s] ### Net info: fully routed nets: 21504
[09/22 09:34:41   1402s] ### Net info: trivial (< 2 pins) nets: 967
[09/22 09:34:41   1402s] ### Net info: unrouted nets: 34
[09/22 09:34:41   1402s] ### Net info: re-extraction nets: 0
[09/22 09:34:41   1402s] ### Net info: ignored nets: 0
[09/22 09:34:41   1402s] ### Net info: skip routing nets: 0
[09/22 09:34:41   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] ### import design signature (128): route=774008333 fixed_route=15128898 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1856496215 dirty_area=0 del_dirty_area=0 cell=247344555 placement=1655874792 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=15128898 sns=15128898 ppa_info=1442609839
[09/22 09:34:42   1403s] ### Time Record (DB Import) is uninstalled.
[09/22 09:34:42   1403s] #NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] #Skip comparing routing design signature in db-snapshot flow
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:42   1403s] ### Time Record (Global Routing) is installed.
[09/22 09:34:42   1403s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:34:42   1403s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:34:42   1403s] #Total number of routable nets = 21538.
[09/22 09:34:42   1403s] #Total number of nets in the design = 22505.
[09/22 09:34:42   1403s] #106 routable nets do not have any wires.
[09/22 09:34:42   1403s] #21432 routable nets have routed wires.
[09/22 09:34:42   1403s] #106 nets will be global routed.
[09/22 09:34:42   1403s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] #Start routing data preparation on Mon Sep 22 09:34:42 2025
[09/22 09:34:42   1403s] #
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:42   1403s] ### Time Record (Cell Pin Access) is installed.
[09/22 09:34:42   1403s] #Initial pin access analysis.
[09/22 09:34:42   1403s] #Detail pin access analysis.
[09/22 09:34:42   1403s] ### Time Record (Cell Pin Access) is uninstalled.
[09/22 09:34:42   1403s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/22 09:34:42   1403s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:34:42   1403s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/22 09:34:42   1403s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/22 09:34:42   1403s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[09/22 09:34:42   1403s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[09/22 09:34:42   1403s] #pin_access_rlayer=2(Metal2)
[09/22 09:34:42   1403s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/22 09:34:42   1403s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/22 09:34:42   1403s] #enable_dpt_layer_shield=F
[09/22 09:34:42   1403s] #has_line_end_grid=F
[09/22 09:34:42   1403s] #Processed 53/0 dirty instances, 51/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(53 insts marked dirty, reset pre-exisiting dirty flag on 53 insts, 0 nets marked need extraction)
[09/22 09:34:42   1403s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3422.10 (MB), peak = 3475.34 (MB)
[09/22 09:34:42   1403s] #Regenerating Ggrids automatically.
[09/22 09:34:42   1403s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[09/22 09:34:42   1403s] #Using automatically generated G-grids.
[09/22 09:34:43   1404s] #Done routing data preparation.
[09/22 09:34:43   1404s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3432.18 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:43   1404s] #Found 0 nets for post-route si or timing fixing.
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Finished routing data preparation on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Cpu time = 00:00:01
[09/22 09:34:43   1404s] #Elapsed time = 00:00:01
[09/22 09:34:43   1404s] #Increased memory = 15.32 (MB)
[09/22 09:34:43   1404s] #Total memory = 3432.18 (MB)
[09/22 09:34:43   1404s] #Peak memory = 3475.34 (MB)
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:43   1404s] ### Time Record (Global Routing) is installed.
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Start global routing on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Start global routing initialization on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Number of eco nets is 72
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Start global routing data preparation on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### build_merged_routing_blockage_rect_list starts on Mon Sep 22 09:34:43 2025 with memory = 3432.18 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #Start routing resource analysis on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### init_is_bin_blocked starts on Mon Sep 22 09:34:43 2025 with memory = 3432.18 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### adjust_flow_cap starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### set_via_blocked starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### copy_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #Routing resource analysis is done on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### report_flow_cap starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #  Resource Analysis:
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/22 09:34:43   1404s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/22 09:34:43   1404s] #  --------------------------------------------------------------
[09/22 09:34:43   1404s] #  Metal1         H         120        1235        8190    83.99%
[09/22 09:34:43   1404s] #  Metal2         V         410         887        8190     0.00%
[09/22 09:34:43   1404s] #  Metal3         H         602         753        8190     0.00%
[09/22 09:34:43   1404s] #  Metal4         V         693         604        8190     0.00%
[09/22 09:34:43   1404s] #  Metal5         H        1018         337        8190     0.00%
[09/22 09:34:43   1404s] #  Metal6         V        1073         224        8190     0.00%
[09/22 09:34:43   1404s] #  Metal7         H        1332          23        8190     0.00%
[09/22 09:34:43   1404s] #  Metal8         V        1286          11        8190     0.00%
[09/22 09:34:43   1404s] #  Metal9         H        1341          14        8190     0.00%
[09/22 09:34:43   1404s] #  Metal10        V         408         110        8190     0.00%
[09/22 09:34:43   1404s] #  Metal11        H         534           8        8190     0.00%
[09/22 09:34:43   1404s] #  --------------------------------------------------------------
[09/22 09:34:43   1404s] #  Total                   8818      30.00%       90090     7.64%
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### analyze_m2_tracks starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### report_initial_resource starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### mark_pg_pins_accessibility starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### set_net_region starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Global routing data preparation is done on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### prepare_level starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### init level 1 starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### Level 1 hgrid = 91 X 90
[09/22 09:34:43   1404s] ### prepare_level_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #Global routing initialization is done on Mon Sep 22 09:34:43 2025
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #start global routing iteration 1...
[09/22 09:34:43   1404s] ### init_flow_edge starts on Mon Sep 22 09:34:43 2025 with memory = 3432.93 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### routing at level 1 (topmost level) iter 0
[09/22 09:34:43   1404s] ### measure_qor starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### measure_congestion starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] #start global routing iteration 2...
[09/22 09:34:43   1404s] ### routing at level 1 (topmost level) iter 1
[09/22 09:34:43   1404s] ### measure_qor starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### measure_congestion starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1404s] #
[09/22 09:34:43   1404s] ### route_end starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:34:43   1405s] #Total number of routable nets = 21538.
[09/22 09:34:43   1405s] #Total number of nets in the design = 22505.
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #21538 routable nets have routed wires.
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #Routed nets constraints summary:
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #        Rules   Unconstrained  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #      Default             106  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #        Total             106  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #Routing constraints summary of the whole design:
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #        Rules   Unconstrained  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #      Default           21538  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #        Total           21538  
[09/22 09:34:43   1405s] #-----------------------------
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1405s] ### cal_base_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] ### init_flow_edge starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1405s] ### cal_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1405s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:43   1405s] ### report_overcon starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:43   1405s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/22 09:34:43   1405s] #
[09/22 09:34:43   1405s] #                 OverCon          
[09/22 09:34:43   1405s] #                  #Gcell    %Gcell
[09/22 09:34:43   1405s] #     Layer           (1)   OverCon  Flow/Cap
[09/22 09:34:43   1405s] #  ----------------------------------------------
[09/22 09:34:44   1405s] #  Metal1        0(0.00%)   (0.00%)     0.70  
[09/22 09:34:44   1405s] #  Metal2        0(0.00%)   (0.00%)     0.68  
[09/22 09:34:44   1405s] #  Metal3        0(0.00%)   (0.00%)     0.56  
[09/22 09:34:44   1405s] #  Metal4        0(0.00%)   (0.00%)     0.47  
[09/22 09:34:44   1405s] #  Metal5        0(0.00%)   (0.00%)     0.25  
[09/22 09:34:44   1405s] #  Metal6        0(0.00%)   (0.00%)     0.17  
[09/22 09:34:44   1405s] #  Metal7        0(0.00%)   (0.00%)     0.02  
[09/22 09:34:44   1405s] #  Metal8        0(0.00%)   (0.00%)     0.01  
[09/22 09:34:44   1405s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[09/22 09:34:44   1405s] #  Metal10       0(0.00%)   (0.00%)     0.21  
[09/22 09:34:44   1405s] #  Metal11       0(0.00%)   (0.00%)     0.01  
[09/22 09:34:44   1405s] #  ----------------------------------------------
[09/22 09:34:44   1405s] #     Total      0(0.00%)   (0.00%)
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/22 09:34:44   1405s] #  Overflow after GR: 0.00% H + 0.00% V
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### cal_base_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### init_flow_edge starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### cal_flow starts on Mon Sep 22 09:34:43 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### generate_cong_map_content starts on Mon Sep 22 09:34:44 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### update starts on Mon Sep 22 09:34:44 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] #Complete Global Routing.
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #  Routing Statistics
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #----------------+-----------+-------+
[09/22 09:34:44   1405s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:44   1405s] #----------------+-----------+-------+
[09/22 09:34:44   1405s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:44   1405s] #  Metal1 ( 1H)  |       3253|  56244|
[09/22 09:34:44   1405s] #  Metal2 ( 2V)  |      85578|  43877|
[09/22 09:34:44   1405s] #  Metal3 ( 3H)  |     104492|  13318|
[09/22 09:34:44   1405s] #  Metal4 ( 4V)  |     104216|   5816|
[09/22 09:34:44   1405s] #  Metal5 ( 5H)  |      64788|   2282|
[09/22 09:34:44   1405s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:34:44   1405s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:44   1405s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:44   1405s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:44   1405s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:44   1405s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:44   1405s] #----------------+-----------+-------+
[09/22 09:34:44   1405s] #  Total         |     413562| 121776|
[09/22 09:34:44   1405s] #----------------+-----------+-------+
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:44   1405s] ### update cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### report_overcon starts on Mon Sep 22 09:34:44 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### report_overcon starts on Mon Sep 22 09:34:44 2025 with memory = 3433.68 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:44   1405s] #Max overcon = 0 track.
[09/22 09:34:44   1405s] #Total overcon = 0.00%.
[09/22 09:34:44   1405s] #Worst layer Gcell overcon rate = 0.00%.
[09/22 09:34:44   1405s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### global_route design signature (131): route=686275325 net_attr=939942823
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #Global routing statistics:
[09/22 09:34:44   1405s] #Cpu time = 00:00:01
[09/22 09:34:44   1405s] #Elapsed time = 00:00:01
[09/22 09:34:44   1405s] #Increased memory = 1.50 (MB)
[09/22 09:34:44   1405s] #Total memory = 3433.68 (MB)
[09/22 09:34:44   1405s] #Peak memory = 3475.34 (MB)
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #Finished global routing on Mon Sep 22 09:34:44 2025
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] #
[09/22 09:34:44   1405s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:34:44   1405s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:44   1405s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:44   1405s] ### track-assign external-init starts on Mon Sep 22 09:34:44 2025 with memory = 3432.64 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### Time Record (Track Assignment) is installed.
[09/22 09:34:44   1405s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:44   1405s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:44   1405s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:44   1405s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:44   1405s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:34:44   1405s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.64 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### track-assign engine-init starts on Mon Sep 22 09:34:44 2025 with memory = 3432.64 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] ### Time Record (Track Assignment) is installed.
[09/22 09:34:44   1405s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:44   1405s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:44   1405s] ### track-assign core-engine starts on Mon Sep 22 09:34:44 2025 with memory = 3432.64 (MB), peak = 3475.34 (MB)
[09/22 09:34:44   1405s] #Start Track Assignment.
[09/22 09:34:44   1405s] #Done with 39 horizontal wires in 3 hboxes and 27 vertical wires in 3 hboxes.
[09/22 09:34:45   1406s] #Done with 3 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
[09/22 09:34:45   1406s] #Complete Track Assignment.
[09/22 09:34:45   1406s] #
[09/22 09:34:45   1406s] #  Routing Statistics
[09/22 09:34:45   1406s] #
[09/22 09:34:45   1406s] #----------------+-----------+-------+
[09/22 09:34:45   1406s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:45   1406s] #----------------+-----------+-------+
[09/22 09:34:45   1406s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:45   1406s] #  Metal1 ( 1H)  |       3253|  56244|
[09/22 09:34:45   1406s] #  Metal2 ( 2V)  |      85578|  43877|
[09/22 09:34:45   1406s] #  Metal3 ( 3H)  |     104489|  13318|
[09/22 09:34:45   1406s] #  Metal4 ( 4V)  |     104219|   5816|
[09/22 09:34:45   1406s] #  Metal5 ( 5H)  |      64786|   2282|
[09/22 09:34:45   1406s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:34:45   1406s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:45   1406s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:45   1406s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:45   1406s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:45   1406s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:45   1406s] #----------------+-----------+-------+
[09/22 09:34:45   1406s] #  Total         |     413559| 121776|
[09/22 09:34:45   1406s] #----------------+-----------+-------+
[09/22 09:34:45   1406s] #
[09/22 09:34:45   1406s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:45   1406s] ### track_assign design signature (134): route=1799256505
[09/22 09:34:45   1406s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:45   1406s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:34:45   1406s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3457.95 (MB), peak = 3475.34 (MB)
[09/22 09:34:45   1406s] #
[09/22 09:34:45   1406s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/22 09:34:45   1406s] #Cpu time = 00:00:03
[09/22 09:34:45   1406s] #Elapsed time = 00:00:03
[09/22 09:34:45   1406s] #Increased memory = 41.09 (MB)
[09/22 09:34:45   1406s] #Total memory = 3457.95 (MB)
[09/22 09:34:45   1406s] #Peak memory = 3475.34 (MB)
[09/22 09:34:45   1406s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:45   1406s] ### Time Record (Detail Routing) is installed.
[09/22 09:34:45   1406s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:45   1406s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:45   1406s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:45   1406s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:45   1406s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:45   1406s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:34:45   1406s] #
[09/22 09:34:45   1406s] #Start Detail Routing..
[09/22 09:34:45   1406s] #start initial detail routing ...
[09/22 09:34:45   1406s] ### Design has 0 dirty nets, 244 dirty-areas)
[09/22 09:34:47   1408s] # ECO: 3.11% of the total area was rechecked for DRC, and 17.33% required routing.
[09/22 09:34:47   1408s] #   number of violations = 7
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #  By Layer and Type:
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #  -      | Short| Totals|
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #  Metal1 |     0|      0|
[09/22 09:34:47   1408s] #  Metal2 |     6|      6|
[09/22 09:34:47   1408s] #  Metal3 |     1|      1|
[09/22 09:34:47   1408s] #  Totals |     7|      7|
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #53 out of 14591 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.1%.
[09/22 09:34:47   1408s] #0.00% of the total area is being checked for drcs
[09/22 09:34:47   1408s] #0.0% of the total area was checked
[09/22 09:34:47   1408s] ### Gcell dirty-map stats: routing = 20.96%, drc-check-only = 3.26%, dirty-area = 2.41%
[09/22 09:34:47   1408s] ### Gcell ext dirty-map stats: fill = 7847[95.81%] (Metal1 = 7525[91.88%], Metal2 = 7681[93.79%], Metal3 = 7691[93.91%], Metal4 = 7175[87.61%], Metal5 = 6075[74.18%], Metal6 = 4334[52.92%], Metal7-Metal10 = 691[8.44%]), total gcell = 8190
[09/22 09:34:47   1408s] #   number of violations = 7
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #  By Layer and Type:
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #  -      | Short| Totals|
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #  Metal1 |     0|      0|
[09/22 09:34:47   1408s] #  Metal2 |     6|      6|
[09/22 09:34:47   1408s] #  Metal3 |     1|      1|
[09/22 09:34:47   1408s] #  Totals |     7|      7|
[09/22 09:34:47   1408s] #---------+------+-------+
[09/22 09:34:47   1408s] #
[09/22 09:34:47   1408s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3458.62 (MB), peak = 3504.98 (MB)
[09/22 09:34:47   1408s] #start 1st optimization iteration ...
[09/22 09:34:48   1410s] ### Gcell dirty-map stats: routing = 21.07%, drc-check-only = 3.15%, dirty-area = 2.41%
[09/22 09:34:48   1410s] ### Gcell ext dirty-map stats: fill = 7847[95.81%] (Metal1 = 7525[91.88%], Metal2 = 7681[93.79%], Metal3 = 7692[93.92%], Metal4 = 7177[87.63%], Metal5 = 6075[74.18%], Metal6 = 4334[52.92%], Metal7-Metal10 = 691[8.44%]), total gcell = 8190
[09/22 09:34:48   1410s] #   number of violations = 0
[09/22 09:34:48   1410s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3462.80 (MB), peak = 3504.98 (MB)
[09/22 09:34:49   1410s] #Complete Detail Routing.
[09/22 09:34:49   1410s] #
[09/22 09:34:49   1410s] #  Routing Statistics
[09/22 09:34:49   1410s] #
[09/22 09:34:49   1410s] #----------------+-----------+-------+
[09/22 09:34:49   1410s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:49   1410s] #----------------+-----------+-------+
[09/22 09:34:49   1410s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:49   1410s] #  Metal1 ( 1H)  |       3251|  56258|
[09/22 09:34:49   1410s] #  Metal2 ( 2V)  |      85555|  43929|
[09/22 09:34:49   1410s] #  Metal3 ( 3H)  |     104485|  13330|
[09/22 09:34:49   1410s] #  Metal4 ( 4V)  |     104258|   5820|
[09/22 09:34:49   1410s] #  Metal5 ( 5H)  |      64802|   2282|
[09/22 09:34:49   1410s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:34:49   1410s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:49   1410s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:49   1410s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:49   1410s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:49   1410s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:49   1410s] #----------------+-----------+-------+
[09/22 09:34:49   1410s] #  Total         |     413585| 121858|
[09/22 09:34:49   1410s] #----------------+-----------+-------+
[09/22 09:34:49   1410s] #
[09/22 09:34:49   1410s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:49   1410s] #Total number of DRC violations = 0
[09/22 09:34:49   1410s] #Total number of process antenna violations = 0
[09/22 09:34:49   1410s] #Total number of net violated process antenna rule = 0
[09/22 09:34:49   1410s] ### Time Record (Detail Routing) is uninstalled.
[09/22 09:34:49   1410s] #Cpu time = 00:00:04
[09/22 09:34:49   1410s] #Elapsed time = 00:00:04
[09/22 09:34:49   1410s] #Increased memory = 0.55 (MB)
[09/22 09:34:49   1410s] #Total memory = 3458.50 (MB)
[09/22 09:34:49   1410s] #Peak memory = 3504.98 (MB)
[09/22 09:34:49   1410s] ### Time Record (Antenna Fixing) is installed.
[09/22 09:34:49   1410s] #
[09/22 09:34:49   1410s] #start routing for process antenna violation fix ...
[09/22 09:34:49   1410s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:49   1410s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:49   1410s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:34:49   1410s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:49   1410s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:34:49   1410s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[09/22 09:34:49   1410s] #To increase the message display limit, refer to the product command reference manual.
[09/22 09:34:50   1411s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3457.48 (MB), peak = 3504.98 (MB)
[09/22 09:34:50   1411s] #
[09/22 09:34:50   1411s] #
[09/22 09:34:50   1411s] #  Routing Statistics
[09/22 09:34:50   1411s] #
[09/22 09:34:50   1411s] #----------------+-----------+-------+
[09/22 09:34:50   1411s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:50   1411s] #----------------+-----------+-------+
[09/22 09:34:50   1411s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:50   1411s] #  Metal1 ( 1H)  |       3251|  56258|
[09/22 09:34:50   1411s] #  Metal2 ( 2V)  |      85555|  43929|
[09/22 09:34:50   1411s] #  Metal3 ( 3H)  |     104485|  13330|
[09/22 09:34:50   1411s] #  Metal4 ( 4V)  |     104258|   5820|
[09/22 09:34:50   1411s] #  Metal5 ( 5H)  |      64802|   2282|
[09/22 09:34:50   1411s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:34:50   1411s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:50   1411s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:50   1411s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:50   1411s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:50   1411s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:50   1411s] #----------------+-----------+-------+
[09/22 09:34:50   1411s] #  Total         |     413585| 121858|
[09/22 09:34:50   1411s] #----------------+-----------+-------+
[09/22 09:34:50   1411s] #
[09/22 09:34:50   1411s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:50   1411s] #Total number of DRC violations = 0
[09/22 09:34:50   1411s] #Total number of process antenna violations = 0
[09/22 09:34:50   1411s] #Total number of net violated process antenna rule = 0
[09/22 09:34:50   1411s] #
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #  Routing Statistics
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #----------------+-----------+-------+
[09/22 09:34:51   1412s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:51   1412s] #----------------+-----------+-------+
[09/22 09:34:51   1412s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:51   1412s] #  Metal1 ( 1H)  |       3251|  56258|
[09/22 09:34:51   1412s] #  Metal2 ( 2V)  |      85555|  43929|
[09/22 09:34:51   1412s] #  Metal3 ( 3H)  |     104485|  13330|
[09/22 09:34:51   1412s] #  Metal4 ( 4V)  |     104258|   5820|
[09/22 09:34:51   1412s] #  Metal5 ( 5H)  |      64802|   2282|
[09/22 09:34:51   1412s] #  Metal6 ( 6V)  |      47290|    235|
[09/22 09:34:51   1412s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:51   1412s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:51   1412s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:51   1412s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:51   1412s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:51   1412s] #----------------+-----------+-------+
[09/22 09:34:51   1412s] #  Total         |     413585| 121858|
[09/22 09:34:51   1412s] #----------------+-----------+-------+
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:51   1412s] #Total number of DRC violations = 0
[09/22 09:34:51   1412s] #Total number of process antenna violations = 0
[09/22 09:34:51   1412s] #Total number of net violated process antenna rule = 0
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] ### Gcell dirty-map stats: routing = 21.07%, drc-check-only = 3.15%, dirty-area = 2.41%
[09/22 09:34:51   1412s] ### Gcell ext dirty-map stats: fill = 7847[95.81%] (Metal1 = 7525[91.88%], Metal2 = 7681[93.79%], Metal3 = 7692[93.92%], Metal4 = 7177[87.63%], Metal5 = 6075[74.18%], Metal6 = 4334[52.92%], Metal7-Metal10 = 691[8.44%]), total gcell = 8190
[09/22 09:34:51   1412s] ### Time Record (Antenna Fixing) is uninstalled.
[09/22 09:34:51   1412s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:51   1412s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:51   1412s] ### Time Record (Post Route Wire Spreading) is installed.
[09/22 09:34:51   1412s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #Start Post Route wire spreading..
[09/22 09:34:51   1412s] ### Time Record (Data Preparation) is installed.
[09/22 09:34:51   1412s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #Start data preparation for wire spreading...
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #Data preparation is done on Mon Sep 22 09:34:51 2025
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] ### track-assign engine-init starts on Mon Sep 22 09:34:51 2025 with memory = 3462.73 (MB), peak = 3504.98 (MB)
[09/22 09:34:51   1412s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.4 GB
[09/22 09:34:51   1412s] #
[09/22 09:34:51   1412s] #Start Post Route Wire Spread.
[09/22 09:34:53   1414s] #Done with 112 horizontal wires in 6 hboxes and 308 vertical wires in 6 hboxes.
[09/22 09:34:53   1414s] #Complete Post Route Wire Spread.
[09/22 09:34:53   1414s] #
[09/22 09:34:53   1414s] #
[09/22 09:34:53   1414s] #  Routing Statistics
[09/22 09:34:53   1414s] #
[09/22 09:34:53   1414s] #----------------+-----------+-------+
[09/22 09:34:53   1414s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:53   1414s] #----------------+-----------+-------+
[09/22 09:34:53   1414s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:53   1414s] #  Metal1 ( 1H)  |       3251|  56258|
[09/22 09:34:53   1414s] #  Metal2 ( 2V)  |      85558|  43929|
[09/22 09:34:53   1414s] #  Metal3 ( 3H)  |     104503|  13330|
[09/22 09:34:53   1414s] #  Metal4 ( 4V)  |     104284|   5820|
[09/22 09:34:53   1414s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:34:53   1414s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:34:53   1414s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:53   1414s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:53   1414s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:53   1414s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:53   1414s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:53   1414s] #----------------+-----------+-------+
[09/22 09:34:53   1414s] #  Total         |     413641| 121858|
[09/22 09:34:53   1414s] #----------------+-----------+-------+
[09/22 09:34:53   1414s] #
[09/22 09:34:53   1414s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:54   1415s] #   number of violations = 0
[09/22 09:34:54   1415s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3459.47 (MB), peak = 3504.98 (MB)
[09/22 09:34:54   1415s] #CELL_VIEW mytop,init has no DRC violation.
[09/22 09:34:54   1415s] #Total number of DRC violations = 0
[09/22 09:34:54   1415s] #Total number of process antenna violations = 0
[09/22 09:34:54   1415s] #Total number of net violated process antenna rule = 0
[09/22 09:34:54   1415s] #Post Route wire spread is done.
[09/22 09:34:54   1415s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/22 09:34:54   1415s] #
[09/22 09:34:54   1415s] #  Routing Statistics
[09/22 09:34:54   1415s] #
[09/22 09:34:54   1415s] #----------------+-----------+-------+
[09/22 09:34:54   1415s] #  Layer         | Length(um)|   Vias|
[09/22 09:34:54   1415s] #----------------+-----------+-------+
[09/22 09:34:54   1415s] #  Poly ( 0H)    |          0|      0|
[09/22 09:34:54   1415s] #  Metal1 ( 1H)  |       3251|  56258|
[09/22 09:34:54   1415s] #  Metal2 ( 2V)  |      85558|  43929|
[09/22 09:34:54   1415s] #  Metal3 ( 3H)  |     104503|  13330|
[09/22 09:34:54   1415s] #  Metal4 ( 4V)  |     104284|   5820|
[09/22 09:34:54   1415s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:34:54   1415s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:34:54   1415s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:34:54   1415s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:34:54   1415s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:34:54   1415s] #  Metal10 (10V) |          0|      0|
[09/22 09:34:54   1415s] #  Metal11 (11H) |          0|      0|
[09/22 09:34:54   1415s] #----------------+-----------+-------+
[09/22 09:34:54   1415s] #  Total         |     413641| 121858|
[09/22 09:34:54   1415s] #----------------+-----------+-------+
[09/22 09:34:54   1415s] #
[09/22 09:34:54   1415s] # Total half perimeter of net bounding box: 397721 um.
[09/22 09:34:54   1415s] #detailRoute Statistics:
[09/22 09:34:54   1415s] #Cpu time = 00:00:09
[09/22 09:34:54   1415s] #Elapsed time = 00:00:09
[09/22 09:34:54   1415s] #Increased memory = 1.52 (MB)
[09/22 09:34:54   1415s] #Total memory = 3459.47 (MB)
[09/22 09:34:54   1415s] #Peak memory = 3504.98 (MB)
[09/22 09:34:54   1415s] ### global_detail_route design signature (149): route=1059722868 flt_obj=0 vio=1905142130 shield_wire=1
[09/22 09:34:54   1415s] ### Time Record (DB Export) is installed.
[09/22 09:34:54   1415s] ### export design design signature (150): route=1059722868 fixed_route=15128898 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2030206398 dirty_area=0 del_dirty_area=0 cell=247344555 placement=1655861224 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=15128898 sns=15128898 ppa_info=1442609839
[09/22 09:34:55   1416s] ### Time Record (DB Export) is uninstalled.
[09/22 09:34:55   1416s] ### Time Record (Post Callback) is installed.
[09/22 09:34:55   1416s] ### Time Record (Post Callback) is uninstalled.
[09/22 09:34:55   1416s] #
[09/22 09:34:55   1416s] #globalDetailRoute statistics:
[09/22 09:34:55   1416s] #Cpu time = 00:00:14
[09/22 09:34:55   1416s] #Elapsed time = 00:00:14
[09/22 09:34:55   1416s] #Increased memory = -53.96 (MB)
[09/22 09:34:55   1416s] #Total memory = 3385.96 (MB)
[09/22 09:34:55   1416s] #Peak memory = 3504.98 (MB)
[09/22 09:34:55   1416s] #Number of warnings = 21
[09/22 09:34:55   1416s] #Total number of warnings = 167
[09/22 09:34:55   1416s] #Number of fails = 0
[09/22 09:34:55   1416s] #Total number of fails = 0
[09/22 09:34:55   1416s] #Complete globalDetailRoute on Mon Sep 22 09:34:55 2025
[09/22 09:34:55   1416s] #
[09/22 09:34:55   1416s] ### import design signature (151): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[09/22 09:34:55   1416s] ### Time Record (globalDetailRoute) is uninstalled.
[09/22 09:34:55   1416s] #
[09/22 09:34:55   1416s] #  Scalability Statistics
[09/22 09:34:55   1416s] #
[09/22 09:34:55   1416s] #----------------------------+---------+-------------+------------+
[09/22 09:34:55   1416s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[09/22 09:34:55   1416s] #----------------------------+---------+-------------+------------+
[09/22 09:34:55   1416s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[09/22 09:34:55   1416s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[09/22 09:34:55   1416s] #  Global Routing            | 00:00:01|     00:00:01|         1.0|
[09/22 09:34:55   1416s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[09/22 09:34:55   1416s] #  Detail Routing            | 00:00:04|     00:00:04|         1.0|
[09/22 09:34:55   1416s] #  Antenna Fixing            | 00:00:03|     00:00:03|         1.0|
[09/22 09:34:55   1416s] #  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
[09/22 09:34:55   1416s] #  Entire Command            | 00:00:14|     00:00:14|         1.0|
[09/22 09:34:55   1416s] #----------------------------+---------+-------------+------------+
[09/22 09:34:55   1416s] #
[09/22 09:34:55   1416s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:13.8/0:00:13.8 (1.0), totSession cpu/real = 0:23:36.3/15:21:31.8 (0.0), mem = 4353.3M
[09/22 09:34:55   1416s] 
[09/22 09:34:55   1416s] =============================================================================================
[09/22 09:34:55   1416s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   23.34-s088_1
[09/22 09:34:55   1416s] =============================================================================================
[09/22 09:34:55   1416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:34:55   1416s] ---------------------------------------------------------------------------------------------
[09/22 09:34:55   1416s] [ GlobalRoute            ]      1   0:00:00.9  (   6.8 % )     0:00:00.9 /  0:00:01.0    1.0
[09/22 09:34:55   1416s] [ DetailRoute            ]      1   0:00:03.6  (  26.2 % )     0:00:03.6 /  0:00:03.6    1.0
[09/22 09:34:55   1416s] [ MISC                   ]          0:00:09.3  (  67.0 % )     0:00:09.3 /  0:00:09.2    1.0
[09/22 09:34:55   1416s] ---------------------------------------------------------------------------------------------
[09/22 09:34:55   1416s]  EcoRoute #1 TOTAL                  0:00:13.8  ( 100.0 % )     0:00:13.8 /  0:00:13.8    1.0
[09/22 09:34:55   1416s] ---------------------------------------------------------------------------------------------
[09/22 09:34:55   1416s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 3385.1M, totSessionCpu=0:23:36 **
[09/22 09:34:55   1416s] New Signature Flow (restoreNanoRouteOptions) ....
[09/22 09:34:55   1416s] Begin: Collecting metrics
[09/22 09:34:55   1416s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
| hold_fixing       |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
| pre_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4379 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:14  |        4353 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[09/22 09:34:55   1416s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3505.0M, current mem=3385.1M)

[09/22 09:34:55   1416s] End: Collecting metrics
[09/22 09:34:55   1416s] **INFO: flowCheckPoint #4 PostEcoSummary
[09/22 09:34:55   1416s] Extraction called for design 'mytop' of instances=14591 and nets=22505 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:34:55   1416s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:34:55   1416s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:34:55   1416s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:34:55   1416s] RC Extraction called in multi-corner(1) mode.
[09/22 09:34:55   1416s] Process corner(s) are loaded.
[09/22 09:34:55   1416s]  Corner: Default_rc_corner
[09/22 09:34:55   1416s] Metal density calculation for erosion effect completed (CPU=0:00:00.2  MEM=4353.31M)
[09/22 09:34:55   1416s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
[09/22 09:34:55   1416s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:34:55   1416s]       RC Corner Indexes            0   
[09/22 09:34:55   1416s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:34:55   1416s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:34:55   1416s] Resistance Scaling Factor    : 1.00000 
[09/22 09:34:55   1416s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:34:55   1416s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:34:55   1416s] Shrink Factor                : 0.90000
[09/22 09:34:55   1416s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:55   1416s] eee: pegSigSF=1.070000
[09/22 09:34:55   1416s] Initializing multi-corner capacitance tables ... 
[09/22 09:34:55   1416s] Initializing multi-corner resistance tables ...
[09/22 09:34:55   1416s] Creating RPSQ from WeeR and WRes ...
[09/22 09:34:55   1416s] eee: Grid unit RC data computation started
[09/22 09:34:55   1416s] eee: Grid unit RC data computation completed
[09/22 09:34:55   1416s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:34:55   1416s] eee: l=2 avDens=0.243017 usedTrk=5028.263944 availTrk=20691.000000 sigTrk=5028.263944
[09/22 09:34:55   1416s] eee: l=3 avDens=0.292464 usedTrk=6185.618063 availTrk=21150.000000 sigTrk=6185.618063
[09/22 09:34:55   1416s] eee: l=4 avDens=0.317045 usedTrk=6099.159945 availTrk=19237.500000 sigTrk=6099.159945
[09/22 09:34:55   1416s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:34:55   1416s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:34:55   1416s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:34:55   1416s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:34:55   1416s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:34:55   1416s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:34:55   1416s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:34:55   1416s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:34:55   1416s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:34:55   1416s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:34:55   1416s] eee: NetCapCache creation started. (Current Mem: 4353.309M) 
[09/22 09:34:55   1416s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4353.309M) 
[09/22 09:34:55   1416s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:34:55   1416s] eee: Metal Layers Info:
[09/22 09:34:55   1416s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:55   1416s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:34:55   1416s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:55   1416s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:34:55   1416s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:34:55   1416s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:34:55   1416s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:34:55   1416s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:34:55   1416s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:34:55   1416s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:55   1416s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:34:55   1416s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:34:55   1416s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:34:55   1416s] eee: +----------------------------------------------------+
[09/22 09:34:55   1416s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:34:55   1416s] eee: +----------------------------------------------------+
[09/22 09:34:55   1416s] eee: +----------------------------------------------------+
[09/22 09:34:55   1416s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:34:55   1416s] eee: +----------------------------------------------------+
[09/22 09:34:56   1417s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4353.3M)
[09/22 09:34:56   1417s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:34:56   1417s] Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 20.0008% (CPU Time= 0:00:00.5  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 40.0006% (CPU Time= 0:00:00.7  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 60.0009% (CPU Time= 0:00:00.8  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 70.0005% (CPU Time= 0:00:01.0  MEM= 4401.3M)
[09/22 09:34:56   1417s] Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 4401.3M)
[09/22 09:34:57   1418s] Extracted 90.0008% (CPU Time= 0:00:01.3  MEM= 4401.3M)
[09/22 09:34:57   1418s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 4401.3M)
[09/22 09:34:57   1418s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:57   1418s] Number of Extracted Resistors     : 340202
[09/22 09:34:57   1418s] Number of Extracted Ground Cap.   : 346850
[09/22 09:34:57   1418s] Number of Extracted Coupling Cap. : 633476
[09/22 09:34:57   1418s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4369.309M)
[09/22 09:34:57   1418s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:34:57   1418s]  Corner: Default_rc_corner
[09/22 09:34:57   1418s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4369.3M)
[09/22 09:34:57   1418s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:34:57   1418s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21538 access done (mem: 4369.309M)
[09/22 09:34:57   1418s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4369.309M)
[09/22 09:34:57   1418s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4369.309M)
[09/22 09:34:57   1418s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:34:57   1418s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4369.309M)
[09/22 09:34:57   1418s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 4369.309M)
[09/22 09:34:57   1418s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 4369.309M)
[09/22 09:34:57   1418s] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 3387.8M, totSessionCpu=0:23:39 **
[09/22 09:34:57   1418s] Starting delay calculation for Setup views
[09/22 09:34:57   1418s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:34:57   1418s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:34:57   1418s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:34:57   1419s] #################################################################################
[09/22 09:34:57   1419s] # Design Stage: PostRoute
[09/22 09:34:57   1419s] # Design Name: mytop
[09/22 09:34:57   1419s] # Design Mode: 90nm
[09/22 09:34:57   1419s] # Analysis Mode: MMMC OCV 
[09/22 09:34:57   1419s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:34:57   1419s] # Signoff Settings: SI On 
[09/22 09:34:57   1419s] #################################################################################
[09/22 09:34:58   1419s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:34:58   1419s] Setting infinite Tws ...
[09/22 09:34:58   1419s] First Iteration Infinite Tw... 
[09/22 09:34:58   1419s] Calculate early delays in OCV mode...
[09/22 09:34:58   1419s] Calculate late delays in OCV mode...
[09/22 09:34:58   1419s] Topological Sorting (REAL = 0:00:00.0, MEM = 4432.9M, InitMEM = 4432.9M)
[09/22 09:34:58   1419s] Start delay calculation (fullDC) (1 T). (MEM=3425.56)
[09/22 09:34:58   1419s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:34:58   1419s] eee: pegSigSF=1.070000
[09/22 09:34:58   1419s] Initializing multi-corner capacitance tables ... 
[09/22 09:34:58   1419s] Initializing multi-corner resistance tables ...
[09/22 09:34:58   1419s] Creating RPSQ from WeeR and WRes ...
[09/22 09:34:58   1419s] eee: Grid unit RC data computation started
[09/22 09:34:58   1419s] eee: Grid unit RC data computation completed
[09/22 09:34:58   1419s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:34:58   1419s] eee: l=2 avDens=0.243017 usedTrk=5028.263944 availTrk=20691.000000 sigTrk=5028.263944
[09/22 09:34:58   1419s] eee: l=3 avDens=0.292464 usedTrk=6185.618063 availTrk=21150.000000 sigTrk=6185.618063
[09/22 09:34:58   1419s] eee: l=4 avDens=0.317045 usedTrk=6099.159945 availTrk=19237.500000 sigTrk=6099.159945
[09/22 09:34:58   1419s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:34:58   1419s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:34:58   1419s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:34:58   1419s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:34:58   1419s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:34:58   1419s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:34:58   1419s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:34:58   1419s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:34:58   1419s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:34:58   1419s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:34:58   1419s] eee: NetCapCache creation started. (Current Mem: 4432.918M) 
[09/22 09:34:58   1419s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4432.918M) 
[09/22 09:34:58   1419s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:34:58   1419s] eee: Metal Layers Info:
[09/22 09:34:58   1419s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:58   1419s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:34:58   1419s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:58   1419s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:34:58   1419s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:34:58   1419s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:34:58   1419s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:34:58   1419s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:34:58   1419s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:34:58   1419s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:34:58   1419s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:34:58   1419s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:34:58   1419s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:34:58   1419s] eee: +----------------------------------------------------+
[09/22 09:34:58   1419s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:34:58   1419s] eee: +----------------------------------------------------+
[09/22 09:34:58   1419s] eee: +----------------------------------------------------+
[09/22 09:34:58   1419s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:34:58   1419s] eee: +----------------------------------------------------+
[09/22 09:34:58   1419s] End AAE Lib Interpolated Model. (MEM=3425.558594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:34:58   1419s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4432.918M)
[09/22 09:34:58   1419s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4440.9M)
[09/22 09:35:01   1422s] Total number of fetched objects 21540
[09/22 09:35:01   1422s] AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
[09/22 09:35:01   1422s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:01   1422s] End delay calculation. (MEM=3450.85 CPU=0:00:02.8 REAL=0:00:03.0)
[09/22 09:35:01   1422s] End delay calculation (fullDC). (MEM=3450.85 CPU=0:00:03.2 REAL=0:00:03.0)
[09/22 09:35:01   1422s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:35:01   1422s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 4408.9M) ***
[09/22 09:35:01   1422s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3451.1M)
[09/22 09:35:01   1422s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:35:01   1423s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3451.1M)
[09/22 09:35:01   1423s] Starting SI iteration 2
[09/22 09:35:02   1423s] Calculate early delays in OCV mode...
[09/22 09:35:02   1423s] Calculate late delays in OCV mode...
[09/22 09:35:02   1423s] Start delay calculation (fullDC) (1 T). (MEM=3441.11)
[09/22 09:35:02   1423s] End AAE Lib Interpolated Model. (MEM=3441.109375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:02   1423s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
[09/22 09:35:02   1423s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21540. 
[09/22 09:35:02   1423s] Total number of fetched objects 21540
[09/22 09:35:02   1423s] AAE_INFO-618: Total number of nets in the design is 22505,  0.0 percent of the nets selected for SI analysis
[09/22 09:35:02   1423s] End delay calculation. (MEM=3452.16 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:35:02   1423s] End delay calculation (fullDC). (MEM=3452.16 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:35:02   1423s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4353.0M) ***
[09/22 09:35:02   1423s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:23:44 mem=4353.0M)
[09/22 09:35:02   1423s] End AAE Lib Interpolated Model. (MEM=3443.644531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:02   1423s] ** INFO: Initializing Glitch Interface
[09/22 09:35:02   1423s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4417.0M, EPOCH TIME: 1758548102.812662
[09/22 09:35:02   1423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:02   1423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:02   1423s] 
[09/22 09:35:02   1423s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:35:02   1423s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:35:02   1423s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4417.0M, EPOCH TIME: 1758548102.828206
[09/22 09:35:02   1423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:02   1423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:02   1423s] ** INFO: Initializing Glitch Interface
[09/22 09:35:03   1424s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------

[09/22 09:35:03   1424s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.4M, totSessionCpu=0:23:44 **
[09/22 09:35:03   1424s] Begin: Collecting metrics
[09/22 09:35:03   1424s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
| hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
| pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4379 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:14  |        4353 |      |     |
| post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:06  |        4452 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:35:03   1424s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3442.4M, current mem=3442.4M)

[09/22 09:35:03   1424s] End: Collecting metrics
[09/22 09:35:03   1424s] Executing marking Critical Nets1
[09/22 09:35:03   1424s] ** INFO: Initializing Glitch Interface
[09/22 09:35:03   1424s] ** INFO: Initializing Glitch Cache
[09/22 09:35:03   1424s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[09/22 09:35:03   1424s] **INFO: flowCheckPoint #5 OptimizationRecovery
[09/22 09:35:03   1424s] Running postRoute recovery in postEcoRoute mode
[09/22 09:35:03   1424s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.4M, totSessionCpu=0:23:44 **
[09/22 09:35:03   1424s] ** INFO: Initializing Glitch Interface
[09/22 09:35:03   1424s]   Timing/DRV Snapshot: (TGT)
[09/22 09:35:03   1424s]      Weighted WNS: 0.000
[09/22 09:35:03   1424s]       All  PG WNS: 0.000
[09/22 09:35:03   1424s]       High PG WNS: 0.000
[09/22 09:35:03   1424s]       All  PG TNS: 0.000
[09/22 09:35:03   1424s]       High PG TNS: 0.000
[09/22 09:35:03   1424s]       Low  PG TNS: 0.000
[09/22 09:35:03   1424s]          Tran DRV: 0 (0)
[09/22 09:35:03   1424s]           Cap DRV: 0 (0)
[09/22 09:35:03   1424s]        Fanout DRV: 0 (0)
[09/22 09:35:03   1424s]            Glitch: 0 (0)
[09/22 09:35:03   1424s]    Category Slack: { [L, 0.574] [H, 0.574] }
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Checking setup slack degradation ...
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Recovery Manager:
[09/22 09:35:03   1424s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[09/22 09:35:03   1424s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[09/22 09:35:03   1424s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[09/22 09:35:03   1424s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Checking DRV degradation...
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Recovery Manager:
[09/22 09:35:03   1424s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:35:03   1424s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:35:03   1424s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:35:03   1424s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/22 09:35:03   1424s] ** INFO Cleaning up Glitch Interface
[09/22 09:35:03   1424s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4452.11M, totSessionCpu=0:23:44).
[09/22 09:35:03   1424s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.5M, totSessionCpu=0:23:44 **
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Latch borrow mode reset to max_borrow
[09/22 09:35:03   1424s] **INFO: flowCheckPoint #6 FinalSummary
[09/22 09:35:03   1424s] OPTC: user 20.0
[09/22 09:35:03   1424s] Reported timing to dir ./timingReports
[09/22 09:35:03   1424s] **optDesign ... cpu = 0:00:42, real = 0:00:41, mem = 3442.0M, totSessionCpu=0:23:45 **
[09/22 09:35:03   1424s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4452.1M, EPOCH TIME: 1758548103.883246
[09/22 09:35:03   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:03   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:03   1424s] 
[09/22 09:35:03   1424s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:35:03   1424s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:35:03   1424s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4452.1M, EPOCH TIME: 1758548103.898580
[09/22 09:35:03   1424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:03   1424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:03   1424s] Saving timing graph ...
[09/22 09:35:04   1425s] TG backup dir: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/opt_timing_graph_0jsVn5
[09/22 09:35:04   1425s] Disk Usage:
[09/22 09:35:04   1425s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:35:04   1425s] /dev/mapper/almalinux-home 16104040448 878420720 15225619728   6% /home
[09/22 09:35:04   1425s] Done save timing graph
[09/22 09:35:04   1425s] Disk Usage:
[09/22 09:35:04   1425s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:35:04   1425s] /dev/mapper/almalinux-home 16104040448 878426116 15225614332   6% /home
[09/22 09:35:04   1425s] 
[09/22 09:35:04   1425s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:35:04   1425s] 
[09/22 09:35:04   1425s] TimeStamp Deleting Cell Server End ...
[09/22 09:35:04   1425s] Starting delay calculation for Hold views
[09/22 09:35:05   1426s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:35:05   1426s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 09:35:05   1426s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:35:05   1426s] #################################################################################
[09/22 09:35:05   1426s] # Design Stage: PostRoute
[09/22 09:35:05   1426s] # Design Name: mytop
[09/22 09:35:05   1426s] # Design Mode: 90nm
[09/22 09:35:05   1426s] # Analysis Mode: MMMC OCV 
[09/22 09:35:05   1426s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:35:05   1426s] # Signoff Settings: SI On 
[09/22 09:35:05   1426s] #################################################################################
[09/22 09:35:05   1426s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:35:05   1426s] Setting infinite Tws ...
[09/22 09:35:05   1426s] First Iteration Infinite Tw... 
[09/22 09:35:05   1426s] Calculate late delays in OCV mode...
[09/22 09:35:05   1426s] Calculate early delays in OCV mode...
[09/22 09:35:05   1426s] Topological Sorting (REAL = 0:00:00.0, MEM = 4444.0M, InitMEM = 4444.0M)
[09/22 09:35:05   1426s] Start delay calculation (fullDC) (1 T). (MEM=3476.01)
[09/22 09:35:05   1426s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:35:05   1426s] End AAE Lib Interpolated Model. (MEM=3476.011719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:08   1429s] Total number of fetched objects 21540
[09/22 09:35:08   1429s] AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
[09/22 09:35:08   1429s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:08   1429s] End delay calculation. (MEM=3482.36 CPU=0:00:02.7 REAL=0:00:03.0)
[09/22 09:35:08   1429s] End delay calculation (fullDC). (MEM=3482.36 CPU=0:00:02.9 REAL=0:00:03.0)
[09/22 09:35:08   1429s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:35:08   1429s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4428.0M) ***
[09/22 09:35:08   1429s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.3M)
[09/22 09:35:08   1429s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:35:08   1429s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3481.3M)
[09/22 09:35:08   1429s] Starting SI iteration 2
[09/22 09:35:08   1429s] Calculate late delays in OCV mode...
[09/22 09:35:08   1429s] Calculate early delays in OCV mode...
[09/22 09:35:08   1429s] Start delay calculation (fullDC) (1 T). (MEM=3433.02)
[09/22 09:35:08   1429s] End AAE Lib Interpolated Model. (MEM=3433.023438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:35:08   1429s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
[09/22 09:35:08   1429s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21540. 
[09/22 09:35:08   1429s] Total number of fetched objects 21540
[09/22 09:35:08   1429s] AAE_INFO-618: Total number of nets in the design is 22505,  1.4 percent of the nets selected for SI analysis
[09/22 09:35:08   1429s] End delay calculation. (MEM=3436.11 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:35:08   1429s] End delay calculation (fullDC). (MEM=3436.11 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:35:08   1429s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4372.1M) ***
[09/22 09:35:09   1430s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:23:50 mem=4372.1M)
[09/22 09:35:09   1430s] Restoring timing graph ...
[09/22 09:35:10   1431s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/22 09:35:10   1431s] Done restore timing graph
[09/22 09:35:10   1431s] ** INFO: Initializing Glitch Interface
[09/22 09:35:10   1431s] ** INFO: Initializing Glitch Interface
[09/22 09:35:10   1431s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.000  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------

[09/22 09:35:10   1431s] *** Final Summary (holdfix) CPU=0:00:06.8, REAL=0:00:07.0, MEM=4497.0M
[09/22 09:35:10   1431s] Begin: Collecting metrics
[09/22 09:35:11   1431s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:35:11   1431s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:35:11      0s] *** QThread MetricCollect [begin] (optDesign #5) : mem = 0.0M
[09/22 09:35:11      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3480.3M, current mem=2765.3M)
[09/22 09:35:11      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2780.8M, current mem=2773.6M)
[09/22 09:35:11      0s] *** QThread MetricCollect [finish] (optDesign #5) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.0M
[09/22 09:35:11      0s] 
[09/22 09:35:11      0s] =============================================================================================
[09/22 09:35:11      0s]  Step TAT Report : QThreadWorker #1 / optDesign #5                              23.34-s088_1
[09/22 09:35:11      0s] =============================================================================================
[09/22 09:35:11      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:35:11      0s] ---------------------------------------------------------------------------------------------
[09/22 09:35:11      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:35:11      0s] ---------------------------------------------------------------------------------------------
[09/22 09:35:11      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:35:11      0s] ---------------------------------------------------------------------------------------------

[09/22 09:35:11   1431s]  
_______________________________________________________________________
[09/22 09:35:11   1431s]  ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:35:11   1431s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[09/22 09:35:11   1431s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:35:11   1431s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[09/22 09:35:11   1431s] | initial_summary    |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
[09/22 09:35:11   1431s] | hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
[09/22 09:35:11   1431s] | pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4379 |    0 |   0 |
[09/22 09:35:11   1431s] | eco_route          |           |          |           |          |             | 0:00:14  |        4353 |      |     |
[09/22 09:35:11   1431s] | post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:06  |        4452 |    0 |   0 |
[09/22 09:35:11   1431s] | final_summary      |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:08  |        4497 |    0 |   0 |
[09/22 09:35:11   1431s]  ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:35:11   1431s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3480.3M, current mem=3480.3M)

[09/22 09:35:11   1431s] End: Collecting metrics
[09/22 09:35:11   1431s] **optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 3480.3M, totSessionCpu=0:23:52 **
[09/22 09:35:11   1431s]  ReSet Options after AAE Based Opt flow 
[09/22 09:35:11   1431s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:35:11   1431s] *** Finished optDesign ***
[09/22 09:35:11   1432s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:35:11   1432s] UM:*                                                                   final
[09/22 09:35:11   1432s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:35:11   1432s] UM:*                                                                   opt_design_postroute_hold
[09/22 09:35:11   1432s] Info: Summary of CRR changes:
[09/22 09:35:11   1432s]       - Timing transform commits:       0
[09/22 09:35:11   1432s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4497.0M)
[09/22 09:35:11   1432s] Info: Destroy the CCOpt slew target map.
[09/22 09:35:11   1432s] 
[09/22 09:35:11   1432s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:35:11   1432s] Severity  ID               Count  Summary                                  
[09/22 09:35:11   1432s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[09/22 09:35:11   1432s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[09/22 09:35:11   1432s] WARNING   NRIF-95             27  Option setNanoRouteMode -routeTopRouting...
[09/22 09:35:11   1432s] *** Message Summary: 30 warning(s), 0 error(s)
[09/22 09:35:11   1432s] 
[09/22 09:35:11   1432s] clean pInstBBox. size 0
[09/22 09:35:11   1432s] Cell mytop LLGs are deleted
[09/22 09:35:11   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:11   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:35:11   1432s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:35:11   1432s] *** optDesign #5 [finish] () : cpu/real = 0:00:48.8/0:00:49.5 (1.0), totSession cpu/real = 0:23:52.2/15:21:48.2 (0.0), mem = 4497.0M
[09/22 09:35:11   1432s] 
[09/22 09:35:11   1432s] =============================================================================================
[09/22 09:35:11   1432s]  Final TAT Report : optDesign #5                                                23.34-s088_1
[09/22 09:35:11   1432s] =============================================================================================
[09/22 09:35:11   1432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:35:11   1432s] ---------------------------------------------------------------------------------------------
[09/22 09:35:11   1432s] [ InitOpt                ]      1   0:00:00.8  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:35:11   1432s] [ HoldOpt                ]      1   0:00:01.3  (   2.6 % )     0:00:01.5 /  0:00:01.5    1.0
[09/22 09:35:11   1432s] [ ViewPruning            ]     12   0:00:00.8  (   1.5 % )     0:00:01.1 /  0:00:01.1    1.0
[09/22 09:35:11   1432s] [ BuildHoldData          ]      1   0:00:01.9  (   3.9 % )     0:00:12.8 /  0:00:12.7    1.0
[09/22 09:35:11   1432s] [ OptSummaryReport       ]      6   0:00:01.6  (   3.3 % )     0:00:07.8 /  0:00:07.5    1.0
[09/22 09:35:11   1432s] [ MetricReport           ]      6   0:00:01.3  (   2.6 % )     0:00:01.3 /  0:00:00.9    0.7
[09/22 09:35:11   1432s] [ DrvReport              ]      8   0:00:01.8  (   3.6 % )     0:00:01.8 /  0:00:01.5    0.8
[09/22 09:35:11   1432s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[09/22 09:35:11   1432s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:35:11   1432s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:35:11   1432s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:35:11   1432s] [ RefinePlace            ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.1
[09/22 09:35:11   1432s] [ EcoRoute               ]      1   0:00:13.8  (  27.9 % )     0:00:13.8 /  0:00:13.8    1.0
[09/22 09:35:11   1432s] [ ExtractRC              ]      2   0:00:04.5  (   9.1 % )     0:00:04.5 /  0:00:04.7    1.0
[09/22 09:35:11   1432s] [ UpdateTimingGraph      ]     13   0:00:03.1  (   6.2 % )     0:00:19.4 /  0:00:19.3    1.0
[09/22 09:35:11   1432s] [ FullDelayCalc          ]      8   0:00:13.5  (  27.4 % )     0:00:13.5 /  0:00:13.5    1.0
[09/22 09:35:11   1432s] [ TimingUpdate           ]     25   0:00:03.1  (   6.2 % )     0:00:03.1 /  0:00:03.0    1.0
[09/22 09:35:11   1432s] [ TimingReport           ]      8   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:35:11   1432s] [ GenerateReports        ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:35:11   1432s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:35:11   1432s] [ MISC                   ]          0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.7    1.1
[09/22 09:35:11   1432s] ---------------------------------------------------------------------------------------------
[09/22 09:35:11   1432s]  optDesign #5 TOTAL                 0:00:49.5  ( 100.0 % )     0:00:49.5 /  0:00:48.8    1.0
[09/22 09:35:11   1432s] ---------------------------------------------------------------------------------------------
[09/22 09:36:22   1433s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[09/22 09:36:22   1433s] <CMD> getDesignMode -user -bottomRoutingLayer
[09/22 09:36:22   1433s] <CMD> getDesignMode -user -topRoutingLayer
[09/22 09:36:57   1434s] <CMD> setSIMode -acceptableWNS same -fixDRC 0 -fixHoldIncludeXtalkSetup 0
[09/22 09:36:57   1434s] **WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[09/22 09:36:57   1434s] This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[09/22 09:36:57   1434s] This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[09/22 09:36:59   1434s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[09/22 09:37:02   1434s] <CMD> setSIMode -acceptableWNS same -fixDRC 0 -fixHoldIncludeXtalkSetup 0
[09/22 09:37:02   1434s] **WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[09/22 09:37:02   1434s] This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[09/22 09:37:02   1434s] This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[09/22 09:37:04   1434s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/22 09:37:04   1434s] <CMD> setDelayCalMode -engine default -siAware true
[09/22 09:37:04   1434s] <CMD> optDesign -postRoute -hold
[09/22 09:37:04   1434s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3373.7M, totSessionCpu=0:23:54 **
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] Active Setup views: worst_case 
[09/22 09:37:04   1434s] *** optDesign #6 [begin] () : totSession cpu/real = 0:23:54.3/15:23:41.1 (0.0), mem = 4497.0M
[09/22 09:37:04   1434s] Info: 1 threads available for lower-level modules during optimization.
[09/22 09:37:04   1434s] GigaOpt running with 1 threads.
[09/22 09:37:04   1434s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:23:54.3/15:23:41.1 (0.0), mem = 4497.0M
[09/22 09:37:04   1434s] **INFO: User settings:
[09/22 09:37:04   1434s] setNanoRouteMode -route_detail_antenna_factor                                             1
[09/22 09:37:04   1434s] setNanoRouteMode -route_detail_auto_stop                                                  true
[09/22 09:37:04   1434s] setNanoRouteMode -route_detail_fix_antenna                                                true
[09/22 09:37:04   1434s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[09/22 09:37:04   1434s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[09/22 09:37:04   1434s] setNanoRouteMode -drouteStartIteration                                                    0
[09/22 09:37:04   1434s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[09/22 09:37:04   1434s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                38.8
[09/22 09:37:04   1434s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[09/22 09:37:04   1434s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[09/22 09:37:04   1434s] setNanoRouteMode -route_selected_net_only                                                 false
[09/22 09:37:04   1434s] setNanoRouteMode -route_with_eco                                                          false
[09/22 09:37:04   1434s] setNanoRouteMode -route_with_litho_driven                                                 false
[09/22 09:37:04   1434s] setNanoRouteMode -route_with_si_driven                                                    true
[09/22 09:37:04   1434s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[09/22 09:37:04   1434s] setNanoRouteMode -route_with_timing_driven                                                false
[09/22 09:37:04   1434s] setExtractRCMode -coupled                                                                 true
[09/22 09:37:04   1434s] setExtractRCMode -engine                                                                  postRoute
[09/22 09:37:04   1434s] setExtractRCMode -noCleanRCDB                                                             true
[09/22 09:37:04   1434s] setExtractRCMode -nrNetInMemory                                                           100000
[09/22 09:37:04   1434s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[09/22 09:37:04   1434s] setDelayCalMode -enable_high_fanout                                                       true
[09/22 09:37:04   1434s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[09/22 09:37:04   1434s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[09/22 09:37:04   1434s] setDelayCalMode -engine                                                                   aae
[09/22 09:37:04   1434s] setDelayCalMode -ignoreNetLoad                                                            false
[09/22 09:37:04   1434s] setDelayCalMode -SIAware                                                                  true
[09/22 09:37:04   1434s] setDelayCalMode -socv_accuracy_mode                                                       low
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_hold_views_active_list                                       { best_case }
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_setup_views_active_list                                      { worst_case }
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { best_case}
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { worst_case}
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { worst_case}
[09/22 09:37:04   1434s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[09/22 09:37:04   1434s] setOptMode -opt_delete_insts                                                              true
[09/22 09:37:04   1434s] setOptMode -opt_drv_margin                                                                0
[09/22 09:37:04   1434s] setOptMode -opt_drv_fix_max_cap                                                           true
[09/22 09:37:04   1434s] setOptMode -opt_drv                                                                       true
[09/22 09:37:04   1434s] setOptMode -opt_fix_fanout_load                                                           false
[09/22 09:37:04   1434s] setOptMode -opt_drv_fix_max_tran                                                          true
[09/22 09:37:04   1434s] setOptMode -opt_resize_flip_flops                                                         true
[09/22 09:37:04   1434s] setOptMode -opt_preserve_all_sequential                                                   false
[09/22 09:37:04   1434s] setOptMode -opt_setup_target_slack                                                        0
[09/22 09:37:04   1434s] setSIMode -acceptableWNS                                                                  same
[09/22 09:37:04   1434s] setSIMode -fixHoldIncludeXtalkSetup                                                       false
[09/22 09:37:04   1434s] setSIMode -report_si_slew_max_transition                                                  false
[09/22 09:37:04   1434s] setSIMode -separate_delta_delay_on_data                                                   true
[09/22 09:37:04   1434s] setPlaceMode -place_design_floorplan_mode                                                 false
[09/22 09:37:04   1434s] setAnalysisMode -analysisType                                                             onChipVariation
[09/22 09:37:04   1434s] setAnalysisMode -checkType                                                                setup
[09/22 09:37:04   1434s] setAnalysisMode -clkSrcPath                                                               true
[09/22 09:37:04   1434s] setAnalysisMode -clockPropagation                                                         sdcControl
[09/22 09:37:04   1434s] setAnalysisMode -skew                                                                     true
[09/22 09:37:04   1434s] setAnalysisMode -usefulSkew                                                               true
[09/22 09:37:04   1434s] setAnalysisMode -virtualIPO                                                               false
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/22 09:37:04   1434s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:04   1434s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:04   1434s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:04   1434s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:04   1434s] Summary for sequential cells identification: 
[09/22 09:37:04   1434s]   Identified SBFF number: 104
[09/22 09:37:04   1434s]   Identified MBFF number: 0
[09/22 09:37:04   1434s]   Identified SB Latch number: 8
[09/22 09:37:04   1434s]   Identified MB Latch number: 0
[09/22 09:37:04   1434s]   Not identified SBFF number: 16
[09/22 09:37:04   1434s]   Not identified MBFF number: 0
[09/22 09:37:04   1434s]   Not identified SB Latch number: 8
[09/22 09:37:04   1434s]   Not identified MB Latch number: 0
[09/22 09:37:04   1434s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:04   1434s]  Visiting view : worst_case
[09/22 09:37:04   1434s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:04   1434s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:04   1434s]  Visiting view : best_case
[09/22 09:37:04   1434s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:04   1434s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:04   1434s] TLC MultiMap info (StdDelay):
[09/22 09:37:04   1434s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:04   1434s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:04   1434s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:04   1434s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:04   1434s]  Setting StdDelay to: 36.8ps
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:04   1434s] Need call spDPlaceInit before registerPrioInstLoc.
[09/22 09:37:04   1434s] OPERPROF: Starting DPlace-Init at level 1, MEM:4497.0M, EPOCH TIME: 1758548224.863654
[09/22 09:37:04   1434s] Processing tracks to init pin-track alignment.
[09/22 09:37:04   1434s] z: 2, totalTracks: 1
[09/22 09:37:04   1434s] z: 4, totalTracks: 1
[09/22 09:37:04   1434s] z: 6, totalTracks: 1
[09/22 09:37:04   1434s] z: 8, totalTracks: 1
[09/22 09:37:04   1434s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:37:04   1434s] Cell mytop LLGs are deleted
[09/22 09:37:04   1434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] # Building mytop llgBox search-tree.
[09/22 09:37:04   1434s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4497.0M, EPOCH TIME: 1758548224.870398
[09/22 09:37:04   1434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4497.0M, EPOCH TIME: 1758548224.871424
[09/22 09:37:04   1434s] Max number of tech site patterns supported in site array is 256.
[09/22 09:37:04   1434s] Core basic site is CoreSite
[09/22 09:37:04   1434s] After signature check, allow fast init is true, keep pre-filter is true.
[09/22 09:37:04   1434s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/22 09:37:04   1434s] Fast DP-INIT is on for default
[09/22 09:37:04   1434s] Keep-away cache is enable on metals: 1-11
[09/22 09:37:04   1434s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:37:04   1434s] Atter site array init, number of instance map data is 0.
[09/22 09:37:04   1434s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4497.0M, EPOCH TIME: 1758548224.886845
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:04   1434s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:04   1434s] OPERPROF:     Starting CMU at level 3, MEM:4497.0M, EPOCH TIME: 1758548224.887864
[09/22 09:37:04   1434s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4497.0M, EPOCH TIME: 1758548224.888544
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] Bad Lib Cell Checking (CMU) is done! (0)
[09/22 09:37:04   1434s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:4497.0M, EPOCH TIME: 1758548224.889425
[09/22 09:37:04   1434s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4497.0M, EPOCH TIME: 1758548224.889461
[09/22 09:37:04   1434s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4497.0M, EPOCH TIME: 1758548224.889540
[09/22 09:37:04   1434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4497.0MB).
[09/22 09:37:04   1434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:4497.0M, EPOCH TIME: 1758548224.892635
[09/22 09:37:04   1434s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4497.0M, EPOCH TIME: 1758548224.892730
[09/22 09:37:04   1434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:04   1434s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.053, MEM:4497.0M, EPOCH TIME: 1758548224.946113
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] Creating Lib Analyzer ...
[09/22 09:37:04   1434s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:37:04   1434s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:37:04   1434s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:37:04   1434s] 
[09/22 09:37:04   1434s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:37:05   1434s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:55 mem=4497.0M
[09/22 09:37:05   1434s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:55 mem=4497.0M
[09/22 09:37:05   1434s] Creating Lib Analyzer, finished. 
[09/22 09:37:05   1434s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[09/22 09:37:05   1434s] **INFO: Using Advanced Metric Collection system.
[09/22 09:37:05   1434s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3380.6M, totSessionCpu=0:23:55 **
[09/22 09:37:05   1434s] Existing Dirty Nets : 0
[09/22 09:37:05   1434s] New Signature Flow (optDesignCheckOptions) ....
[09/22 09:37:05   1435s] #Taking db snapshot
[09/22 09:37:05   1435s] #Taking db snapshot ... done
[09/22 09:37:05   1435s] OPERPROF: Starting checkPlace at level 1, MEM:4497.0M, EPOCH TIME: 1758548225.424830
[09/22 09:37:05   1435s] Processing tracks to init pin-track alignment.
[09/22 09:37:05   1435s] z: 2, totalTracks: 1
[09/22 09:37:05   1435s] z: 4, totalTracks: 1
[09/22 09:37:05   1435s] z: 6, totalTracks: 1
[09/22 09:37:05   1435s] z: 8, totalTracks: 1
[09/22 09:37:05   1435s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:37:05   1435s] Cell mytop LLGs are deleted
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] # Building mytop llgBox search-tree.
[09/22 09:37:05   1435s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4497.0M, EPOCH TIME: 1758548225.429473
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4497.0M, EPOCH TIME: 1758548225.430442
[09/22 09:37:05   1435s] Max number of tech site patterns supported in site array is 256.
[09/22 09:37:05   1435s] Core basic site is CoreSite
[09/22 09:37:05   1435s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:37:05   1435s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:37:05   1435s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:37:05   1435s] SiteArray: use 942,080 bytes
[09/22 09:37:05   1435s] SiteArray: current memory after site array memory allocation 4497.0M
[09/22 09:37:05   1435s] SiteArray: FP blocked sites are writable
[09/22 09:37:05   1435s] Keep-away cache is enable on metals: 1-11
[09/22 09:37:05   1435s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 09:37:05   1435s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4497.0M, EPOCH TIME: 1758548225.444900
[09/22 09:37:05   1435s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:37:05   1435s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4497.0M, EPOCH TIME: 1758548225.445055
[09/22 09:37:05   1435s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:37:05   1435s] Atter site array init, number of instance map data is 0.
[09/22 09:37:05   1435s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:4497.0M, EPOCH TIME: 1758548225.445227
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:05   1435s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:05   1435s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:4497.0M, EPOCH TIME: 1758548225.446204
[09/22 09:37:05   1435s] Begin checking placement ... (start mem=4497.0M, init mem=4497.0M)
[09/22 09:37:05   1435s] Begin checking exclusive groups violation ...
[09/22 09:37:05   1435s] There are 0 groups to check, max #box is 0, total #box is 0
[09/22 09:37:05   1435s] Finished checking exclusive groups violations. Found 0 Vio.
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] Running CheckPlace using 1 thread in normal mode...
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] ...checkPlace normal is done!
[09/22 09:37:05   1435s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4497.0M, EPOCH TIME: 1758548225.556841
[09/22 09:37:05   1435s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:4497.0M, EPOCH TIME: 1758548225.559984
[09/22 09:37:05   1435s] *info: Placed = 14591         
[09/22 09:37:05   1435s] *info: Unplaced = 0           
[09/22 09:37:05   1435s] Placement Density:77.91%(49632/63697)
[09/22 09:37:05   1435s] Placement Density (including fixed std cells):77.91%(49632/63697)
[09/22 09:37:05   1435s] Cell mytop LLGs are deleted
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14591).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] # Resetting pin-track-align track data.
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4497.0M)
[09/22 09:37:05   1435s] OPERPROF: Finished checkPlace at level 1, CPU:0.139, REAL:0.139, MEM:4497.0M, EPOCH TIME: 1758548225.564104
[09/22 09:37:05   1435s] #optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
[09/22 09:37:05   1435s]  Initial DC engine is -> aae
[09/22 09:37:05   1435s]  
[09/22 09:37:05   1435s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/22 09:37:05   1435s]  
[09/22 09:37:05   1435s]  
[09/22 09:37:05   1435s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/22 09:37:05   1435s]  
[09/22 09:37:05   1435s] Reset EOS DB
[09/22 09:37:05   1435s] Ignoring AAE DB Resetting ...
[09/22 09:37:05   1435s]  Set Options for AAE Based Opt flow 
[09/22 09:37:05   1435s] *** optDesign -postRoute ***
[09/22 09:37:05   1435s] DRC Margin: user margin 0.0; extra margin 0
[09/22 09:37:05   1435s] Setup Target Slack: user slack 0
[09/22 09:37:05   1435s] Hold Target Slack: user slack 0
[09/22 09:37:05   1435s] Cell mytop LLGs are deleted
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4497.0M, EPOCH TIME: 1758548225.575212
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4497.0M, EPOCH TIME: 1758548225.576162
[09/22 09:37:05   1435s] Max number of tech site patterns supported in site array is 256.
[09/22 09:37:05   1435s] Core basic site is CoreSite
[09/22 09:37:05   1435s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 09:37:05   1435s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 09:37:05   1435s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 09:37:05   1435s] SiteArray: use 942,080 bytes
[09/22 09:37:05   1435s] SiteArray: current memory after site array memory allocation 4497.0M
[09/22 09:37:05   1435s] SiteArray: FP blocked sites are writable
[09/22 09:37:05   1435s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4497.0M, EPOCH TIME: 1758548225.590994
[09/22 09:37:05   1435s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 09:37:05   1435s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4497.0M, EPOCH TIME: 1758548225.591137
[09/22 09:37:05   1435s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 09:37:05   1435s] Atter site array init, number of instance map data is 0.
[09/22 09:37:05   1435s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:4497.0M, EPOCH TIME: 1758548225.591583
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:05   1435s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:05   1435s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:4497.0M, EPOCH TIME: 1758548225.593386
[09/22 09:37:05   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:05   1435s] Deleting Lib Analyzer.
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:05   1435s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:05   1435s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:05   1435s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:05   1435s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:05   1435s] Summary for sequential cells identification: 
[09/22 09:37:05   1435s]   Identified SBFF number: 104
[09/22 09:37:05   1435s]   Identified MBFF number: 0
[09/22 09:37:05   1435s]   Identified SB Latch number: 8
[09/22 09:37:05   1435s]   Identified MB Latch number: 0
[09/22 09:37:05   1435s]   Not identified SBFF number: 16
[09/22 09:37:05   1435s]   Not identified MBFF number: 0
[09/22 09:37:05   1435s]   Not identified SB Latch number: 8
[09/22 09:37:05   1435s]   Not identified MB Latch number: 0
[09/22 09:37:05   1435s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:05   1435s]  Visiting view : worst_case
[09/22 09:37:05   1435s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:05   1435s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:05   1435s]  Visiting view : best_case
[09/22 09:37:05   1435s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:05   1435s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:05   1435s] TLC MultiMap info (StdDelay):
[09/22 09:37:05   1435s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:05   1435s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:05   1435s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:05   1435s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:05   1435s]  Setting StdDelay to: 36.8ps
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:05   1435s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:23:55.2/15:23:42.1 (0.0), mem = 4497.0M
[09/22 09:37:05   1435s] 
[09/22 09:37:05   1435s] =============================================================================================
[09/22 09:37:05   1435s]  Step TAT Report : InitOpt #1 / optDesign #6                                    23.34-s088_1
[09/22 09:37:05   1435s] =============================================================================================
[09/22 09:37:05   1435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:05   1435s] ---------------------------------------------------------------------------------------------
[09/22 09:37:05   1435s] [ CellServerInit         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:37:05   1435s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  45.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:37:05   1435s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:05   1435s] [ MetricInit             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:05   1435s] [ CheckPlace             ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:05   1435s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.1
[09/22 09:37:05   1435s] [ MISC                   ]          0:00:00.3  (  34.5 % )     0:00:00.3 /  0:00:00.3    0.9
[09/22 09:37:05   1435s] ---------------------------------------------------------------------------------------------
[09/22 09:37:05   1435s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:37:05   1435s] ---------------------------------------------------------------------------------------------
[09/22 09:37:05   1435s] ** INFO : this run is activating 'postRoute' automaton
[09/22 09:37:05   1435s] **INFO: flowCheckPoint #7 InitialSummary
[09/22 09:37:05   1435s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21537 access done (mem: 4497.043M)
[09/22 09:37:05   1435s] Extraction called for design 'mytop' of instances=14591 and nets=22505 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:37:05   1435s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:37:05   1435s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:37:05   1435s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:37:05   1435s] RC Extraction called in multi-corner(1) mode.
[09/22 09:37:05   1435s] Process corner(s) are loaded.
[09/22 09:37:05   1435s]  Corner: Default_rc_corner
[09/22 09:37:05   1435s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4497.04M)
[09/22 09:37:05   1435s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
[09/22 09:37:05   1435s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:37:05   1435s]       RC Corner Indexes            0   
[09/22 09:37:05   1435s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:37:05   1435s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:37:05   1435s] Resistance Scaling Factor    : 1.00000 
[09/22 09:37:05   1435s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:37:05   1435s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:37:05   1435s] Shrink Factor                : 0.90000
[09/22 09:37:05   1435s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:05   1435s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:05   1435s] eee: pegSigSF=1.070000
[09/22 09:37:05   1435s] Initializing multi-corner capacitance tables ... 
[09/22 09:37:05   1435s] Initializing multi-corner resistance tables ...
[09/22 09:37:05   1435s] Creating RPSQ from WeeR and WRes ...
[09/22 09:37:05   1435s] eee: Grid unit RC data computation started
[09/22 09:37:05   1435s] eee: Grid unit RC data computation completed
[09/22 09:37:05   1435s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:37:05   1435s] eee: l=2 avDens=0.243017 usedTrk=5028.263944 availTrk=20691.000000 sigTrk=5028.263944
[09/22 09:37:05   1435s] eee: l=3 avDens=0.292464 usedTrk=6185.618063 availTrk=21150.000000 sigTrk=6185.618063
[09/22 09:37:05   1435s] eee: l=4 avDens=0.317045 usedTrk=6099.159945 availTrk=19237.500000 sigTrk=6099.159945
[09/22 09:37:05   1435s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:37:05   1435s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:37:05   1435s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:37:05   1435s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:37:05   1435s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:37:05   1435s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:37:05   1435s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:37:06   1435s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:37:06   1435s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:37:06   1435s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:37:06   1435s] eee: NetCapCache creation started. (Current Mem: 4497.043M) 
[09/22 09:37:06   1435s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4497.043M) 
[09/22 09:37:06   1435s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:37:06   1435s] eee: Metal Layers Info:
[09/22 09:37:06   1435s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:06   1435s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:37:06   1435s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:06   1435s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:37:06   1435s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:37:06   1435s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:37:06   1435s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:37:06   1435s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:37:06   1435s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:37:06   1435s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:06   1435s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:37:06   1435s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:37:06   1435s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:37:06   1435s] eee: +----------------------------------------------------+
[09/22 09:37:06   1435s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:37:06   1435s] eee: +----------------------------------------------------+
[09/22 09:37:06   1435s] eee: +----------------------------------------------------+
[09/22 09:37:06   1435s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:37:06   1435s] eee: +----------------------------------------------------+
[09/22 09:37:06   1435s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4497.0M)
[09/22 09:37:06   1435s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:37:06   1435s] Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4545.0M)
[09/22 09:37:06   1435s] Extracted 20.0008% (CPU Time= 0:00:00.5  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 40.0006% (CPU Time= 0:00:00.6  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 60.0009% (CPU Time= 0:00:00.8  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 70.0005% (CPU Time= 0:00:01.0  MEM= 4545.0M)
[09/22 09:37:06   1436s] Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 4545.0M)
[09/22 09:37:07   1436s] Extracted 90.0008% (CPU Time= 0:00:01.3  MEM= 4545.0M)
[09/22 09:37:07   1437s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 4545.0M)
[09/22 09:37:07   1437s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:07   1437s] Number of Extracted Resistors     : 340202
[09/22 09:37:07   1437s] Number of Extracted Ground Cap.   : 346850
[09/22 09:37:07   1437s] Number of Extracted Coupling Cap. : 633476
[09/22 09:37:07   1437s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4513.043M)
[09/22 09:37:07   1437s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:37:07   1437s]  Corner: Default_rc_corner
[09/22 09:37:07   1437s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4513.0M)
[09/22 09:37:07   1437s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:37:07   1437s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21538 access done (mem: 4513.043M)
[09/22 09:37:07   1437s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4513.043M)
[09/22 09:37:07   1437s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4513.043M)
[09/22 09:37:07   1437s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:37:07   1437s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4513.043M)
[09/22 09:37:07   1437s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 4513.043M)
[09/22 09:37:07   1437s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4513.043M)
[09/22 09:37:07   1437s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4495.3M, EPOCH TIME: 1758548227.948856
[09/22 09:37:07   1437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:07   1437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:07   1437s] 
[09/22 09:37:07   1437s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:07   1437s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:07   1437s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4495.3M, EPOCH TIME: 1758548227.964550
[09/22 09:37:07   1437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:07   1437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:07   1437s] ** INFO: Initializing Glitch Interface
[09/22 09:37:07   1437s] ** INFO: Initializing Glitch Cache
[09/22 09:37:07   1437s] **INFO: flowCheckPoint #8 OptimizationHold
[09/22 09:37:07   1437s] GigaOpt Hold Optimizer is used
[09/22 09:37:07   1437s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/22 09:37:07   1437s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4495.316M)
[09/22 09:37:07   1437s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4495.3M)
[09/22 09:37:07   1437s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:08   1437s] eee: pegSigSF=1.070000
[09/22 09:37:08   1437s] Initializing multi-corner capacitance tables ... 
[09/22 09:37:08   1437s] Initializing multi-corner resistance tables ...
[09/22 09:37:08   1437s] Creating RPSQ from WeeR and WRes ...
[09/22 09:37:08   1437s] eee: Grid unit RC data computation started
[09/22 09:37:08   1437s] eee: Grid unit RC data computation completed
[09/22 09:37:08   1437s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:37:08   1437s] eee: l=2 avDens=0.243017 usedTrk=5028.263944 availTrk=20691.000000 sigTrk=5028.263944
[09/22 09:37:08   1437s] eee: l=3 avDens=0.292464 usedTrk=6185.618063 availTrk=21150.000000 sigTrk=6185.618063
[09/22 09:37:08   1437s] eee: l=4 avDens=0.317045 usedTrk=6099.159945 availTrk=19237.500000 sigTrk=6099.159945
[09/22 09:37:08   1437s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:37:08   1437s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:37:08   1437s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:37:08   1437s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:37:08   1437s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:37:08   1437s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:37:08   1437s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:37:08   1437s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:37:08   1437s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:37:08   1437s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:37:08   1437s] eee: NetCapCache creation started. (Current Mem: 4495.316M) 
[09/22 09:37:08   1437s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4495.316M) 
[09/22 09:37:08   1437s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:37:08   1437s] eee: Metal Layers Info:
[09/22 09:37:08   1437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:08   1437s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:37:08   1437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:08   1437s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:37:08   1437s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:37:08   1437s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:37:08   1437s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:37:08   1437s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:37:08   1437s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:37:08   1437s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:08   1437s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:37:08   1437s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:37:08   1437s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:37:08   1437s] eee: +----------------------------------------------------+
[09/22 09:37:08   1437s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:37:08   1437s] eee: +----------------------------------------------------+
[09/22 09:37:08   1437s] eee: +----------------------------------------------------+
[09/22 09:37:08   1437s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:37:08   1437s] eee: +----------------------------------------------------+
[09/22 09:37:08   1437s] End AAE Lib Interpolated Model. (MEM=3389.882812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:08   1437s] 
[09/22 09:37:08   1437s] Creating Lib Analyzer ...
[09/22 09:37:08   1437s] 
[09/22 09:37:08   1437s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:08   1437s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:08   1437s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:08   1437s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:08   1437s] Summary for sequential cells identification: 
[09/22 09:37:08   1437s]   Identified SBFF number: 104
[09/22 09:37:08   1437s]   Identified MBFF number: 0
[09/22 09:37:08   1437s]   Identified SB Latch number: 8
[09/22 09:37:08   1437s]   Identified MB Latch number: 0
[09/22 09:37:08   1437s]   Not identified SBFF number: 16
[09/22 09:37:08   1437s]   Not identified MBFF number: 0
[09/22 09:37:08   1437s]   Not identified SB Latch number: 8
[09/22 09:37:08   1437s]   Not identified MB Latch number: 0
[09/22 09:37:08   1437s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:08   1437s]  Visiting view : worst_case
[09/22 09:37:08   1437s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:08   1437s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:08   1437s]  Visiting view : best_case
[09/22 09:37:08   1437s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:08   1437s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:08   1437s] TLC MultiMap info (StdDelay):
[09/22 09:37:08   1437s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:08   1437s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:08   1437s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:08   1437s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:08   1437s]  Setting StdDelay to: 36.8ps
[09/22 09:37:08   1437s] 
[09/22 09:37:08   1437s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:08   1437s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:37:08   1437s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:37:08   1437s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:37:08   1437s] 
[09/22 09:37:08   1437s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:37:08   1438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:58 mem=4495.3M
[09/22 09:37:08   1438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:58 mem=4495.3M
[09/22 09:37:08   1438s] Creating Lib Analyzer, finished. 
[09/22 09:37:08   1438s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:58 mem=4495.3M ***
[09/22 09:37:08   1438s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:23:58.2/15:23:45.0 (0.0), mem = 4495.3M
[09/22 09:37:08   1438s] Effort level <high> specified for reg2reg path_group
[09/22 09:37:08   1438s] 
[09/22 09:37:08   1438s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:08   1438s] Deleting Lib Analyzer.
[09/22 09:37:08   1438s] 
[09/22 09:37:08   1438s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:09   1438s] Starting delay calculation for Hold views
[09/22 09:37:09   1438s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:37:09   1438s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 09:37:09   1438s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:37:09   1438s] #################################################################################
[09/22 09:37:09   1438s] # Design Stage: PostRoute
[09/22 09:37:09   1438s] # Design Name: mytop
[09/22 09:37:09   1438s] # Design Mode: 90nm
[09/22 09:37:09   1438s] # Analysis Mode: MMMC OCV 
[09/22 09:37:09   1438s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:37:09   1438s] # Signoff Settings: SI On 
[09/22 09:37:09   1438s] #################################################################################
[09/22 09:37:09   1439s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:37:09   1439s] Setting infinite Tws ...
[09/22 09:37:09   1439s] First Iteration Infinite Tw... 
[09/22 09:37:09   1439s] Calculate late delays in OCV mode...
[09/22 09:37:09   1439s] Calculate early delays in OCV mode...
[09/22 09:37:09   1439s] Topological Sorting (REAL = 0:00:00.0, MEM = 4460.0M, InitMEM = 4460.0M)
[09/22 09:37:09   1439s] Start delay calculation (fullDC) (1 T). (MEM=3361.79)
[09/22 09:37:09   1439s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:37:09   1439s] End AAE Lib Interpolated Model. (MEM=3361.792969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:12   1442s] Total number of fetched objects 21540
[09/22 09:37:12   1442s] AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
[09/22 09:37:12   1442s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:12   1442s] End delay calculation. (MEM=3373.09 CPU=0:00:02.9 REAL=0:00:03.0)
[09/22 09:37:12   1442s] End delay calculation (fullDC). (MEM=3373.09 CPU=0:00:03.1 REAL=0:00:03.0)
[09/22 09:37:12   1442s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:37:12   1442s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 4428.0M) ***
[09/22 09:37:12   1442s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3371.6M)
[09/22 09:37:12   1442s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:37:12   1442s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3371.6M)
[09/22 09:37:12   1442s] 
[09/22 09:37:12   1442s] Executing IPO callback for view pruning ..
[09/22 09:37:12   1442s] Starting SI iteration 2
[09/22 09:37:13   1442s] Calculate late delays in OCV mode...
[09/22 09:37:13   1442s] Calculate early delays in OCV mode...
[09/22 09:37:13   1442s] Start delay calculation (fullDC) (1 T). (MEM=3335.67)
[09/22 09:37:13   1442s] End AAE Lib Interpolated Model. (MEM=3335.667969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:13   1442s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
[09/22 09:37:13   1442s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21540. 
[09/22 09:37:13   1442s] Total number of fetched objects 21540
[09/22 09:37:13   1442s] AAE_INFO-618: Total number of nets in the design is 22505,  1.4 percent of the nets selected for SI analysis
[09/22 09:37:13   1442s] End delay calculation. (MEM=3337.92 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:13   1442s] End delay calculation (fullDC). (MEM=3337.92 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:13   1442s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4372.1M) ***
[09/22 09:37:13   1443s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:24:03 mem=4372.1M)
[09/22 09:37:13   1443s] Done building cte hold timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:24:03 mem=4372.1M ***
[09/22 09:37:14   1443s] Done building hold timer [14107 node(s), 21458 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:24:04 mem=4388.1M ***
[09/22 09:37:14   1444s] Starting delay calculation for Setup views
[09/22 09:37:14   1444s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:37:14   1444s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:37:14   1444s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:37:14   1444s] #################################################################################
[09/22 09:37:14   1444s] # Design Stage: PostRoute
[09/22 09:37:14   1444s] # Design Name: mytop
[09/22 09:37:14   1444s] # Design Mode: 90nm
[09/22 09:37:14   1444s] # Analysis Mode: MMMC OCV 
[09/22 09:37:14   1444s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:37:14   1444s] # Signoff Settings: SI On 
[09/22 09:37:14   1444s] #################################################################################
[09/22 09:37:14   1444s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:37:14   1444s] Setting infinite Tws ...
[09/22 09:37:14   1444s] First Iteration Infinite Tw... 
[09/22 09:37:14   1444s] Calculate early delays in OCV mode...
[09/22 09:37:14   1444s] Calculate late delays in OCV mode...
[09/22 09:37:14   1444s] Topological Sorting (REAL = 0:00:00.0, MEM = 4444.0M, InitMEM = 4444.0M)
[09/22 09:37:14   1444s] Start delay calculation (fullDC) (1 T). (MEM=3346.04)
[09/22 09:37:14   1444s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:37:14   1444s] End AAE Lib Interpolated Model. (MEM=3346.039062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:17   1447s] Total number of fetched objects 21540
[09/22 09:37:17   1447s] AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
[09/22 09:37:17   1447s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:17   1447s] End delay calculation. (MEM=3350.29 CPU=0:00:02.7 REAL=0:00:02.0)
[09/22 09:37:17   1447s] End delay calculation (fullDC). (MEM=3350.29 CPU=0:00:02.9 REAL=0:00:03.0)
[09/22 09:37:17   1447s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:37:17   1447s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4428.0M) ***
[09/22 09:37:18   1447s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3349.0M)
[09/22 09:37:18   1447s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:37:18   1447s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3349.0M)
[09/22 09:37:18   1447s] 
[09/22 09:37:18   1447s] Executing IPO callback for view pruning ..
[09/22 09:37:18   1447s] Starting SI iteration 2
[09/22 09:37:18   1447s] Calculate early delays in OCV mode...
[09/22 09:37:18   1447s] Calculate late delays in OCV mode...
[09/22 09:37:18   1447s] Start delay calculation (fullDC) (1 T). (MEM=3342.76)
[09/22 09:37:18   1447s] End AAE Lib Interpolated Model. (MEM=3342.757812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:18   1448s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
[09/22 09:37:18   1448s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21540. 
[09/22 09:37:18   1448s] Total number of fetched objects 21540
[09/22 09:37:18   1448s] AAE_INFO-618: Total number of nets in the design is 22505,  0.0 percent of the nets selected for SI analysis
[09/22 09:37:18   1448s] End delay calculation. (MEM=3347.26 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:18   1448s] End delay calculation (fullDC). (MEM=3347.26 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:18   1448s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4372.1M) ***
[09/22 09:37:18   1448s] 
[09/22 09:37:18   1448s] Creating Lib Analyzer ...
[09/22 09:37:18   1448s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:37:18   1448s] 
[09/22 09:37:18   1448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:18   1448s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:18   1448s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:18   1448s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:18   1448s] Summary for sequential cells identification: 
[09/22 09:37:18   1448s]   Identified SBFF number: 104
[09/22 09:37:18   1448s]   Identified MBFF number: 0
[09/22 09:37:18   1448s]   Identified SB Latch number: 8
[09/22 09:37:18   1448s]   Identified MB Latch number: 0
[09/22 09:37:18   1448s]   Not identified SBFF number: 16
[09/22 09:37:18   1448s]   Not identified MBFF number: 0
[09/22 09:37:18   1448s]   Not identified SB Latch number: 8
[09/22 09:37:18   1448s]   Not identified MB Latch number: 0
[09/22 09:37:18   1448s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:18   1448s]  Visiting view : worst_case
[09/22 09:37:18   1448s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:18   1448s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:18   1448s]  Visiting view : best_case
[09/22 09:37:18   1448s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:18   1448s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:18   1448s] TLC MultiMap info (StdDelay):
[09/22 09:37:18   1448s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:18   1448s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:18   1448s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:18   1448s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:18   1448s]  Setting StdDelay to: 36.8ps
[09/22 09:37:18   1448s] 
[09/22 09:37:18   1448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:18   1448s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:37:18   1448s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:37:18   1448s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:37:18   1448s] 
[09/22 09:37:18   1448s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:37:19   1448s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:09 mem=4388.1M
[09/22 09:37:19   1448s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:09 mem=4388.1M
[09/22 09:37:19   1448s] Creating Lib Analyzer, finished. 
[09/22 09:37:19   1449s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:24:09 mem=4388.1M)
[09/22 09:37:19   1449s] Done building cte setup timing graph (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:24:09 mem=4388.1M ***
[09/22 09:37:19   1449s] *info: category slack lower bound [L 0.0] default
[09/22 09:37:19   1449s] *info: category slack lower bound [H 0.0] reg2reg 
[09/22 09:37:19   1449s] --------------------------------------------------- 
[09/22 09:37:19   1449s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/22 09:37:19   1449s] --------------------------------------------------- 
[09/22 09:37:19   1449s]          WNS    reg2regWNS
[09/22 09:37:19   1449s]     0.574 ns      0.574 ns
[09/22 09:37:19   1449s] --------------------------------------------------- 
[09/22 09:37:19   1449s] OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
[09/22 09:37:19   1449s] OPTC: view 50.0:500.0 [ 0.0500 ]
[09/22 09:37:20   1449s] Setting latch borrow mode to budget during optimization.
[09/22 09:37:20   1450s] ** INFO: Initializing Glitch Interface
[09/22 09:37:20   1450s]   Timing/DRV Snapshot: (REF)
[09/22 09:37:20   1450s]      Weighted WNS: 0.000
[09/22 09:37:20   1450s]       All  PG WNS: 0.000
[09/22 09:37:20   1450s]       High PG WNS: 0.000
[09/22 09:37:20   1450s]       All  PG TNS: 0.000
[09/22 09:37:20   1450s]       High PG TNS: 0.000
[09/22 09:37:20   1450s]       Low  PG TNS: 0.000
[09/22 09:37:20   1450s]          Tran DRV: 0 (0)
[09/22 09:37:20   1450s]           Cap DRV: 0 (0)
[09/22 09:37:20   1450s]        Fanout DRV: 0 (0)
[09/22 09:37:20   1450s]            Glitch: 0 (0)
[09/22 09:37:20   1450s]    Category Slack: { [L, 0.574] [H, 0.574] }
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:20   1450s] Deleting Lib Analyzer.
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:20   1450s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:20   1450s] Summary for sequential cells identification: 
[09/22 09:37:20   1450s]   Identified SBFF number: 104
[09/22 09:37:20   1450s]   Identified MBFF number: 0
[09/22 09:37:20   1450s]   Identified SB Latch number: 8
[09/22 09:37:20   1450s]   Identified MB Latch number: 0
[09/22 09:37:20   1450s]   Not identified SBFF number: 16
[09/22 09:37:20   1450s]   Not identified MBFF number: 0
[09/22 09:37:20   1450s]   Not identified SB Latch number: 8
[09/22 09:37:20   1450s]   Not identified MB Latch number: 0
[09/22 09:37:20   1450s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:20   1450s]  Visiting view : worst_case
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:20   1450s]  Visiting view : best_case
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:20   1450s] TLC MultiMap info (StdDelay):
[09/22 09:37:20   1450s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:20   1450s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:20   1450s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:20   1450s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:20   1450s]  Setting StdDelay to: 36.8ps
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] Creating Lib Analyzer ...
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:37:20   1450s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:37:20   1450s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:37:20   1450s] Summary for sequential cells identification: 
[09/22 09:37:20   1450s]   Identified SBFF number: 104
[09/22 09:37:20   1450s]   Identified MBFF number: 0
[09/22 09:37:20   1450s]   Identified SB Latch number: 8
[09/22 09:37:20   1450s]   Identified MB Latch number: 0
[09/22 09:37:20   1450s]   Not identified SBFF number: 16
[09/22 09:37:20   1450s]   Not identified MBFF number: 0
[09/22 09:37:20   1450s]   Not identified SB Latch number: 8
[09/22 09:37:20   1450s]   Not identified MB Latch number: 0
[09/22 09:37:20   1450s]   Number of sequential cells which are not FFs: 16
[09/22 09:37:20   1450s]  Visiting view : worst_case
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:37:20   1450s]  Visiting view : best_case
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:20   1450s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:20   1450s] TLC MultiMap info (StdDelay):
[09/22 09:37:20   1450s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:37:20   1450s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:37:20   1450s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:37:20   1450s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:37:20   1450s]  Setting StdDelay to: 36.8ps
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:37:20   1450s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[09/22 09:37:20   1450s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[09/22 09:37:20   1450s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[09/22 09:37:20   1450s] 
[09/22 09:37:20   1450s] {RT Default_rc_corner 0 2 11  {7 0} {10 0} 2}
[09/22 09:37:21   1450s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:11 mem=4388.1M
[09/22 09:37:21   1450s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:11 mem=4388.1M
[09/22 09:37:21   1450s] Creating Lib Analyzer, finished. 
[09/22 09:37:21   1450s] 
[09/22 09:37:21   1450s] *Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
[09/22 09:37:21   1450s] *Info: worst delay setup view: worst_case
[09/22 09:37:21   1450s] Footprint list for hold buffering (delay unit: ps)
[09/22 09:37:21   1450s] =================================================================
[09/22 09:37:21   1450s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/22 09:37:21   1450s] ------------------------------------------------------------------
[09/22 09:37:21   1450s] *Info:       17.7       3.77     62.18    5.0  62.29 CLKBUFX2 (A,Y)
[09/22 09:37:21   1450s] *Info:       17.7       3.77     62.18    5.0  62.29 BUFX2 (A,Y)
[09/22 09:37:21   1450s] *Info:       18.7       3.73     41.30    6.0  41.48 CLKBUFX3 (A,Y)
[09/22 09:37:21   1450s] *Info:       18.7       3.73     41.30    6.0  41.48 BUFX3 (A,Y)
[09/22 09:37:21   1450s] *Info:       21.2       3.73     30.85    7.0  31.18 CLKBUFX4 (A,Y)
[09/22 09:37:21   1450s] *Info:       21.2       3.73     30.85    7.0  31.18 BUFX4 (A,Y)
[09/22 09:37:21   1450s] *Info:       19.4       3.62     20.89    9.0  21.02 CLKBUFX6 (A,Y)
[09/22 09:37:21   1450s] *Info:       19.4       3.62     20.89    9.0  21.02 BUFX6 (A,Y)
[09/22 09:37:21   1450s] *Info:       36.8       4.01    123.89    9.0 124.22 DLY1X1 (A,Y)
[09/22 09:37:21   1450s] *Info:       22.1       3.58     15.66   11.0  16.01 CLKBUFX8 (A,Y)
[09/22 09:37:21   1450s] *Info:       22.1       3.58     15.66   11.0  16.01 BUFX8 (A,Y)
[09/22 09:37:21   1450s] *Info:       48.8       3.91     30.85   11.0  31.18 DLY1X4 (A,Y)
[09/22 09:37:21   1450s] *Info:       23.1       3.42     10.92   15.0  10.92 CLKBUFX12 (A,Y)
[09/22 09:37:21   1450s] *Info:       23.1       3.42     10.92   15.0  10.92 BUFX12 (A,Y)
[09/22 09:37:21   1450s] *Info:       70.3       4.24    123.89   17.0 124.22 DLY2X1 (A,Y)
[09/22 09:37:21   1450s] *Info:       23.3       3.40      8.54   20.0   8.38 CLKBUFX16 (A,Y)
[09/22 09:37:21   1450s] *Info:       23.3       3.40      8.54   20.0   8.38 BUFX16 (A,Y)
[09/22 09:37:21   1450s] *Info:       82.5       4.14     31.33   20.0  31.18 DLY2X4 (A,Y)
[09/22 09:37:21   1450s] *Info:       24.0       3.35      6.65   24.0   6.79 BUFX20 (A,Y)
[09/22 09:37:21   1450s] *Info:       24.0       3.35      7.12   24.0   6.79 CLKBUFX20 (A,Y)
[09/22 09:37:21   1450s] *Info:      103.8       4.33    123.89   24.0 124.22 DLY3X1 (A,Y)
[09/22 09:37:21   1450s] *Info:      116.0       4.24     31.33   26.0  31.18 DLY3X4 (A,Y)
[09/22 09:37:21   1450s] *Info:      137.3       4.37    124.36   29.0 124.22 DLY4X1 (A,Y)
[09/22 09:37:21   1450s] *Info:      149.5       4.30     31.33   31.0  31.18 DLY4X4 (A,Y)
[09/22 09:37:21   1450s] =================================================================
[09/22 09:37:21   1450s] Hold Timer stdDelay = 11.9ps
[09/22 09:37:21   1450s]  Visiting view : best_case
[09/22 09:37:21   1450s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:37:21   1450s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:37:21   1450s] Hold Timer stdDelay = 11.9ps (best_case)
[09/22 09:37:21   1450s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4388.1M, EPOCH TIME: 1758548241.149127
[09/22 09:37:21   1450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1450s] 
[09/22 09:37:21   1450s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:21   1450s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:21   1450s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4388.1M, EPOCH TIME: 1758548241.164621
[09/22 09:37:21   1450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1450s] ** INFO: Initializing Glitch Interface
[09/22 09:37:21   1450s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.000  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------

[09/22 09:37:21   1450s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 3348.2M, totSessionCpu=0:24:11 **
[09/22 09:37:21   1450s] Begin: Collecting metrics
[09/22 09:37:21   1451s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.574 | 0.574 |   0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[09/22 09:37:21   1451s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3373.1M, current mem=3348.2M)

[09/22 09:37:21   1451s] End: Collecting metrics
[09/22 09:37:21   1451s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:12.8/0:00:12.9 (1.0), totSession cpu/real = 0:24:11.1/15:23:57.9 (0.0), mem = 4388.1M
[09/22 09:37:21   1451s] 
[09/22 09:37:21   1451s] =============================================================================================
[09/22 09:37:21   1451s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              23.34-s088_1
[09/22 09:37:21   1451s] =============================================================================================
[09/22 09:37:21   1451s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:21   1451s] ---------------------------------------------------------------------------------------------
[09/22 09:37:21   1451s] [ ViewPruning            ]      7   0:00:00.6  (   4.7 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:37:21   1451s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:37:21   1451s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:21   1451s] [ DrvReport              ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:21   1451s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[09/22 09:37:21   1451s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:37:21   1451s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:37:21   1451s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:21   1451s] [ HoldTimerInit          ]      1   0:00:00.3  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[09/22 09:37:21   1451s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:21   1451s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:21   1451s] [ UpdateTimingGraph      ]      4   0:00:01.5  (  11.7 % )     0:00:09.7 /  0:00:09.7    1.0
[09/22 09:37:21   1451s] [ FullDelayCalc          ]      4   0:00:06.6  (  51.5 % )     0:00:06.6 /  0:00:06.7    1.0
[09/22 09:37:21   1451s] [ TimingUpdate           ]      8   0:00:01.4  (  11.2 % )     0:00:01.4 /  0:00:01.4    1.0
[09/22 09:37:21   1451s] [ TimingReport           ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    1.0
[09/22 09:37:21   1451s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:21   1451s] [ MISC                   ]          0:00:01.0  (   8.1 % )     0:00:01.0 /  0:00:01.0    1.0
[09/22 09:37:21   1451s] ---------------------------------------------------------------------------------------------
[09/22 09:37:21   1451s]  BuildHoldData #1 TOTAL             0:00:12.9  ( 100.0 % )     0:00:12.9 /  0:00:12.8    1.0
[09/22 09:37:21   1451s] ---------------------------------------------------------------------------------------------
[09/22 09:37:21   1451s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:24:11.1/15:23:57.9 (0.0), mem = 4388.1M
[09/22 09:37:21   1451s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.801907.35
[09/22 09:37:21   1451s] #optDebug: Start CG creation (mem=4388.1M)
[09/22 09:37:21   1451s]  ...initializing CG 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:37:21   1451s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:37:21   1451s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:37:21   1451s] 	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[09/22 09:37:21   1451s] ToF 411.0485um
[09/22 09:37:21   1451s] (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgPrt (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgEgp (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgPbk (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgNrb(cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgObs (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgCon (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s]  ...processing cgPdm (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=4395.9M)
[09/22 09:37:21   1451s] 
[09/22 09:37:21   1451s] Active Setup views: worst_case 
[09/22 09:37:21   1451s] HoldSingleBuffer minRootGain=6
[09/22 09:37:21   1451s] HoldSingleBuffer minRootGain=6
[09/22 09:37:21   1451s] HoldSingleBuffer minRootGain=6
[09/22 09:37:21   1451s] HoldSingleBuffer minRootGain=6
[09/22 09:37:21   1451s] *info: Run optDesign holdfix with 1 thread.
[09/22 09:37:21   1451s] Info: 1 ideal net excluded from IPO operation.
[09/22 09:37:21   1451s] Info: 1 clock net  excluded from IPO operation.
[09/22 09:37:21   1451s] --------------------------------------------------- 
[09/22 09:37:21   1451s]    Hold Timing Summary  - Initial 
[09/22 09:37:21   1451s] --------------------------------------------------- 
[09/22 09:37:21   1451s]  Target slack:       0.0000 ns
[09/22 09:37:21   1451s]  View: best_case 
[09/22 09:37:21   1451s]    WNS:      -0.0013
[09/22 09:37:21   1451s]    TNS:      -0.0014
[09/22 09:37:21   1451s]    VP :            2
[09/22 09:37:21   1451s]    Worst hold path end point: instanceL1/B_reg[68]/D 
[09/22 09:37:21   1451s] --------------------------------------------------- 
[09/22 09:37:21   1451s] Info: Done creating the CCOpt slew target map.
[09/22 09:37:21   1451s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4395.9M, EPOCH TIME: 1758548241.937694
[09/22 09:37:21   1451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] 
[09/22 09:37:21   1451s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:21   1451s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:21   1451s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4395.9M, EPOCH TIME: 1758548241.953329
[09/22 09:37:21   1451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] [oiPhyDebug] optDemand 198529632000.00, spDemand 198529632000.00.
[09/22 09:37:21   1451s] [LDM::Info] TotalInstCnt at InitDesignMc1: 14591
[09/22 09:37:21   1451s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[09/22 09:37:21   1451s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:12 mem=4395.9M
[09/22 09:37:21   1451s] OPERPROF: Starting DPlace-Init at level 1, MEM:4395.9M, EPOCH TIME: 1758548241.957601
[09/22 09:37:21   1451s] Processing tracks to init pin-track alignment.
[09/22 09:37:21   1451s] z: 2, totalTracks: 1
[09/22 09:37:21   1451s] z: 4, totalTracks: 1
[09/22 09:37:21   1451s] z: 6, totalTracks: 1
[09/22 09:37:21   1451s] z: 8, totalTracks: 1
[09/22 09:37:21   1451s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:37:21   1451s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4395.9M, EPOCH TIME: 1758548241.962443
[09/22 09:37:21   1451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:21   1451s] 
[09/22 09:37:21   1451s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:21   1451s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:21   1451s] 
[09/22 09:37:21   1451s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:37:21   1451s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4395.9M, EPOCH TIME: 1758548241.977362
[09/22 09:37:21   1451s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4395.9M, EPOCH TIME: 1758548241.977410
[09/22 09:37:21   1451s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4395.9M, EPOCH TIME: 1758548241.977482
[09/22 09:37:21   1451s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4395.9MB).
[09/22 09:37:21   1451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:4395.9M, EPOCH TIME: 1758548241.978630
[09/22 09:37:21   1451s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[09/22 09:37:22   1451s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 14591
[09/22 09:37:22   1451s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:12 mem=4395.9M
[09/22 09:37:22   1451s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4395.9M, EPOCH TIME: 1758548242.018789
[09/22 09:37:22   1451s] Found 0 hard placement blockage before merging.
[09/22 09:37:22   1451s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4395.9M, EPOCH TIME: 1758548242.018939
[09/22 09:37:22   1451s] 
[09/22 09:37:22   1451s] *** Starting Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=0:24:12 mem=4395.9M density=77.919% ***
[09/22 09:37:22   1451s] Optimizer Target Slack 0.000 StdDelay is 0.01190  
[09/22 09:37:22   1451s] ### Creating RouteCongInterface, started
[09/22 09:37:22   1451s] {MMLU 0 0 21540}
[09/22 09:37:22   1451s] [oiLAM] Zs 11, 12
[09/22 09:37:22   1451s] ### Creating LA Mngr. totSessionCpu=0:24:12 mem=4395.9M
[09/22 09:37:22   1451s] ### Creating LA Mngr, finished. totSessionCpu=0:24:12 mem=4395.9M
[09/22 09:37:22   1451s] ### Creating RouteCongInterface, finished

OptSummary:

------------------------------------------------------------------
     Start of Hold Fixing Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.919%
------------------------------------------------------------------
[09/22 09:37:22   1451s] *info: Hold Batch Commit is enabled
[09/22 09:37:22   1451s] *info: Levelized Batch Commit is enabled
[09/22 09:37:22   1451s] 
[09/22 09:37:22   1451s] Phase I ......
[09/22 09:37:22   1451s] Executing transform: ECO Safe Resize
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] Worst hold path end point:
[09/22 09:37:22   1451s]   instanceL1/B_reg[68]/D
[09/22 09:37:22   1451s]     net: instanceL1/n_130 (nrTerm=2)
[09/22 09:37:22   1451s] |   0|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
[09/22 09:37:22   1451s] Worst hold path end point:
[09/22 09:37:22   1451s]   instanceL1/B_reg[68]/D
[09/22 09:37:22   1451s]     net: instanceL1/n_130 (nrTerm=2)
[09/22 09:37:22   1451s] |   1|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
[09/22 09:37:22   1451s]    Hold Timing Snapshot:
[09/22 09:37:22   1451s]              All PG WNS: -0.001
[09/22 09:37:22   1451s]              All PG TNS: -0.001
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] Executing transform: AddBuffer + LegalResize
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] Worst hold path end point:
[09/22 09:37:22   1451s]   instanceL1/B_reg[68]/D
[09/22 09:37:22   1451s]     net: instanceL1/n_130 (nrTerm=2)
[09/22 09:37:22   1451s] |   0|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
[09/22 09:37:22   1451s] Worst hold path end point:
[09/22 09:37:22   1451s]   instanceL1/B_reg[161]/D
[09/22 09:37:22   1451s]     net: instanceL1/n_235 (nrTerm=2)
[09/22 09:37:22   1451s] |   1|     0.000|      0.00|       0|          1|       0(     0)|   77.92%|   0:00:00.0|  4405.9M|
[09/22 09:37:22   1451s]    Hold Timing Snapshot:
[09/22 09:37:22   1451s]              All PG WNS: 0.000
[09/22 09:37:22   1451s]              All PG TNS: 0.000
[09/22 09:37:22   1451s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[09/22 09:37:22   1451s] 
[09/22 09:37:22   1451s] *info:    Total 1 cells added for Phase I
[09/22 09:37:22   1451s] *info:        in which 0 is ripple commits (0.000%)
[09/22 09:37:22   1452s] --------------------------------------------------- 
[09/22 09:37:22   1452s]    Hold Timing Summary  - After Phase I 
[09/22 09:37:22   1452s] --------------------------------------------------- 
[09/22 09:37:22   1452s]  Target slack:       0.0000 ns
[09/22 09:37:22   1452s]  View: best_case 
[09/22 09:37:22   1452s]    WNS:       0.0003
[09/22 09:37:22   1452s]    TNS:       0.0000
[09/22 09:37:22   1452s]    VP :            0
[09/22 09:37:22   1452s]    Worst hold path end point: instanceL1/B_reg[161]/D 
[09/22 09:37:22   1452s] --------------------------------------------------- 

OptSummary:

------------------------------------------------------------------
     After Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.922%
------------------------------------------------------------------
[09/22 09:37:22   1452s] OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.710|0.000|
|reg2reg   |0.574|0.000|
|HEPG      |0.574|0.000|
|All Paths |0.574|0.000|
+----------+-----+-----+

[09/22 09:37:22   1452s] Bottom Preferred Layer:
[09/22 09:37:22   1452s]     None
[09/22 09:37:22   1452s] Via Pillar Rule:
[09/22 09:37:22   1452s]     None
[09/22 09:37:22   1452s] Finished writing unified metrics of routing constraints.
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] *** Finished Core Fixing (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:24:12 mem=4413.9M density=77.922% ***
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] *info:
[09/22 09:37:22   1452s] *info: Added a total of 1 cells to fix/reduce hold violation
[09/22 09:37:22   1452s] *info:          in which 1 termBuffering
[09/22 09:37:22   1452s] *info:          in which 0 dummyBuffering
[09/22 09:37:22   1452s] *info:
[09/22 09:37:22   1452s] *info: Summary: 
[09/22 09:37:22   1452s] *info:            1 cell  of type 'CLKBUFX2' (5.0, 	62.286) used
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] Capturing unweighted ref hold timing for Post Route hold recovery....
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] Capturing REF timing for hold recovery ...
[09/22 09:37:22   1452s]    Hold Timing Snapshot:
[09/22 09:37:22   1452s]              All PG WNS: 0.000
[09/22 09:37:22   1452s]              All PG TNS: 0.000
[09/22 09:37:22   1452s] *** Finish Post Route Hold Fixing (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:24:12 mem=4413.9M density=77.922%) ***
[09/22 09:37:22   1452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.801907.35
[09/22 09:37:22   1452s] **INFO: total 1 insts, 0 nets marked don't touch
[09/22 09:37:22   1452s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[09/22 09:37:22   1452s] **INFO: total 1 insts, 0 nets unmarked don't touch
[09/22 09:37:22   1452s] Deleting 0 temporary hard placement blockage(s).
[09/22 09:37:22   1452s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 14592
[09/22 09:37:22   1452s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4413.9M, EPOCH TIME: 1758548242.468771
[09/22 09:37:22   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14592).
[09/22 09:37:22   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:4413.9M, EPOCH TIME: 1758548242.519482
[09/22 09:37:22   1452s] Begin: Collecting metrics
[09/22 09:37:22   1452s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
| hold_fixing     |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:22   1452s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3455.0M, current mem=3455.0M)

[09/22 09:37:22   1452s] End: Collecting metrics
[09/22 09:37:22   1452s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:24:12.3/15:23:59.1 (0.0), mem = 4413.9M
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] =============================================================================================
[09/22 09:37:22   1452s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    23.34-s088_1
[09/22 09:37:22   1452s] =============================================================================================
[09/22 09:37:22   1452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:22   1452s] ---------------------------------------------------------------------------------------------
[09/22 09:37:22   1452s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[09/22 09:37:22   1452s] [ MetricReport           ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/22 09:37:22   1452s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:37:22   1452s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:22   1452s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:37:22   1452s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:22   1452s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ ChannelGraphInit       ]      1   0:00:00.3  (  23.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:22   1452s] [ OptimizationStep       ]      2   0:00:00.0  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:22   1452s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/22 09:37:22   1452s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ OptEval                ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:37:22   1452s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldReEval             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldCollectNode        ]      6   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:37:22   1452s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldBottleneckCount    ]      3   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:37:22   1452s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:37:22   1452s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/22 09:37:22   1452s] [ TimingUpdate           ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ TimingReport           ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    1.3
[09/22 09:37:22   1452s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:22   1452s] [ MISC                   ]          0:00:00.3  (  24.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:22   1452s] ---------------------------------------------------------------------------------------------
[09/22 09:37:22   1452s]  HoldOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/22 09:37:22   1452s] ---------------------------------------------------------------------------------------------
[09/22 09:37:22   1452s] **INFO: Skipping refine place as no non-legal commits were detected
[09/22 09:37:22   1452s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4413.9M, EPOCH TIME: 1758548242.672007
[09/22 09:37:22   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:22   1452s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:22   1452s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:4413.9M, EPOCH TIME: 1758548242.687803
[09/22 09:37:22   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:22   1452s] Running postRoute recovery in preEcoRoute mode
[09/22 09:37:22   1452s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3455.0M, totSessionCpu=0:24:12 **
[09/22 09:37:22   1452s] ** INFO: Initializing Glitch Interface
[09/22 09:37:22   1452s]   DRV Snapshot: (TGT)
[09/22 09:37:22   1452s]          Tran DRV: 0 (0)
[09/22 09:37:22   1452s]           Cap DRV: 0 (0)
[09/22 09:37:22   1452s]        Fanout DRV: 0 (0)
[09/22 09:37:22   1452s]            Glitch: 0 (0)
[09/22 09:37:22   1452s] Checking DRV degradation...
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] Recovery Manager:
[09/22 09:37:22   1452s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:37:22   1452s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:37:22   1452s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:37:22   1452s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/22 09:37:22   1452s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4413.94M, totSessionCpu=0:24:12).
[09/22 09:37:22   1452s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3455.1M, totSessionCpu=0:24:12 **
[09/22 09:37:22   1452s] 
[09/22 09:37:22   1452s] ** INFO: Initializing Glitch Interface
[09/22 09:37:22   1452s]   DRV Snapshot: (REF)
[09/22 09:37:22   1452s]          Tran DRV: 0 (0)
[09/22 09:37:22   1452s]           Cap DRV: 0 (0)
[09/22 09:37:22   1452s]        Fanout DRV: 0 (0)
[09/22 09:37:22   1452s]            Glitch: 0 (0)
[09/22 09:37:23   1452s] Running refinePlace -preserveRouting true -hardFence false
[09/22 09:37:23   1452s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4413.9M, EPOCH TIME: 1758548243.002476
[09/22 09:37:23   1452s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4413.9M, EPOCH TIME: 1758548243.002533
[09/22 09:37:23   1452s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4413.9M, EPOCH TIME: 1758548243.002581
[09/22 09:37:23   1452s] Processing tracks to init pin-track alignment.
[09/22 09:37:23   1452s] z: 2, totalTracks: 1
[09/22 09:37:23   1452s] z: 4, totalTracks: 1
[09/22 09:37:23   1452s] z: 6, totalTracks: 1
[09/22 09:37:23   1452s] z: 8, totalTracks: 1
[09/22 09:37:23   1452s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 09:37:23   1452s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4413.9M, EPOCH TIME: 1758548243.008476
[09/22 09:37:23   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:23   1452s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s]  Skipping Bad Lib Cell Checking (CMU) !
[09/22 09:37:23   1452s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.015, MEM:4413.9M, EPOCH TIME: 1758548243.023851
[09/22 09:37:23   1452s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4413.9M, EPOCH TIME: 1758548243.023897
[09/22 09:37:23   1452s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4413.9M, EPOCH TIME: 1758548243.023969
[09/22 09:37:23   1452s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4413.9MB).
[09/22 09:37:23   1452s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.023, MEM:4413.9M, EPOCH TIME: 1758548243.025105
[09/22 09:37:23   1452s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.022, REAL:0.023, MEM:4413.9M, EPOCH TIME: 1758548243.025131
[09/22 09:37:23   1452s] TDRefine: refinePlace mode is spiral
[09/22 09:37:23   1452s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[09/22 09:37:23   1452s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.801907.20
[09/22 09:37:23   1452s] OPERPROF:   Starting Refine-Place at level 2, MEM:4413.9M, EPOCH TIME: 1758548243.025787
[09/22 09:37:23   1452s] *** Starting refinePlace (0:24:13 mem=4413.9M) ***
[09/22 09:37:23   1452s] Total net bbox length = 3.652e+05 (1.541e+05 2.111e+05) (ext = 3.026e+03)
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:23   1452s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:23   1452s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4413.9M, EPOCH TIME: 1758548243.037471
[09/22 09:37:23   1452s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4413.9M, EPOCH TIME: 1758548243.037829
[09/22 09:37:23   1452s] Set min layer with default ( 2 )
[09/22 09:37:23   1452s] Set max layer with default ( 127 )
[09/22 09:37:23   1452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:37:23   1452s] Min route layer (adjusted) = 2
[09/22 09:37:23   1452s] Max route layer (adjusted) = 11
[09/22 09:37:23   1452s] Set min layer with default ( 2 )
[09/22 09:37:23   1452s] Set max layer with default ( 127 )
[09/22 09:37:23   1452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:37:23   1452s] Min route layer (adjusted) = 2
[09/22 09:37:23   1452s] Max route layer (adjusted) = 11
[09/22 09:37:23   1452s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4413.9M, EPOCH TIME: 1758548243.041262
[09/22 09:37:23   1452s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4413.9M, EPOCH TIME: 1758548243.041613
[09/22 09:37:23   1452s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4413.9M, EPOCH TIME: 1758548243.041649
[09/22 09:37:23   1452s] Starting refinePlace ...
[09/22 09:37:23   1452s] Set min layer with default ( 2 )
[09/22 09:37:23   1452s] Set max layer with default ( 127 )
[09/22 09:37:23   1452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:37:23   1452s] Min route layer (adjusted) = 2
[09/22 09:37:23   1452s] Max route layer (adjusted) = 11
[09/22 09:37:23   1452s] One DDP V2 for no tweak run.
[09/22 09:37:23   1452s] Set min layer with default ( 2 )
[09/22 09:37:23   1452s] Set max layer with default ( 127 )
[09/22 09:37:23   1452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[09/22 09:37:23   1452s] Min route layer (adjusted) = 2
[09/22 09:37:23   1452s] Max route layer (adjusted) = 11
[09/22 09:37:23   1452s] DDP initSite1 nrRow 147 nrJob 147
[09/22 09:37:23   1452s] DDP markSite nrRow 147 nrJob 147
[09/22 09:37:23   1452s]   Spread Effort: high, post-route mode, useDDP on.
[09/22 09:37:23   1452s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4413.9MB) @(0:24:13 - 0:24:13).
[09/22 09:37:23   1452s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:37:23   1452s] wireLenOptFixPriorityInst 581 inst fixed
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s]  === Spiral for Logical I: (movable: 14592) ===
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s]  Info: 0 filler has been deleted!
[09/22 09:37:23   1452s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/22 09:37:23   1452s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/22 09:37:23   1452s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/22 09:37:23   1452s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4389.9MB) @(0:24:13 - 0:24:13).
[09/22 09:37:23   1452s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:37:23   1452s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/22 09:37:23   1452s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4389.9MB
[09/22 09:37:23   1452s] Statistics of distance of Instance movement in refine placement:
[09/22 09:37:23   1452s]   maximum (X+Y) =         0.00 um
[09/22 09:37:23   1452s]   mean    (X+Y) =         0.00 um
[09/22 09:37:23   1452s] Summary Report:
[09/22 09:37:23   1452s] Instances move: 0 (out of 14592 movable)
[09/22 09:37:23   1452s] Instances flipped: 0
[09/22 09:37:23   1452s] Mean displacement: 0.00 um
[09/22 09:37:23   1452s] Max displacement: 0.00 um 
[09/22 09:37:23   1452s] Physical-only instances move: 0 (out of 0 movable physical-only)
[09/22 09:37:23   1452s] Total instances moved : 0
[09/22 09:37:23   1452s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.237, REAL:0.236, MEM:4389.9M, EPOCH TIME: 1758548243.277816
[09/22 09:37:23   1452s] Total net bbox length = 3.652e+05 (1.541e+05 2.111e+05) (ext = 3.026e+03)
[09/22 09:37:23   1452s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4389.9MB
[09/22 09:37:23   1452s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4389.9MB) @(0:24:13 - 0:24:13).
[09/22 09:37:23   1452s] *** Finished refinePlace (0:24:13 mem=4389.9M) ***
[09/22 09:37:23   1452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.801907.20
[09/22 09:37:23   1452s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.258, REAL:0.258, MEM:4389.9M, EPOCH TIME: 1758548243.283406
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[09/22 09:37:23   1452s] RPlace-Summary: Global refinePlace statistics server is deleted.
[09/22 09:37:23   1452s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4389.9M, EPOCH TIME: 1758548243.284089
[09/22 09:37:23   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14592).
[09/22 09:37:23   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.053, REAL:0.054, MEM:4389.9M, EPOCH TIME: 1758548243.337883
[09/22 09:37:23   1452s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.336, REAL:0.335, MEM:4389.9M, EPOCH TIME: 1758548243.337964
[09/22 09:37:23   1452s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4389.9M, EPOCH TIME: 1758548243.347698
[09/22 09:37:23   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] 
[09/22 09:37:23   1452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:23   1452s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:23   1452s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4389.9M, EPOCH TIME: 1758548243.363076
[09/22 09:37:23   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:23   1453s] ** INFO: Initializing Glitch Interface
[09/22 09:37:23   1453s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------

[09/22 09:37:23   1453s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3452.2M, totSessionCpu=0:24:13 **
[09/22 09:37:23   1453s] Begin: Collecting metrics
[09/22 09:37:23   1453s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
| hold_fixing       |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
| pre_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4406 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:23   1453s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3455.0M, current mem=3452.2M)

[09/22 09:37:23   1453s] End: Collecting metrics
[09/22 09:37:23   1453s] **INFO: flowCheckPoint #9 GlobalDetailRoute
[09/22 09:37:23   1453s] ** INFO Cleaning up Glitch Interface
[09/22 09:37:23   1453s] -route_with_eco false                     # bool, default=false, user setting
[09/22 09:37:23   1453s] -route_selected_net_only false            # bool, default=false, user setting
[09/22 09:37:23   1453s] -route_with_timing_driven false           # bool, default=false, user setting
[09/22 09:37:23   1453s] -route_with_si_driven true                # bool, default=false, user setting
[09/22 09:37:23   1453s] Existing Dirty Nets : 2
[09/22 09:37:23   1453s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/22 09:37:23   1453s] Reset Dirty Nets : 2
[09/22 09:37:23   1453s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:24:13.3/15:24:00.2 (0.0), mem = 4405.9M
[09/22 09:37:23   1453s] 
[09/22 09:37:23   1453s] globalDetailRoute
[09/22 09:37:23   1453s] 
[09/22 09:37:23   1453s] #Start globalDetailRoute on Mon Sep 22 09:37:23 2025
[09/22 09:37:23   1453s] #
[09/22 09:37:23   1453s] ### Time Record (globalDetailRoute) is installed.
[09/22 09:37:23   1453s] ### Time Record (Pre Callback) is installed.
[09/22 09:37:23   1453s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21538 access done (mem: 4405.930M)
[09/22 09:37:23   1453s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:23   1453s] ### Time Record (Pre Callback) is uninstalled.
[09/22 09:37:23   1453s] ### Time Record (DB Import) is installed.
[09/22 09:37:23   1453s] ### Time Record (Timing Data Generation) is installed.
[09/22 09:37:23   1453s] ### Time Record (Timing Data Generation) is uninstalled.
[09/22 09:37:23   1453s] ### Net info: total nets: 22506
[09/22 09:37:23   1453s] ### Net info: dirty nets: 0
[09/22 09:37:23   1453s] ### Net info: marked as disconnected nets: 0
[09/22 09:37:24   1453s] ### Net info: fully routed nets: 21538
[09/22 09:37:24   1453s] ### Net info: trivial (< 2 pins) nets: 967
[09/22 09:37:24   1453s] ### Net info: unrouted nets: 1
[09/22 09:37:24   1453s] ### Net info: re-extraction nets: 0
[09/22 09:37:24   1453s] ### Net info: ignored nets: 0
[09/22 09:37:24   1453s] ### Net info: skip routing nets: 0
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] ### import design signature (152): route=328878395 fixed_route=868318341 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=920116375 dirty_area=0 del_dirty_area=0 cell=247344555 placement=1701440054 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=868318341 sns=868318341 ppa_info=853189443
[09/22 09:37:24   1453s] ### Time Record (DB Import) is uninstalled.
[09/22 09:37:24   1453s] #NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] #Skip comparing routing design signature in db-snapshot flow
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:24   1453s] ### Time Record (Global Routing) is installed.
[09/22 09:37:24   1453s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:37:24   1453s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:37:24   1453s] #Total number of routable nets = 21539.
[09/22 09:37:24   1453s] #Total number of nets in the design = 22506.
[09/22 09:37:24   1453s] #2 routable nets do not have any wires.
[09/22 09:37:24   1453s] #21537 routable nets have routed wires.
[09/22 09:37:24   1453s] #2 nets will be global routed.
[09/22 09:37:24   1453s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] #Start routing data preparation on Mon Sep 22 09:37:24 2025
[09/22 09:37:24   1453s] #
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:24   1453s] ### Time Record (Cell Pin Access) is installed.
[09/22 09:37:24   1453s] #Initial pin access analysis.
[09/22 09:37:24   1453s] #Detail pin access analysis.
[09/22 09:37:24   1454s] ### Time Record (Cell Pin Access) is uninstalled.
[09/22 09:37:24   1454s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/22 09:37:24   1454s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/22 09:37:24   1454s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/22 09:37:24   1454s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/22 09:37:24   1454s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[09/22 09:37:24   1454s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[09/22 09:37:24   1454s] #pin_access_rlayer=2(Metal2)
[09/22 09:37:24   1454s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/22 09:37:24   1454s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/22 09:37:24   1454s] #enable_dpt_layer_shield=F
[09/22 09:37:24   1454s] #has_line_end_grid=F
[09/22 09:37:24   1454s] #Processed 1/0 dirty instance, 1/0 dirty term, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[09/22 09:37:24   1454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3448.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:24   1454s] #Regenerating Ggrids automatically.
[09/22 09:37:24   1454s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[09/22 09:37:24   1454s] #Using automatically generated G-grids.
[09/22 09:37:25   1454s] #Done routing data preparation.
[09/22 09:37:25   1454s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3460.70 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1454s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:25   1455s] #Found 0 nets for post-route si or timing fixing.
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Finished routing data preparation on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Cpu time = 00:00:01
[09/22 09:37:25   1455s] #Elapsed time = 00:00:01
[09/22 09:37:25   1455s] #Increased memory = 16.99 (MB)
[09/22 09:37:25   1455s] #Total memory = 3460.70 (MB)
[09/22 09:37:25   1455s] #Peak memory = 3564.16 (MB)
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:25   1455s] ### Time Record (Global Routing) is installed.
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Start global routing on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Start global routing initialization on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Number of eco nets is 1
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Start global routing data preparation on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### build_merged_routing_blockage_rect_list starts on Mon Sep 22 09:37:25 2025 with memory = 3460.70 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] #Start routing resource analysis on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### init_is_bin_blocked starts on Mon Sep 22 09:37:25 2025 with memory = 3460.70 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### adjust_flow_cap starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### set_via_blocked starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### copy_flow starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] #Routing resource analysis is done on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### report_flow_cap starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] #  Resource Analysis:
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/22 09:37:25   1455s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/22 09:37:25   1455s] #  --------------------------------------------------------------
[09/22 09:37:25   1455s] #  Metal1         H         119        1236        8190    83.99%
[09/22 09:37:25   1455s] #  Metal2         V         406         891        8190     0.00%
[09/22 09:37:25   1455s] #  Metal3         H         597         758        8190     0.00%
[09/22 09:37:25   1455s] #  Metal4         V         687         610        8190     0.00%
[09/22 09:37:25   1455s] #  Metal5         H        1014         341        8190     0.00%
[09/22 09:37:25   1455s] #  Metal6         V        1072         225        8190     0.00%
[09/22 09:37:25   1455s] #  Metal7         H        1332          23        8190     0.00%
[09/22 09:37:25   1455s] #  Metal8         V        1286          11        8190     0.00%
[09/22 09:37:25   1455s] #  Metal9         H        1341          14        8190     0.00%
[09/22 09:37:25   1455s] #  Metal10        V         408         110        8190     0.00%
[09/22 09:37:25   1455s] #  Metal11        H         534           8        8190     0.00%
[09/22 09:37:25   1455s] #  --------------------------------------------------------------
[09/22 09:37:25   1455s] #  Total                   8798      30.14%       90090     7.64%
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### analyze_m2_tracks starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### report_initial_resource starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### mark_pg_pins_accessibility starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### set_net_region starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Global routing data preparation is done on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] ### prepare_level starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### init level 1 starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### Level 1 hgrid = 91 X 90
[09/22 09:37:25   1455s] ### prepare_level_flow starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #Global routing initialization is done on Mon Sep 22 09:37:25 2025
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #start global routing iteration 1...
[09/22 09:37:25   1455s] ### init_flow_edge starts on Mon Sep 22 09:37:25 2025 with memory = 3461.45 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### routing at level 1 (topmost level) iter 0
[09/22 09:37:25   1455s] ### measure_qor starts on Mon Sep 22 09:37:25 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### measure_congestion starts on Mon Sep 22 09:37:25 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:25   1455s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] #
[09/22 09:37:25   1455s] #start global routing iteration 2...
[09/22 09:37:25   1455s] ### routing at level 1 (topmost level) iter 1
[09/22 09:37:25   1455s] ### measure_qor starts on Mon Sep 22 09:37:25 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### measure_congestion starts on Mon Sep 22 09:37:25 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:25   1455s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] ### route_end starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
[09/22 09:37:26   1455s] #Total number of routable nets = 21539.
[09/22 09:37:26   1455s] #Total number of nets in the design = 22506.
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #21539 routable nets have routed wires.
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #Routed nets constraints summary:
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #        Rules   Unconstrained  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #      Default               2  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #        Total               2  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #Routing constraints summary of the whole design:
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #        Rules   Unconstrained  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #      Default           21539  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #        Total           21539  
[09/22 09:37:26   1455s] #-----------------------------
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] ### adjust_flow_per_partial_route_obs starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_base_flow starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### init_flow_edge starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_flow starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### report_overcon starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #                 OverCon          
[09/22 09:37:26   1455s] #                  #Gcell    %Gcell
[09/22 09:37:26   1455s] #     Layer           (1)   OverCon  Flow/Cap
[09/22 09:37:26   1455s] #  ----------------------------------------------
[09/22 09:37:26   1455s] #  Metal1        0(0.00%)   (0.00%)     0.70  
[09/22 09:37:26   1455s] #  Metal2        0(0.00%)   (0.00%)     0.69  
[09/22 09:37:26   1455s] #  Metal3        0(0.00%)   (0.00%)     0.56  
[09/22 09:37:26   1455s] #  Metal4        0(0.00%)   (0.00%)     0.47  
[09/22 09:37:26   1455s] #  Metal5        0(0.00%)   (0.00%)     0.25  
[09/22 09:37:26   1455s] #  Metal6        0(0.00%)   (0.00%)     0.17  
[09/22 09:37:26   1455s] #  Metal7        0(0.00%)   (0.00%)     0.02  
[09/22 09:37:26   1455s] #  Metal8        0(0.00%)   (0.00%)     0.01  
[09/22 09:37:26   1455s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[09/22 09:37:26   1455s] #  Metal10       0(0.00%)   (0.00%)     0.21  
[09/22 09:37:26   1455s] #  Metal11       0(0.00%)   (0.00%)     0.01  
[09/22 09:37:26   1455s] #  ----------------------------------------------
[09/22 09:37:26   1455s] #     Total      0(0.00%)   (0.00%)
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/22 09:37:26   1455s] #  Overflow after GR: 0.00% H + 0.00% V
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_base_flow starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### init_flow_edge starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_flow starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### generate_cong_map_content starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### update starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] #Complete Global Routing.
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #  Routing Statistics
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #----------------+-----------+-------+
[09/22 09:37:26   1455s] #  Layer         | Length(um)|   Vias|
[09/22 09:37:26   1455s] #----------------+-----------+-------+
[09/22 09:37:26   1455s] #  Poly ( 0H)    |          0|      0|
[09/22 09:37:26   1455s] #  Metal1 ( 1H)  |       3251|  56260|
[09/22 09:37:26   1455s] #  Metal2 ( 2V)  |      85566|  43933|
[09/22 09:37:26   1455s] #  Metal3 ( 3H)  |     104509|  13332|
[09/22 09:37:26   1455s] #  Metal4 ( 4V)  |     104296|   5820|
[09/22 09:37:26   1455s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:37:26   1455s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:37:26   1455s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:37:26   1455s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:37:26   1455s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:37:26   1455s] #  Metal10 (10V) |          0|      0|
[09/22 09:37:26   1455s] #  Metal11 (11H) |          0|      0|
[09/22 09:37:26   1455s] #----------------+-----------+-------+
[09/22 09:37:26   1455s] #  Total         |     413667| 121866|
[09/22 09:37:26   1455s] #----------------+-----------+-------+
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] # Total half perimeter of net bounding box: 397748 um.
[09/22 09:37:26   1455s] ### update cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### report_overcon starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### report_overcon starts on Mon Sep 22 09:37:26 2025 with memory = 3462.20 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:26   1455s] #Max overcon = 0 track.
[09/22 09:37:26   1455s] #Total overcon = 0.00%.
[09/22 09:37:26   1455s] #Worst layer Gcell overcon rate = 0.00%.
[09/22 09:37:26   1455s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1455s] ### global_route design signature (155): route=1241161576 net_attr=1728392239
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #Global routing statistics:
[09/22 09:37:26   1455s] #Cpu time = 00:00:01
[09/22 09:37:26   1455s] #Elapsed time = 00:00:01
[09/22 09:37:26   1455s] #Increased memory = 1.50 (MB)
[09/22 09:37:26   1455s] #Total memory = 3462.20 (MB)
[09/22 09:37:26   1455s] #Peak memory = 3564.16 (MB)
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #Finished global routing on Mon Sep 22 09:37:26 2025
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] #
[09/22 09:37:26   1455s] ### Time Record (Global Routing) is uninstalled.
[09/22 09:37:26   1455s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:26   1455s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:26   1455s] ### track-assign external-init starts on Mon Sep 22 09:37:26 2025 with memory = 3461.03 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1455s] ### Time Record (Track Assignment) is installed.
[09/22 09:37:26   1455s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:26   1455s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:26   1455s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:26   1455s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:26   1455s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:37:26   1455s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1456s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.03 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1456s] ### track-assign engine-init starts on Mon Sep 22 09:37:26 2025 with memory = 3461.03 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1456s] ### Time Record (Track Assignment) is installed.
[09/22 09:37:26   1456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:26   1456s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1456s] ### track-assign core-engine starts on Mon Sep 22 09:37:26 2025 with memory = 3461.03 (MB), peak = 3564.16 (MB)
[09/22 09:37:26   1456s] #Start Track Assignment.
[09/22 09:37:26   1456s] #Done with 2 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
[09/22 09:37:26   1456s] #Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[09/22 09:37:26   1456s] #Complete Track Assignment.
[09/22 09:37:26   1456s] #
[09/22 09:37:26   1456s] #  Routing Statistics
[09/22 09:37:26   1456s] #
[09/22 09:37:26   1456s] #----------------+-----------+-------+
[09/22 09:37:26   1456s] #  Layer         | Length(um)|   Vias|
[09/22 09:37:26   1456s] #----------------+-----------+-------+
[09/22 09:37:26   1456s] #  Poly ( 0H)    |          0|      0|
[09/22 09:37:26   1456s] #  Metal1 ( 1H)  |       3251|  56260|
[09/22 09:37:26   1456s] #  Metal2 ( 2V)  |      85565|  43933|
[09/22 09:37:26   1456s] #  Metal3 ( 3H)  |     104509|  13332|
[09/22 09:37:26   1456s] #  Metal4 ( 4V)  |     104296|   5820|
[09/22 09:37:26   1456s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:37:26   1456s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:37:26   1456s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:37:26   1456s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:37:26   1456s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:37:26   1456s] #  Metal10 (10V) |          0|      0|
[09/22 09:37:26   1456s] #  Metal11 (11H) |          0|      0|
[09/22 09:37:26   1456s] #----------------+-----------+-------+
[09/22 09:37:26   1456s] #  Total         |     413667| 121866|
[09/22 09:37:26   1456s] #----------------+-----------+-------+
[09/22 09:37:26   1456s] #
[09/22 09:37:26   1456s] # Total half perimeter of net bounding box: 397748 um.
[09/22 09:37:26   1456s] ### track_assign design signature (158): route=995688885
[09/22 09:37:26   1456s] ### track-assign core-engine cpu:00:00:00, real:00:00:01, mem:3.4 GB, peak:3.5 GB
[09/22 09:37:26   1456s] ### Time Record (Track Assignment) is uninstalled.
[09/22 09:37:27   1456s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3461.03 (MB), peak = 3564.16 (MB)
[09/22 09:37:27   1456s] #
[09/22 09:37:27   1456s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/22 09:37:27   1456s] #Cpu time = 00:00:03
[09/22 09:37:27   1456s] #Elapsed time = 00:00:03
[09/22 09:37:27   1456s] #Increased memory = 17.33 (MB)
[09/22 09:37:27   1456s] #Total memory = 3461.03 (MB)
[09/22 09:37:27   1456s] #Peak memory = 3564.16 (MB)
[09/22 09:37:27   1456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:27   1456s] ### Time Record (Detail Routing) is installed.
[09/22 09:37:27   1456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:27   1456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:27   1456s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:27   1456s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:27   1456s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:27   1456s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:37:27   1456s] #
[09/22 09:37:27   1456s] #Start Detail Routing..
[09/22 09:37:27   1456s] #start initial detail routing ...
[09/22 09:37:27   1456s] ### Design has 0 dirty nets, 5 dirty-areas)
[09/22 09:37:27   1457s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.44% required routing.
[09/22 09:37:27   1457s] #   number of violations = 0
[09/22 09:37:27   1457s] #1 out of 14592 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/22 09:37:27   1457s] #0.00% of the total area is being checked for drcs
[09/22 09:37:27   1457s] #0.0% of the total area was checked
[09/22 09:37:27   1457s] ### Gcell dirty-map stats: routing = 0.60%, dirty-area = 0.10%
[09/22 09:37:27   1457s] ### Gcell ext dirty-map stats: fill = 7835[95.67%] (Metal1 = 7519[91.81%], Metal2 = 7679[93.76%], Metal3 = 7687[93.86%], Metal4 = 7205[87.97%], Metal5 = 6075[74.18%], Metal6 = 4334[52.92%], Metal7-Metal10 = 691[8.44%]), total gcell = 8190
[09/22 09:37:27   1457s] #   number of violations = 0
[09/22 09:37:27   1457s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.81 (MB), peak = 3564.16 (MB)
[09/22 09:37:28   1458s] #Complete Detail Routing.
[09/22 09:37:28   1458s] #
[09/22 09:37:28   1458s] #  Routing Statistics
[09/22 09:37:28   1458s] #
[09/22 09:37:28   1458s] #----------------+-----------+-------+
[09/22 09:37:28   1458s] #  Layer         | Length(um)|   Vias|
[09/22 09:37:28   1458s] #----------------+-----------+-------+
[09/22 09:37:28   1458s] #  Poly ( 0H)    |          0|      0|
[09/22 09:37:28   1458s] #  Metal1 ( 1H)  |       3251|  56260|
[09/22 09:37:28   1458s] #  Metal2 ( 2V)  |      85568|  43933|
[09/22 09:37:28   1458s] #  Metal3 ( 3H)  |     104509|  13332|
[09/22 09:37:28   1458s] #  Metal4 ( 4V)  |     104294|   5820|
[09/22 09:37:28   1458s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:37:28   1458s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:37:28   1458s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:37:28   1458s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:37:28   1458s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:37:28   1458s] #  Metal10 (10V) |          0|      0|
[09/22 09:37:28   1458s] #  Metal11 (11H) |          0|      0|
[09/22 09:37:28   1458s] #----------------+-----------+-------+
[09/22 09:37:28   1458s] #  Total         |     413668| 121866|
[09/22 09:37:28   1458s] #----------------+-----------+-------+
[09/22 09:37:28   1458s] #
[09/22 09:37:28   1458s] # Total half perimeter of net bounding box: 397748 um.
[09/22 09:37:28   1458s] #Total number of DRC violations = 0
[09/22 09:37:28   1458s] #Total number of process antenna violations = 0
[09/22 09:37:28   1458s] #Total number of net violated process antenna rule = 0
[09/22 09:37:28   1458s] ### Time Record (Detail Routing) is uninstalled.
[09/22 09:37:28   1458s] #Cpu time = 00:00:02
[09/22 09:37:28   1458s] #Elapsed time = 00:00:02
[09/22 09:37:28   1458s] #Increased memory = 1.86 (MB)
[09/22 09:37:28   1458s] #Total memory = 3462.89 (MB)
[09/22 09:37:28   1458s] #Peak memory = 3564.16 (MB)
[09/22 09:37:28   1458s] ### Time Record (Antenna Fixing) is installed.
[09/22 09:37:28   1458s] #
[09/22 09:37:28   1458s] #start routing for process antenna violation fix ...
[09/22 09:37:28   1458s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:28   1458s] ### Time Record (Data Preparation) is installed.
[09/22 09:37:28   1458s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:37:28   1458s] ### Time Record (Data Preparation) is uninstalled.
[09/22 09:37:29   1458s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/22 09:37:29   1458s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[09/22 09:37:29   1458s] #To increase the message display limit, refer to the product command reference manual.
[09/22 09:37:30   1459s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.00 (MB), peak = 3564.16 (MB)
[09/22 09:37:30   1459s] #
[09/22 09:37:30   1459s] #
[09/22 09:37:30   1459s] #  Routing Statistics
[09/22 09:37:30   1459s] #
[09/22 09:37:30   1459s] #----------------+-----------+-------+
[09/22 09:37:30   1459s] #  Layer         | Length(um)|   Vias|
[09/22 09:37:30   1459s] #----------------+-----------+-------+
[09/22 09:37:30   1459s] #  Poly ( 0H)    |          0|      0|
[09/22 09:37:30   1459s] #  Metal1 ( 1H)  |       3251|  56260|
[09/22 09:37:30   1459s] #  Metal2 ( 2V)  |      85568|  43933|
[09/22 09:37:30   1459s] #  Metal3 ( 3H)  |     104509|  13332|
[09/22 09:37:30   1459s] #  Metal4 ( 4V)  |     104294|   5820|
[09/22 09:37:30   1459s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:37:30   1459s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:37:30   1459s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:37:30   1459s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:37:30   1459s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:37:30   1459s] #  Metal10 (10V) |          0|      0|
[09/22 09:37:30   1459s] #  Metal11 (11H) |          0|      0|
[09/22 09:37:30   1459s] #----------------+-----------+-------+
[09/22 09:37:30   1459s] #  Total         |     413668| 121866|
[09/22 09:37:30   1459s] #----------------+-----------+-------+
[09/22 09:37:30   1459s] #
[09/22 09:37:30   1459s] # Total half perimeter of net bounding box: 397748 um.
[09/22 09:37:30   1459s] #Total number of DRC violations = 0
[09/22 09:37:30   1459s] #Total number of process antenna violations = 0
[09/22 09:37:30   1459s] #Total number of net violated process antenna rule = 0
[09/22 09:37:30   1459s] #
[09/22 09:37:31   1460s] #
[09/22 09:37:31   1460s] #
[09/22 09:37:31   1460s] #  Routing Statistics
[09/22 09:37:31   1460s] #
[09/22 09:37:31   1460s] #----------------+-----------+-------+
[09/22 09:37:31   1460s] #  Layer         | Length(um)|   Vias|
[09/22 09:37:31   1460s] #----------------+-----------+-------+
[09/22 09:37:31   1460s] #  Poly ( 0H)    |          0|      0|
[09/22 09:37:31   1460s] #  Metal1 ( 1H)  |       3251|  56260|
[09/22 09:37:31   1461s] #  Metal2 ( 2V)  |      85568|  43933|
[09/22 09:37:31   1461s] #  Metal3 ( 3H)  |     104509|  13332|
[09/22 09:37:31   1461s] #  Metal4 ( 4V)  |     104294|   5820|
[09/22 09:37:31   1461s] #  Metal5 ( 5H)  |      64810|   2282|
[09/22 09:37:31   1461s] #  Metal6 ( 6V)  |      47291|    235|
[09/22 09:37:31   1461s] #  Metal7 ( 7H)  |       3851|      4|
[09/22 09:37:31   1461s] #  Metal8 ( 8V)  |         93|      0|
[09/22 09:37:31   1461s] #  Metal9 ( 9H)  |          0|      0|
[09/22 09:37:31   1461s] #  Metal10 (10V) |          0|      0|
[09/22 09:37:31   1461s] #  Metal11 (11H) |          0|      0|
[09/22 09:37:31   1461s] #----------------+-----------+-------+
[09/22 09:37:31   1461s] #  Total         |     413668| 121866|
[09/22 09:37:31   1461s] #----------------+-----------+-------+
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] # Total half perimeter of net bounding box: 397748 um.
[09/22 09:37:31   1461s] #Total number of DRC violations = 0
[09/22 09:37:31   1461s] #Total number of process antenna violations = 0
[09/22 09:37:31   1461s] #Total number of net violated process antenna rule = 0
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] ### Gcell dirty-map stats: routing = 0.60%, dirty-area = 0.10%
[09/22 09:37:31   1461s] ### Gcell ext dirty-map stats: fill = 7835[95.67%] (Metal1 = 7519[91.81%], Metal2 = 7679[93.76%], Metal3 = 7687[93.86%], Metal4 = 7205[87.97%], Metal5 = 6075[74.18%], Metal6 = 4334[52.92%], Metal7-Metal10 = 691[8.44%]), total gcell = 8190
[09/22 09:37:31   1461s] ### Time Record (Antenna Fixing) is uninstalled.
[09/22 09:37:31   1461s] #detailRoute Statistics:
[09/22 09:37:31   1461s] #Cpu time = 00:00:04
[09/22 09:37:31   1461s] #Elapsed time = 00:00:04
[09/22 09:37:31   1461s] #Increased memory = 2.56 (MB)
[09/22 09:37:31   1461s] #Total memory = 3463.59 (MB)
[09/22 09:37:31   1461s] #Peak memory = 3564.16 (MB)
[09/22 09:37:31   1461s] ### global_detail_route design signature (167): route=1382814223 flt_obj=0 vio=1905142130 shield_wire=1
[09/22 09:37:31   1461s] ### Time Record (DB Export) is installed.
[09/22 09:37:31   1461s] ### export design design signature (168): route=1382814223 fixed_route=868318341 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2103379835 dirty_area=0 del_dirty_area=0 cell=247344555 placement=1701440310 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=868318341 sns=868318341 ppa_info=853189443
[09/22 09:37:31   1461s] ### Time Record (DB Export) is uninstalled.
[09/22 09:37:31   1461s] ### Time Record (Post Callback) is installed.
[09/22 09:37:31   1461s] ### Time Record (Post Callback) is uninstalled.
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] #globalDetailRoute statistics:
[09/22 09:37:31   1461s] #Cpu time = 00:00:08
[09/22 09:37:31   1461s] #Elapsed time = 00:00:08
[09/22 09:37:31   1461s] #Increased memory = -61.96 (MB)
[09/22 09:37:31   1461s] #Total memory = 3390.27 (MB)
[09/22 09:37:31   1461s] #Peak memory = 3564.16 (MB)
[09/22 09:37:31   1461s] #Number of warnings = 21
[09/22 09:37:31   1461s] #Total number of warnings = 188
[09/22 09:37:31   1461s] #Number of fails = 0
[09/22 09:37:31   1461s] #Total number of fails = 0
[09/22 09:37:31   1461s] #Complete globalDetailRoute on Mon Sep 22 09:37:31 2025
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] ### import design signature (169): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1134707627 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[09/22 09:37:31   1461s] ### Time Record (globalDetailRoute) is uninstalled.
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] #  Scalability Statistics
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] #-------------------------+---------+-------------+------------+
[09/22 09:37:31   1461s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[09/22 09:37:31   1461s] #-------------------------+---------+-------------+------------+
[09/22 09:37:31   1461s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[09/22 09:37:31   1461s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[09/22 09:37:31   1461s] #  Global Routing         | 00:00:01|     00:00:01|         1.0|
[09/22 09:37:31   1461s] #  Track Assignment       | 00:00:01|     00:00:01|         1.0|
[09/22 09:37:31   1461s] #  Detail Routing         | 00:00:02|     00:00:02|         1.0|
[09/22 09:37:31   1461s] #  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
[09/22 09:37:31   1461s] #  Entire Command         | 00:00:08|     00:00:08|         1.0|
[09/22 09:37:31   1461s] #-------------------------+---------+-------------+------------+
[09/22 09:37:31   1461s] #
[09/22 09:37:31   1461s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:24:21.5/15:24:08.4 (0.0), mem = 4380.2M
[09/22 09:37:31   1461s] 
[09/22 09:37:31   1461s] =============================================================================================
[09/22 09:37:31   1461s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   23.34-s088_1
[09/22 09:37:31   1461s] =============================================================================================
[09/22 09:37:31   1461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:31   1461s] ---------------------------------------------------------------------------------------------
[09/22 09:37:31   1461s] [ GlobalRoute            ]      1   0:00:00.8  (   9.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/22 09:37:31   1461s] [ DetailRoute            ]      1   0:00:01.8  (  21.8 % )     0:00:01.8 /  0:00:01.8    1.0
[09/22 09:37:31   1461s] [ MISC                   ]          0:00:05.6  (  68.4 % )     0:00:05.6 /  0:00:05.6    1.0
[09/22 09:37:31   1461s] ---------------------------------------------------------------------------------------------
[09/22 09:37:31   1461s]  EcoRoute #1 TOTAL                  0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[09/22 09:37:31   1461s] ---------------------------------------------------------------------------------------------
[09/22 09:37:31   1461s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 3387.5M, totSessionCpu=0:24:22 **
[09/22 09:37:31   1461s] New Signature Flow (restoreNanoRouteOptions) ....
[09/22 09:37:31   1461s] Begin: Collecting metrics
[09/22 09:37:32   1461s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
| hold_fixing       |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
| pre_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4406 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:09  |        4380 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:32   1461s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3452.2M, current mem=3387.5M)

[09/22 09:37:32   1461s] End: Collecting metrics
[09/22 09:37:32   1461s] **INFO: flowCheckPoint #10 PostEcoSummary
[09/22 09:37:32   1461s] Extraction called for design 'mytop' of instances=14592 and nets=22506 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:37:32   1461s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:37:32   1461s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:37:32   1461s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:37:32   1461s] RC Extraction called in multi-corner(1) mode.
[09/22 09:37:32   1461s] Process corner(s) are loaded.
[09/22 09:37:32   1461s]  Corner: Default_rc_corner
[09/22 09:37:32   1461s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4380.21M)
[09/22 09:37:32   1461s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
[09/22 09:37:32   1461s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:37:32   1461s]       RC Corner Indexes            0   
[09/22 09:37:32   1461s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:37:32   1461s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:37:32   1461s] Resistance Scaling Factor    : 1.00000 
[09/22 09:37:32   1461s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:37:32   1461s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:37:32   1461s] Shrink Factor                : 0.90000
[09/22 09:37:32   1461s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:32   1462s] eee: pegSigSF=1.070000
[09/22 09:37:32   1462s] Initializing multi-corner capacitance tables ... 
[09/22 09:37:32   1462s] Initializing multi-corner resistance tables ...
[09/22 09:37:32   1462s] Creating RPSQ from WeeR and WRes ...
[09/22 09:37:32   1462s] eee: Grid unit RC data computation started
[09/22 09:37:32   1462s] eee: Grid unit RC data computation completed
[09/22 09:37:32   1462s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:37:32   1462s] eee: l=2 avDens=0.243046 usedTrk=5028.863944 availTrk=20691.000000 sigTrk=5028.863944
[09/22 09:37:32   1462s] eee: l=3 avDens=0.292481 usedTrk=6185.980635 availTrk=21150.000000 sigTrk=6185.980635
[09/22 09:37:32   1462s] eee: l=4 avDens=0.317076 usedTrk=6099.748835 availTrk=19237.500000 sigTrk=6099.748835
[09/22 09:37:32   1462s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:37:32   1462s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:37:32   1462s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:37:32   1462s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:37:32   1462s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:37:32   1462s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:37:32   1462s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:37:32   1462s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:37:32   1462s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:37:32   1462s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:37:32   1462s] eee: NetCapCache creation started. (Current Mem: 4380.207M) 
[09/22 09:37:32   1462s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4380.207M) 
[09/22 09:37:32   1462s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:37:32   1462s] eee: Metal Layers Info:
[09/22 09:37:32   1462s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:32   1462s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:37:32   1462s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:32   1462s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:37:32   1462s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:37:32   1462s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:37:32   1462s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:37:32   1462s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:37:32   1462s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:37:32   1462s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:32   1462s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:37:32   1462s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:37:32   1462s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:37:32   1462s] eee: +----------------------------------------------------+
[09/22 09:37:32   1462s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:37:32   1462s] eee: +----------------------------------------------------+
[09/22 09:37:32   1462s] eee: +----------------------------------------------------+
[09/22 09:37:32   1462s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:37:32   1462s] eee: +----------------------------------------------------+
[09/22 09:37:32   1462s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4380.2M)
[09/22 09:37:32   1462s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for storing RC.
[09/22 09:37:32   1462s] Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4428.2M)
[09/22 09:37:32   1462s] Extracted 20.0007% (CPU Time= 0:00:00.5  MEM= 4428.2M)
[09/22 09:37:32   1462s] Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4428.2M)
[09/22 09:37:32   1462s] Extracted 40.0009% (CPU Time= 0:00:00.6  MEM= 4428.2M)
[09/22 09:37:33   1462s] Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 4428.2M)
[09/22 09:37:33   1462s] Extracted 60.0006% (CPU Time= 0:00:00.8  MEM= 4428.2M)
[09/22 09:37:33   1462s] Extracted 70.0007% (CPU Time= 0:00:01.0  MEM= 4428.2M)
[09/22 09:37:33   1463s] Extracted 80.0008% (CPU Time= 0:00:01.1  MEM= 4428.2M)
[09/22 09:37:33   1463s] Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 4428.2M)
[09/22 09:37:33   1463s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 4428.2M)
[09/22 09:37:34   1463s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:34   1463s] Number of Extracted Resistors     : 339703
[09/22 09:37:34   1463s] Number of Extracted Ground Cap.   : 346350
[09/22 09:37:34   1463s] Number of Extracted Coupling Cap. : 632312
[09/22 09:37:34   1463s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4396.207M)
[09/22 09:37:34   1463s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:37:34   1463s]  Corner: Default_rc_corner
[09/22 09:37:34   1463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4396.2M)
[09/22 09:37:34   1463s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:37:34   1463s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21539 access done (mem: 4396.207M)
[09/22 09:37:34   1463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4396.207M)
[09/22 09:37:34   1463s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4396.207M)
[09/22 09:37:34   1463s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:37:34   1463s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4396.207M)
[09/22 09:37:34   1463s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 0 access done (mem: 4396.207M)
[09/22 09:37:34   1463s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4396.207M)
[09/22 09:37:34   1463s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 3394.1M, totSessionCpu=0:24:24 **
[09/22 09:37:34   1463s] Starting delay calculation for Setup views
[09/22 09:37:34   1464s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:37:34   1464s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:37:34   1464s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:37:34   1464s] #################################################################################
[09/22 09:37:34   1464s] # Design Stage: PostRoute
[09/22 09:37:34   1464s] # Design Name: mytop
[09/22 09:37:34   1464s] # Design Mode: 90nm
[09/22 09:37:34   1464s] # Analysis Mode: MMMC OCV 
[09/22 09:37:34   1464s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:37:34   1464s] # Signoff Settings: SI On 
[09/22 09:37:34   1464s] #################################################################################
[09/22 09:37:34   1464s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:37:34   1464s] Setting infinite Tws ...
[09/22 09:37:34   1464s] First Iteration Infinite Tw... 
[09/22 09:37:34   1464s] Calculate early delays in OCV mode...
[09/22 09:37:34   1464s] Calculate late delays in OCV mode...
[09/22 09:37:34   1464s] Topological Sorting (REAL = 0:00:00.0, MEM = 4467.8M, InitMEM = 4467.8M)
[09/22 09:37:34   1464s] Start delay calculation (fullDC) (1 T). (MEM=3433.45)
[09/22 09:37:34   1464s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:37:34   1464s] eee: pegSigSF=1.070000
[09/22 09:37:34   1464s] Initializing multi-corner capacitance tables ... 
[09/22 09:37:34   1464s] Initializing multi-corner resistance tables ...
[09/22 09:37:34   1464s] Creating RPSQ from WeeR and WRes ...
[09/22 09:37:34   1464s] eee: Grid unit RC data computation started
[09/22 09:37:34   1464s] eee: Grid unit RC data computation completed
[09/22 09:37:34   1464s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:37:34   1464s] eee: l=2 avDens=0.243046 usedTrk=5028.863944 availTrk=20691.000000 sigTrk=5028.863944
[09/22 09:37:34   1464s] eee: l=3 avDens=0.292481 usedTrk=6185.980635 availTrk=21150.000000 sigTrk=6185.980635
[09/22 09:37:34   1464s] eee: l=4 avDens=0.317076 usedTrk=6099.748835 availTrk=19237.500000 sigTrk=6099.748835
[09/22 09:37:34   1464s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:37:34   1464s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:37:34   1464s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:37:34   1464s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:37:34   1464s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:37:34   1464s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:37:34   1464s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:37:34   1464s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:37:34   1464s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:37:34   1464s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:37:34   1464s] eee: NetCapCache creation started. (Current Mem: 4467.816M) 
[09/22 09:37:34   1464s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4467.816M) 
[09/22 09:37:34   1464s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:37:34   1464s] eee: Metal Layers Info:
[09/22 09:37:34   1464s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:34   1464s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:37:34   1464s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:34   1464s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:37:34   1464s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:37:34   1464s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:37:34   1464s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:37:34   1464s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:37:34   1464s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:37:34   1464s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:37:34   1464s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:37:34   1464s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:37:34   1464s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:37:34   1464s] eee: +----------------------------------------------------+
[09/22 09:37:34   1464s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:37:34   1464s] eee: +----------------------------------------------------+
[09/22 09:37:34   1464s] eee: +----------------------------------------------------+
[09/22 09:37:34   1464s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:37:34   1464s] eee: +----------------------------------------------------+
[09/22 09:37:35   1464s] End AAE Lib Interpolated Model. (MEM=3433.445312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:35   1464s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d' for reading (mem: 4467.816M)
[09/22 09:37:35   1464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4475.8M)
[09/22 09:37:37   1467s] Total number of fetched objects 21541
[09/22 09:37:37   1467s] AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
[09/22 09:37:37   1467s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:37   1467s] End delay calculation. (MEM=3451.66 CPU=0:00:02.8 REAL=0:00:02.0)
[09/22 09:37:37   1467s] End delay calculation (fullDC). (MEM=3451.66 CPU=0:00:03.1 REAL=0:00:03.0)
[09/22 09:37:37   1467s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:37:37   1467s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 4443.8M) ***
[09/22 09:37:38   1467s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3451.9M)
[09/22 09:37:38   1467s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:37:38   1468s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3451.9M)
[09/22 09:37:38   1468s] Starting SI iteration 2
[09/22 09:37:38   1468s] Calculate early delays in OCV mode...
[09/22 09:37:38   1468s] Calculate late delays in OCV mode...
[09/22 09:37:38   1468s] Start delay calculation (fullDC) (1 T). (MEM=3444.86)
[09/22 09:37:38   1468s] End AAE Lib Interpolated Model. (MEM=3444.859375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:38   1468s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
[09/22 09:37:38   1468s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21541. 
[09/22 09:37:38   1468s] Total number of fetched objects 21541
[09/22 09:37:38   1468s] AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
[09/22 09:37:38   1468s] End delay calculation. (MEM=3449.77 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:38   1468s] End delay calculation (fullDC). (MEM=3449.77 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:38   1468s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4387.9M) ***
[09/22 09:37:39   1468s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:24:29 mem=4387.9M)
[09/22 09:37:39   1468s] End AAE Lib Interpolated Model. (MEM=3447.945312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:39   1468s] ** INFO: Initializing Glitch Interface
[09/22 09:37:39   1468s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4451.9M, EPOCH TIME: 1758548259.279936
[09/22 09:37:39   1468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:39   1468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:39   1468s] 
[09/22 09:37:39   1468s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:39   1468s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:39   1468s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4451.9M, EPOCH TIME: 1758548259.295213
[09/22 09:37:39   1468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:39   1468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:39   1468s] ** INFO: Initializing Glitch Interface
[09/22 09:37:39   1469s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------

[09/22 09:37:39   1469s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3446.5M, totSessionCpu=0:24:29 **
[09/22 09:37:39   1469s] Begin: Collecting metrics
[09/22 09:37:39   1469s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
| hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
| pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4406 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:09  |        4380 |      |     |
| post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:05  |        4468 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:39   1469s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3446.5M, current mem=3446.5M)

[09/22 09:37:39   1469s] End: Collecting metrics
[09/22 09:37:39   1469s] Executing marking Critical Nets1
[09/22 09:37:39   1469s] ** INFO: Initializing Glitch Interface
[09/22 09:37:39   1469s] ** INFO: Initializing Glitch Cache
[09/22 09:37:39   1469s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[09/22 09:37:39   1469s] **INFO: flowCheckPoint #11 OptimizationRecovery
[09/22 09:37:39   1469s] Running postRoute recovery in postEcoRoute mode
[09/22 09:37:39   1469s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3446.5M, totSessionCpu=0:24:29 **
[09/22 09:37:39   1469s] ** INFO: Initializing Glitch Interface
[09/22 09:37:39   1469s]   Timing/DRV Snapshot: (TGT)
[09/22 09:37:39   1469s]      Weighted WNS: 0.000
[09/22 09:37:39   1469s]       All  PG WNS: 0.000
[09/22 09:37:39   1469s]       High PG WNS: 0.000
[09/22 09:37:39   1469s]       All  PG TNS: 0.000
[09/22 09:37:39   1469s]       High PG TNS: 0.000
[09/22 09:37:39   1469s]       Low  PG TNS: 0.000
[09/22 09:37:39   1469s]          Tran DRV: 0 (0)
[09/22 09:37:39   1469s]           Cap DRV: 0 (0)
[09/22 09:37:39   1469s]        Fanout DRV: 0 (0)
[09/22 09:37:39   1469s]            Glitch: 0 (0)
[09/22 09:37:39   1469s]    Category Slack: { [L, 0.574] [H, 0.574] }
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] Checking setup slack degradation ...
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] Recovery Manager:
[09/22 09:37:39   1469s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[09/22 09:37:39   1469s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[09/22 09:37:39   1469s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[09/22 09:37:39   1469s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] Checking DRV degradation...
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] Recovery Manager:
[09/22 09:37:39   1469s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:37:39   1469s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:37:39   1469s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:37:39   1469s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/22 09:37:39   1469s] ** INFO Cleaning up Glitch Interface
[09/22 09:37:39   1469s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4467.93M, totSessionCpu=0:24:29).
[09/22 09:37:39   1469s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3445.7M, totSessionCpu=0:24:29 **
[09/22 09:37:39   1469s] 
[09/22 09:37:39   1469s] Latch borrow mode reset to max_borrow
[09/22 09:37:40   1469s] **INFO: flowCheckPoint #12 FinalSummary
[09/22 09:37:40   1469s] OPTC: user 20.0
[09/22 09:37:40   1469s] Reported timing to dir ./timingReports
[09/22 09:37:40   1469s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 3445.2M, totSessionCpu=0:24:30 **
[09/22 09:37:40   1469s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4467.9M, EPOCH TIME: 1758548260.353909
[09/22 09:37:40   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:40   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:40   1469s] 
[09/22 09:37:40   1469s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 09:37:40   1469s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 09:37:40   1469s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.016, MEM:4467.9M, EPOCH TIME: 1758548260.369490
[09/22 09:37:40   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:40   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:40   1470s] Saving timing graph ...
[09/22 09:37:40   1470s] TG backup dir: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/opt_timing_graph_NyzLCZ
[09/22 09:37:40   1470s] Disk Usage:
[09/22 09:37:40   1470s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:37:40   1470s] /dev/mapper/almalinux-home 16104040448 878419888 15225620560   6% /home
[09/22 09:37:40   1470s] Done save timing graph
[09/22 09:37:40   1470s] Disk Usage:
[09/22 09:37:40   1470s] Filesystem                   1K-blocks      Used   Available Use% Mounted on
[09/22 09:37:40   1470s] /dev/mapper/almalinux-home 16104040448 878425284 15225615164   6% /home
[09/22 09:37:40   1470s] 
[09/22 09:37:40   1470s] TimeStamp Deleting Cell Server Begin ...
[09/22 09:37:40   1470s] 
[09/22 09:37:40   1470s] TimeStamp Deleting Cell Server End ...
[09/22 09:37:41   1471s] Starting delay calculation for Hold views
[09/22 09:37:41   1471s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:37:41   1471s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 09:37:41   1471s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:37:41   1471s] #################################################################################
[09/22 09:37:41   1471s] # Design Stage: PostRoute
[09/22 09:37:41   1471s] # Design Name: mytop
[09/22 09:37:41   1471s] # Design Mode: 90nm
[09/22 09:37:41   1471s] # Analysis Mode: MMMC OCV 
[09/22 09:37:41   1471s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:37:41   1471s] # Signoff Settings: SI On 
[09/22 09:37:41   1471s] #################################################################################
[09/22 09:37:41   1471s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:37:41   1471s] Setting infinite Tws ...
[09/22 09:37:41   1471s] First Iteration Infinite Tw... 
[09/22 09:37:41   1471s] Calculate late delays in OCV mode...
[09/22 09:37:41   1471s] Calculate early delays in OCV mode...
[09/22 09:37:41   1471s] Topological Sorting (REAL = 0:00:00.0, MEM = 4459.8M, InitMEM = 4459.8M)
[09/22 09:37:41   1471s] Start delay calculation (fullDC) (1 T). (MEM=3470.93)
[09/22 09:37:41   1471s] *** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
[09/22 09:37:41   1471s] End AAE Lib Interpolated Model. (MEM=3470.929688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:44   1474s] Total number of fetched objects 21541
[09/22 09:37:44   1474s] AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
[09/22 09:37:44   1474s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:44   1474s] End delay calculation. (MEM=3475.62 CPU=0:00:02.7 REAL=0:00:03.0)
[09/22 09:37:44   1474s] End delay calculation (fullDC). (MEM=3475.62 CPU=0:00:02.9 REAL=0:00:03.0)
[09/22 09:37:44   1474s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:37:44   1474s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4443.8M) ***
[09/22 09:37:44   1474s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3474.3M)
[09/22 09:37:44   1474s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:37:45   1474s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 3474.3M)
[09/22 09:37:45   1474s] Starting SI iteration 2
[09/22 09:37:45   1474s] Calculate late delays in OCV mode...
[09/22 09:37:45   1474s] Calculate early delays in OCV mode...
[09/22 09:37:45   1474s] Start delay calculation (fullDC) (1 T). (MEM=3435.99)
[09/22 09:37:45   1474s] End AAE Lib Interpolated Model. (MEM=3435.992188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:37:45   1474s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
[09/22 09:37:45   1474s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21541. 
[09/22 09:37:45   1474s] Total number of fetched objects 21541
[09/22 09:37:45   1474s] AAE_INFO-618: Total number of nets in the design is 22506,  1.4 percent of the nets selected for SI analysis
[09/22 09:37:45   1474s] End delay calculation. (MEM=3440.03 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:45   1474s] End delay calculation (fullDC). (MEM=3440.03 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:37:45   1474s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4387.9M) ***
[09/22 09:37:45   1475s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:24:35 mem=4387.9M)
[09/22 09:37:46   1475s] Restoring timing graph ...
[09/22 09:37:46   1476s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/22 09:37:46   1476s] Done restore timing graph
[09/22 09:37:46   1476s] ** INFO: Initializing Glitch Interface
[09/22 09:37:47   1476s] ** INFO: Initializing Glitch Interface
[09/22 09:37:47   1476s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------

[09/22 09:37:47   1476s] *** Final Summary (holdfix) CPU=0:00:06.8, REAL=0:00:07.0, MEM=4512.9M
[09/22 09:37:47   1476s] Begin: Collecting metrics
[09/22 09:37:47   1476s] **INFO: Starting Blocking QThread with 1 CPU
[09/22 09:37:47   1476s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/22 09:37:47      0s] *** QThread MetricCollect [begin] (optDesign #6) : mem = 0.9M
[09/22 09:37:47      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3461.1M, current mem=2765.3M)
[09/22 09:37:47      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2780.9M, current mem=2773.6M)
[09/22 09:37:47      0s] *** QThread MetricCollect [finish] (optDesign #6) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.9M
[09/22 09:37:47      0s] 
[09/22 09:37:47      0s] =============================================================================================
[09/22 09:37:47      0s]  Step TAT Report : QThreadWorker #1 / optDesign #6                              23.34-s088_1
[09/22 09:37:47      0s] =============================================================================================
[09/22 09:37:47      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:47      0s] ---------------------------------------------------------------------------------------------
[09/22 09:37:47      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:47      0s] ---------------------------------------------------------------------------------------------
[09/22 09:37:47      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:47      0s] ---------------------------------------------------------------------------------------------

[09/22 09:37:47   1476s]  
_______________________________________________________________________
[09/22 09:37:47   1476s]  ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:47   1476s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[09/22 09:37:47   1476s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[09/22 09:37:47   1476s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[09/22 09:37:47   1476s] | initial_summary    |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
[09/22 09:37:47   1476s] | hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
[09/22 09:37:47   1476s] | pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4406 |    0 |   0 |
[09/22 09:37:47   1476s] | eco_route          |           |          |           |          |             | 0:00:09  |        4380 |      |     |
[09/22 09:37:47   1476s] | post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:05  |        4468 |    0 |   0 |
[09/22 09:37:47   1476s] | final_summary      |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:07  |        4513 |    0 |   0 |
[09/22 09:37:47   1476s]  ---------------------------------------------------------------------------------------------------------------------- 
[09/22 09:37:48   1476s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3480.5M, current mem=3480.5M)

[09/22 09:37:48   1476s] End: Collecting metrics
[09/22 09:37:48   1476s] **optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 3480.5M, totSessionCpu=0:24:37 **
[09/22 09:37:48   1476s]  ReSet Options after AAE Based Opt flow 
[09/22 09:37:48   1476s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/22 09:37:48   1476s] *** Finished optDesign ***
[09/22 09:37:48   1477s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:37:48   1477s] UM:*                                                                   final
[09/22 09:37:48   1477s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/22 09:37:48   1477s] UM:*                                                                   opt_design_postroute_hold
[09/22 09:37:48   1477s] Info: Summary of CRR changes:
[09/22 09:37:48   1477s]       - Timing transform commits:       0
[09/22 09:37:48   1477s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4512.9M)
[09/22 09:37:48   1477s] Info: Destroy the CCOpt slew target map.
[09/22 09:37:48   1477s] 
[09/22 09:37:48   1477s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:37:48   1477s] Severity  ID               Count  Summary                                  
[09/22 09:37:48   1477s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[09/22 09:37:48   1477s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[09/22 09:37:48   1477s] WARNING   NRIF-95             21  Option setNanoRouteMode -routeTopRouting...
[09/22 09:37:48   1477s] *** Message Summary: 24 warning(s), 0 error(s)
[09/22 09:37:48   1477s] 
[09/22 09:37:48   1477s] clean pInstBBox. size 0
[09/22 09:37:48   1477s] Cell mytop LLGs are deleted
[09/22 09:37:48   1477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:48   1477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 09:37:48   1477s] Info: pop threads available for lower-level modules during optimization.
[09/22 09:37:48   1477s] *** optDesign #6 [finish] () : cpu/real = 0:00:42.9/0:00:43.6 (1.0), totSession cpu/real = 0:24:37.2/15:24:24.7 (0.0), mem = 4512.9M
[09/22 09:37:48   1477s] 
[09/22 09:37:48   1477s] =============================================================================================
[09/22 09:37:48   1477s]  Final TAT Report : optDesign #6                                                23.34-s088_1
[09/22 09:37:48   1477s] =============================================================================================
[09/22 09:37:48   1477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/22 09:37:48   1477s] ---------------------------------------------------------------------------------------------
[09/22 09:37:48   1477s] [ InitOpt                ]      1   0:00:00.8  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[09/22 09:37:48   1477s] [ HoldOpt                ]      1   0:00:01.0  (   2.3 % )     0:00:01.2 /  0:00:01.2    1.0
[09/22 09:37:48   1477s] [ ViewPruning            ]     12   0:00:00.6  (   1.4 % )     0:00:01.0 /  0:00:00.9    1.0
[09/22 09:37:48   1477s] [ BuildHoldData          ]      1   0:00:02.2  (   5.0 % )     0:00:12.9 /  0:00:12.8    1.0
[09/22 09:37:48   1477s] [ OptSummaryReport       ]      6   0:00:01.6  (   3.7 % )     0:00:07.8 /  0:00:07.5    1.0
[09/22 09:37:48   1477s] [ MetricReport           ]      6   0:00:01.3  (   3.0 % )     0:00:01.3 /  0:00:00.9    0.7
[09/22 09:37:48   1477s] [ DrvReport              ]      8   0:00:01.8  (   4.0 % )     0:00:01.8 /  0:00:01.4    0.8
[09/22 09:37:48   1477s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/22 09:37:48   1477s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:48   1477s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/22 09:37:48   1477s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/22 09:37:48   1477s] [ RefinePlace            ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:48   1477s] [ EcoRoute               ]      1   0:00:08.2  (  18.9 % )     0:00:08.2 /  0:00:08.2    1.0
[09/22 09:37:48   1477s] [ ExtractRC              ]      2   0:00:04.5  (  10.4 % )     0:00:04.5 /  0:00:04.7    1.0
[09/22 09:37:48   1477s] [ UpdateTimingGraph      ]     13   0:00:03.0  (   6.9 % )     0:00:19.4 /  0:00:19.3    1.0
[09/22 09:37:48   1477s] [ FullDelayCalc          ]      8   0:00:13.6  (  31.1 % )     0:00:13.6 /  0:00:13.5    1.0
[09/22 09:37:48   1477s] [ TimingUpdate           ]     24   0:00:03.1  (   7.0 % )     0:00:03.1 /  0:00:03.0    1.0
[09/22 09:37:48   1477s] [ TimingReport           ]      8   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/22 09:37:48   1477s] [ GenerateReports        ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/22 09:37:48   1477s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/22 09:37:48   1477s] [ MISC                   ]          0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/22 09:37:48   1477s] ---------------------------------------------------------------------------------------------
[09/22 09:37:48   1477s]  optDesign #6 TOTAL                 0:00:43.6  ( 100.0 % )     0:00:43.6 /  0:00:42.9    1.0
[09/22 09:37:48   1477s] ---------------------------------------------------------------------------------------------
[09/22 09:39:09   1478s] <CMD> reset_parasitics
[09/22 09:39:09   1478s] Reset Parastics called with the command reset_parasiticsClosing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d': 21538 access done (mem: 4512.863M)
[09/22 09:39:09   1478s] Performing RC Extraction ...
[09/22 09:39:09   1478s] <CMD> extractRC
[09/22 09:39:09   1478s] Extraction called for design 'mytop' of instances=14592 and nets=22506 using extraction engine 'postRoute' at effort level 'low' .
[09/22 09:39:09   1478s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/22 09:39:09   1478s] Type 'man IMPEXT-3530' for more detail.
[09/22 09:39:09   1478s] PostRoute (effortLevel low) RC Extraction called for design mytop.
[09/22 09:39:09   1478s] RC Extraction called in multi-corner(1) mode.
[09/22 09:39:09   1478s] Process corner(s) are loaded.
[09/22 09:39:09   1478s]  Corner: Default_rc_corner
[09/22 09:39:09   1478s] Metal density calculation for erosion effect completed (CPU=0:00:00.2  MEM=4512.86M)
[09/22 09:39:09   1478s] extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d -maxResLength 222.222  -extended
[09/22 09:39:09   1478s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/22 09:39:09   1478s]       RC Corner Indexes            0   
[09/22 09:39:09   1478s] Capacitance Scaling Factor   : 1.00000 
[09/22 09:39:09   1478s] Coupling Cap. Scaling Factor : 1.00000 
[09/22 09:39:09   1478s] Resistance Scaling Factor    : 1.00000 
[09/22 09:39:09   1478s] Clock Cap. Scaling Factor    : 1.00000 
[09/22 09:39:09   1478s] Clock Res. Scaling Factor    : 1.00000 
[09/22 09:39:09   1478s] Shrink Factor                : 0.90000
[09/22 09:39:09   1479s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:39:09   1479s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:39:09   1479s] eee: pegSigSF=1.070000
[09/22 09:39:09   1479s] Initializing multi-corner capacitance tables ... 
[09/22 09:39:09   1479s] Initializing multi-corner resistance tables ...
[09/22 09:39:09   1479s] Creating RPSQ from WeeR and WRes ...
[09/22 09:39:09   1479s] eee: Grid unit RC data computation started
[09/22 09:39:09   1479s] eee: Grid unit RC data computation completed
[09/22 09:39:09   1479s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:39:09   1479s] eee: l=2 avDens=0.243046 usedTrk=5028.863944 availTrk=20691.000000 sigTrk=5028.863944
[09/22 09:39:09   1479s] eee: l=3 avDens=0.292481 usedTrk=6185.980635 availTrk=21150.000000 sigTrk=6185.980635
[09/22 09:39:09   1479s] eee: l=4 avDens=0.317076 usedTrk=6099.748835 availTrk=19237.500000 sigTrk=6099.748835
[09/22 09:39:09   1479s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:39:09   1479s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:39:09   1479s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:39:09   1479s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:39:09   1479s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:39:09   1479s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:39:09   1479s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:39:09   1479s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:39:09   1479s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:39:09   1479s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:39:09   1479s] eee: NetCapCache creation started. (Current Mem: 4512.863M) 
[09/22 09:39:09   1479s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4512.863M) 
[09/22 09:39:09   1479s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:39:09   1479s] eee: Metal Layers Info:
[09/22 09:39:09   1479s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:39:09   1479s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:39:09   1479s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:39:09   1479s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:39:09   1479s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:39:09   1479s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:39:09   1479s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:39:09   1479s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:39:09   1479s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:39:09   1479s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:39:09   1479s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:39:09   1479s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:39:09   1479s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:39:09   1479s] eee: +----------------------------------------------------+
[09/22 09:39:09   1479s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:39:09   1479s] eee: +----------------------------------------------------+
[09/22 09:39:09   1479s] eee: +----------------------------------------------------+
[09/22 09:39:09   1479s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:39:09   1479s] eee: +----------------------------------------------------+
[09/22 09:39:10   1479s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4512.9M)
[09/22 09:39:10   1479s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d' for storing RC.
[09/22 09:39:10   1479s] Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4560.9M)
[09/22 09:39:10   1479s] Extracted 20.0007% (CPU Time= 0:00:00.5  MEM= 4560.9M)
[09/22 09:39:10   1479s] Extracted 30.0008% (CPU Time= 0:00:00.6  MEM= 4560.9M)
[09/22 09:39:10   1479s] Extracted 40.0009% (CPU Time= 0:00:00.7  MEM= 4560.9M)
[09/22 09:39:10   1479s] Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 4560.9M)
[09/22 09:39:10   1479s] Extracted 60.0006% (CPU Time= 0:00:00.8  MEM= 4560.9M)
[09/22 09:39:10   1480s] Extracted 70.0007% (CPU Time= 0:00:01.0  MEM= 4560.9M)
[09/22 09:39:10   1480s] Extracted 80.0008% (CPU Time= 0:00:01.1  MEM= 4560.9M)
[09/22 09:39:11   1480s] Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 4560.9M)
[09/22 09:39:11   1480s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 4560.9M)
[09/22 09:39:11   1480s] eee: RC Grid memory freed = 38148 (17 X 17 X 11 X 12b)
[09/22 09:39:11   1480s] Number of Extracted Resistors     : 339703
[09/22 09:39:11   1480s] Number of Extracted Ground Cap.   : 346350
[09/22 09:39:11   1480s] Number of Extracted Coupling Cap. : 632312
[09/22 09:39:11   1480s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d' for reading (mem: 4528.863M)
[09/22 09:39:11   1480s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/22 09:39:11   1480s]  Corner: Default_rc_corner
[09/22 09:39:11   1480s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4528.9M)
[09/22 09:39:11   1480s] Creating parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb_Filter.rcdb.d' for storing RC.
[09/22 09:39:11   1481s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d': 21539 access done (mem: 4528.863M)
[09/22 09:39:11   1481s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4528.863M)
[09/22 09:39:11   1481s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d' for reading (mem: 4528.863M)
[09/22 09:39:11   1481s] processing rcdb (/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d) for hinst (top) of cell (mytop);
[09/22 09:39:11   1481s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4528.863M)
[09/22 09:39:11   1481s] Closing parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d': 0 access done (mem: 4528.863M)
[09/22 09:39:11   1481s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 4528.863M)
[09/22 09:39:32   1481s] <CMD> getMultiCpuUsage -localCpu
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -quiet -area
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -check_only -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/22 09:39:32   1481s] <CMD> get_verify_drc_mode -limit -quiet
[09/22 09:39:42   1481s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mytop.drc.rpt -limit 1000
[09/22 09:39:42   1481s] <CMD> verify_drc
[09/22 09:39:42   1481s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/22 09:39:42   1481s] #-check_same_via_cell true               # bool, default=false, user setting
[09/22 09:39:42   1481s] #-report mytop.drc.rpt                   # string, default="", user setting
[09/22 09:39:42   1481s]  *** Starting Verify DRC (MEM: 4511.1) ***
[09/22 09:39:42   1481s] 
[09/22 09:39:42   1481s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:39:42   1481s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[09/22 09:39:42   1481s]   VERIFY DRC ...... Starting Verification
[09/22 09:39:42   1481s]   VERIFY DRC ...... Initializing
[09/22 09:39:42   1481s]   VERIFY DRC ...... Deleting Existing Violations
[09/22 09:39:42   1481s]   VERIFY DRC ...... Creating Sub-Areas
[09/22 09:39:42   1481s]   VERIFY DRC ...... Using new threading
[09/22 09:39:42   1481s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 87.360 86.400} 1 of 9
[09/22 09:39:42   1482s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/22 09:39:42   1482s]   VERIFY DRC ...... Sub-Area: {87.360 0.000 174.720 86.400} 2 of 9
[09/22 09:39:43   1482s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/22 09:39:43   1482s]   VERIFY DRC ...... Sub-Area: {174.720 0.000 259.400 86.400} 3 of 9
[09/22 09:39:43   1482s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/22 09:39:43   1482s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 87.360 172.800} 4 of 9
[09/22 09:39:43   1483s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/22 09:39:43   1483s]   VERIFY DRC ...... Sub-Area: {87.360 86.400 174.720 172.800} 5 of 9
[09/22 09:39:44   1483s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/22 09:39:44   1483s]   VERIFY DRC ...... Sub-Area: {174.720 86.400 259.400 172.800} 6 of 9
[09/22 09:39:44   1483s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/22 09:39:44   1483s]   VERIFY DRC ...... Sub-Area: {0.000 172.800 87.360 257.450} 7 of 9
[09/22 09:39:44   1484s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/22 09:39:44   1484s]   VERIFY DRC ...... Sub-Area: {87.360 172.800 174.720 257.450} 8 of 9
[09/22 09:39:45   1484s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/22 09:39:45   1484s]   VERIFY DRC ...... Sub-Area: {174.720 172.800 259.400 257.450} 9 of 9
[09/22 09:39:45   1484s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/22 09:39:45   1484s] 
[09/22 09:39:45   1484s]   Verification Complete : 0 Viols.
[09/22 09:39:45   1484s] 
[09/22 09:39:45   1484s]  *** End Verify DRC (CPU TIME: 0:00:03.0  ELAPSED TIME: 0:00:03.0  MEM: 264.1M) ***
[09/22 09:39:45   1484s] 
[09/22 09:39:45   1484s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/22 09:40:25   1485s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[09/22 09:40:25   1485s] VERIFY_CONNECTIVITY use new engine.
[09/22 09:40:25   1485s] 
[09/22 09:40:25   1485s] ******** Start: VERIFY CONNECTIVITY ********
[09/22 09:40:25   1485s] Start Time: Mon Sep 22 09:40:25 2025
[09/22 09:40:25   1485s] 
[09/22 09:40:25   1485s] Design Name: mytop
[09/22 09:40:25   1485s] Database Units: 2000
[09/22 09:40:25   1485s] Design Boundary: (0.0000, 0.0000) (259.4000, 257.4500)
[09/22 09:40:25   1485s] Error Limit = 1000; Warning Limit = 50
[09/22 09:40:25   1485s] Check all nets
[09/22 09:40:25   1485s] **** 09:40:25 **** Processed 5000 nets.
[09/22 09:40:25   1485s] **** 09:40:25 **** Processed 10000 nets.
[09/22 09:40:25   1485s] **** 09:40:25 **** Processed 15000 nets.
[09/22 09:40:25   1486s] **** 09:40:25 **** Processed 20000 nets.
[09/22 09:40:25   1486s] 
[09/22 09:40:25   1486s] Begin Summary 
[09/22 09:40:25   1486s]   Found no problems or warnings.
[09/22 09:40:25   1486s] End Summary
[09/22 09:40:25   1486s] 
[09/22 09:40:25   1486s] End Time: Mon Sep 22 09:40:25 2025
[09/22 09:40:25   1486s] Time Elapsed: 0:00:00.0
[09/22 09:40:25   1486s] 
[09/22 09:40:25   1486s] ******** End: VERIFY CONNECTIVITY ********
[09/22 09:40:25   1486s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/22 09:40:25   1486s]   (CPU Time: 0:00:00.6  MEM: 0.000M)
[09/22 09:40:25   1486s] 
[09/22 09:42:19   1488s] <CMD> set_power_analysis_mode -reset
[09/22 09:42:19   1488s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[09/22 09:43:44   1489s] <CMD> set_power_output_dir -reset
[09/22 09:43:44   1489s] <CMD> set_power_output_dir ./
[09/22 09:43:44   1489s] <CMD> set_default_switching_activity -reset
[09/22 09:43:44   1489s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0ns
[09/22 09:43:44   1489s] <CMD> read_activity_file -reset
[09/22 09:43:44   1489s] <CMD> set_power -reset
[09/22 09:43:44   1489s] <CMD> set_powerup_analysis -reset
[09/22 09:43:44   1489s] <CMD> set_dynamic_power_simulation -reset
[09/22 09:43:44   1489s] <CMD> report_power -rail_analysis_format VS -outfile .//mytop.rpt
[09/22 09:43:44   1489s] env CDS_WORKAREA is set to /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design
[09/22 09:43:44   1489s] 
[09/22 09:43:44   1489s] Power Net Detected:
[09/22 09:43:44   1489s]         Voltage	    Name
[09/22 09:43:44   1489s]              0V	    VSS
[09/22 09:43:44   1489s]            0.9V	    VDD
[09/22 09:43:44   1489s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 09:43:44   1489s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 09:43:44   1489s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 09:43:44   1489s] #################################################################################
[09/22 09:43:44   1489s] # Design Stage: PostRoute
[09/22 09:43:44   1489s] # Design Name: mytop
[09/22 09:43:44   1489s] # Design Mode: 90nm
[09/22 09:43:44   1489s] # Analysis Mode: MMMC OCV 
[09/22 09:43:44   1489s] # Parasitics Mode: SPEF/RCDB 
[09/22 09:43:44   1489s] # Signoff Settings: SI On 
[09/22 09:43:44   1489s] #################################################################################
[09/22 09:43:45   1490s] AAE_INFO: 1 threads acquired from CTE.
[09/22 09:43:45   1490s] Setting infinite Tws ...
[09/22 09:43:45   1490s] First Iteration Infinite Tw... 
[09/22 09:43:45   1490s] Calculate early delays in OCV mode...
[09/22 09:43:45   1490s] Calculate late delays in OCV mode...
[09/22 09:43:45   1490s] Topological Sorting (REAL = 0:00:00.0, MEM = 4739.9M, InitMEM = 4739.9M)
[09/22 09:43:45   1490s] Start delay calculation (fullDC) (1 T). (MEM=3388.75)
[09/22 09:43:45   1490s] *** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
[09/22 09:43:45   1490s] eee: RC Grid memory allocated = 38148 (17 X 17 X 11 X 12b)
[09/22 09:43:45   1490s] eee: pegSigSF=1.070000
[09/22 09:43:45   1490s] Initializing multi-corner capacitance tables ... 
[09/22 09:43:45   1490s] Initializing multi-corner resistance tables ...
[09/22 09:43:45   1490s] Creating RPSQ from WeeR and WRes ...
[09/22 09:43:45   1490s] eee: Grid unit RC data computation started
[09/22 09:43:45   1490s] eee: Grid unit RC data computation completed
[09/22 09:43:45   1490s] eee: l=1 avDens=0.117681 usedTrk=2605.460293 availTrk=22140.000000 sigTrk=2605.460293
[09/22 09:43:45   1490s] eee: l=2 avDens=0.243046 usedTrk=5028.863944 availTrk=20691.000000 sigTrk=5028.863944
[09/22 09:43:45   1490s] eee: l=3 avDens=0.292481 usedTrk=6185.980635 availTrk=21150.000000 sigTrk=6185.980635
[09/22 09:43:45   1490s] eee: l=4 avDens=0.317076 usedTrk=6099.748835 availTrk=19237.500000 sigTrk=6099.748835
[09/22 09:43:45   1490s] eee: l=5 avDens=0.191417 usedTrk=3790.056729 availTrk=19800.000000 sigTrk=3790.056729
[09/22 09:43:45   1490s] eee: l=6 avDens=0.172971 usedTrk=2765.552033 availTrk=15988.500000 sigTrk=2765.552033
[09/22 09:43:45   1490s] eee: l=7 avDens=0.036796 usedTrk=225.192400 availTrk=6120.000000 sigTrk=225.192400
[09/22 09:43:45   1490s] eee: l=8 avDens=0.009115 usedTrk=5.455556 availTrk=598.500000 sigTrk=5.455556
[09/22 09:43:45   1490s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[09/22 09:43:45   1490s] eee: l=10 avDens=0.197919 usedTrk=1732.816227 availTrk=8755.200000 sigTrk=1732.816227
[09/22 09:43:45   1490s] eee: l=11 avDens=0.181742 usedTrk=314.050819 availTrk=1728.000000 sigTrk=314.050819
[09/22 09:43:45   1490s] eee: LAM-FP: thresh=1 ; dimX=1365.263158 ; dimY=1355.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[09/22 09:43:45   1490s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342090 uaWl=1.000000 uaWlH=0.531800 aWlH=0.000000 lMod=0 pMax=0.879900 pMod=80 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[09/22 09:43:45   1490s] eee: uC 0.000139 of RC Grid (15 15 11) is <  min uC 0.000143 of layer.
[09/22 09:43:45   1490s] eee: NetCapCache creation started. (Current Mem: 4739.879M) 
[09/22 09:43:45   1490s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4739.879M) 
[09/22 09:43:45   1490s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(259.400000, 257.450000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (16 X 16)
[09/22 09:43:45   1490s] eee: Metal Layers Info:
[09/22 09:43:45   1490s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:43:45   1490s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[09/22 09:43:45   1490s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:43:45   1490s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[09/22 09:43:45   1490s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[09/22 09:43:45   1490s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[09/22 09:43:45   1490s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[09/22 09:43:45   1490s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[09/22 09:43:45   1490s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[09/22 09:43:45   1490s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[09/22 09:43:45   1490s] eee: uC/uR for corner Default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[09/22 09:43:45   1490s] eee: +-----------------------NDR Info-----------------------+
[09/22 09:43:45   1490s] eee: NDR Count = 2, Fake NDR = 0
[09/22 09:43:45   1490s] eee: +----------------------------------------------------+
[09/22 09:43:45   1490s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[09/22 09:43:45   1490s] eee: +----------------------------------------------------+
[09/22 09:43:45   1490s] eee: +----------------------------------------------------+
[09/22 09:43:45   1490s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[09/22 09:43:45   1490s] eee: +----------------------------------------------------+
[09/22 09:43:45   1490s] End AAE Lib Interpolated Model. (MEM=3388.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:43:45   1490s] Opening parasitic data file '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d' for reading (mem: 4739.879M)
[09/22 09:43:45   1490s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4739.9M)
[09/22 09:43:48   1493s] Total number of fetched objects 21541
[09/22 09:43:48   1493s] AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
[09/22 09:43:48   1493s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:43:48   1493s] End delay calculation. (MEM=3407.1 CPU=0:00:02.8 REAL=0:00:03.0)
[09/22 09:43:48   1493s] End delay calculation (fullDC). (MEM=3407.1 CPU=0:00:03.2 REAL=0:00:03.0)
[09/22 09:43:48   1493s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 09:43:48   1493s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 4707.9M) ***
[09/22 09:43:48   1493s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3405.5M)
[09/22 09:43:48   1493s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 09:43:48   1493s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3405.5M)
[09/22 09:43:48   1493s] Starting SI iteration 2
[09/22 09:43:49   1494s] Calculate early delays in OCV mode...
[09/22 09:43:49   1494s] Calculate late delays in OCV mode...
[09/22 09:43:49   1494s] Start delay calculation (fullDC) (1 T). (MEM=3394.91)
[09/22 09:43:49   1494s] End AAE Lib Interpolated Model. (MEM=3394.910156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 09:43:49   1494s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
[09/22 09:43:49   1494s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21541. 
[09/22 09:43:49   1494s] Total number of fetched objects 21541
[09/22 09:43:49   1494s] AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
[09/22 09:43:49   1494s] End delay calculation. (MEM=3403.2 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:43:49   1494s] End delay calculation (fullDC). (MEM=3403.2 CPU=0:00:00.1 REAL=0:00:00.0)
[09/22 09:43:49   1494s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4652.0M) ***
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Begin Power Analysis
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s]              0V	    VSS
[09/22 09:43:49   1494s]            0.9V	    VDD
[09/22 09:43:49   1494s] Begin Processing Timing Library for Power Calculation
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3394.54MB/6361.77MB/3484.99MB)
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Begin Processing Power Net/Grid for Power Calculation
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3394.54MB/6361.77MB/3484.99MB)
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Begin Processing Timing Window Data for Power Calculation
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.29MB/6361.77MB/3484.99MB)
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Begin Processing User Attributes
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.29MB/6361.77MB/3484.99MB)
[09/22 09:43:49   1494s] 
[09/22 09:43:49   1494s] Begin Processing Signal Activity
[09/22 09:43:49   1494s] 
[09/22 09:43:50   1494s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3396.04MB/6361.77MB/3484.99MB)
[09/22 09:43:50   1494s] 
[09/22 09:43:50   1494s] Begin Power Computation
[09/22 09:43:50   1494s] 
[09/22 09:43:50   1494s]       ----------------------------------------------------------
[09/22 09:43:50   1494s]       # of cell(s) missing both power/leakage table: 0
[09/22 09:43:50   1494s]       # of cell(s) missing power table: 0
[09/22 09:43:50   1494s]       # of cell(s) missing leakage table: 0
[09/22 09:43:50   1494s]       ----------------------------------------------------------
[09/22 09:43:50   1494s] 
[09/22 09:43:50   1494s] 
[09/22 09:43:50   1495s]       # of MSMV cell(s) missing power_level: 0
[09/22 09:43:50   1495s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)
[09/22 09:43:50   1495s] 
[09/22 09:43:50   1495s] Begin Processing User Attributes
[09/22 09:43:50   1495s] 
[09/22 09:43:50   1495s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)
[09/22 09:43:50   1495s] 
[09/22 09:43:50   1495s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)
[09/22 09:43:50   1495s] 
[09/22 09:43:50   1495s] *



[09/22 09:43:50   1495s] Total Power
[09/22 09:43:50   1495s] -----------------------------------------------------------------------------------------
[09/22 09:43:50   1495s] Total Internal Power:        2.22807573 	   45.8482%
[09/22 09:43:50   1495s] Total Switching Power:       2.63048599 	   54.1288%
[09/22 09:43:50   1495s] Total Leakage Power:         0.00112163 	    0.0231%
[09/22 09:43:50   1495s] Total Power:                 4.85968334
[09/22 09:43:50   1495s] -----------------------------------------------------------------------------------------
[09/22 09:43:51   1496s] Processing average sequential pin duty cycle 
[09/22 09:43:51   1496s] 
[09/22 09:43:51   1496s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[09/22 09:43:51   1496s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[09/22 09:43:51   1496s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.1
[09/22 09:43:51   1496s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.1
[09/22 09:43:51   1496s] Summary for sequential cells identification: 
[09/22 09:43:51   1496s]   Identified SBFF number: 104
[09/22 09:43:51   1496s]   Identified MBFF number: 0
[09/22 09:43:51   1496s]   Identified SB Latch number: 8
[09/22 09:43:51   1496s]   Identified MB Latch number: 0
[09/22 09:43:51   1496s]   Not identified SBFF number: 16
[09/22 09:43:51   1496s]   Not identified MBFF number: 0
[09/22 09:43:51   1496s]   Not identified SB Latch number: 8
[09/22 09:43:51   1496s]   Not identified MB Latch number: 0
[09/22 09:43:51   1496s]   Number of sequential cells which are not FFs: 16
[09/22 09:43:51   1496s]  Visiting view : worst_case
[09/22 09:43:51   1496s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[09/22 09:43:51   1496s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[09/22 09:43:51   1496s]  Visiting view : best_case
[09/22 09:43:51   1496s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[09/22 09:43:51   1496s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[09/22 09:43:51   1496s] TLC MultiMap info (StdDelay):
[09/22 09:43:51   1496s]   : min_delay_corner + min_timing_library + 1 + no RcCorner := 5.3ps
[09/22 09:43:51   1496s]   : min_delay_corner + min_timing_library + 1 + Default_rc_corner := 11.9ps
[09/22 09:43:51   1496s]   : max_delay_corner + max_timing_library + 1 + no RcCorner := 20.1ps
[09/22 09:43:51   1496s]   : max_delay_corner + max_timing_library + 1 + Default_rc_corner := 36.8ps
[09/22 09:43:51   1496s]  Setting StdDelay to: 36.8ps
[09/22 09:43:51   1496s] 
[09/22 09:43:51   1496s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/22 09:49:25   1501s] <CMD> zoomBox -6.20500 84.66800 155.03500 175.45400
[09/22 09:49:27   1501s] <CMD> zoomBox 41.30250 96.08400 68.28600 111.27700
[09/22 09:49:28   1501s] <CMD> zoomBox 48.97000 97.92600 54.28400 100.91800
[09/22 09:49:30   1501s] <CMD> zoomBox 41.29450 96.08050 68.29400 111.28250
[09/22 09:49:31   1502s] <CMD> zoomBox -42.12150 76.03200 220.60500 223.96000
[09/22 09:49:31   1502s] <CMD> zoomBox -58.52750 72.08900 250.56250 246.12200
[09/22 09:49:33   1502s] <CMD> fit
[09/22 09:49:44   1502s] <CMD> zoomBox 57.05450 139.93550 246.74800 246.74250
[09/22 09:49:46   1503s] <CMD> zoomBox 144.87450 208.59950 196.56450 237.70350
[09/22 09:49:48   1503s] <CMD> zoomBox 160.28750 220.51850 172.26050 227.26000
[09/22 09:49:50   1503s] <CMD> zoomBox 163.44400 222.95950 167.28300 225.12100
[09/22 09:49:52   1503s] <CMD> zoomBox 164.60750 223.85200 165.25150 224.21450
[09/22 09:49:55   1503s] <CMD> zoomBox 164.21850 223.55350 165.92800 224.51600
[09/22 09:49:55   1503s] <CMD> zoomBox 164.10800 223.46900 166.11950 224.60150
[09/22 09:49:56   1503s] <CMD> zoomBox 161.11200 221.17250 171.33700 226.92950
[09/22 09:49:59   1503s] <CMD> zoomBox -51.96050 57.79800 542.64050 392.58800
[09/22 09:49:59   1503s] <CMD> zoomBox -2317.01400 -1678.94550 4489.78100 2153.61950
[09/22 09:50:02   1503s] <CMD> fit
[09/22 09:50:04   1503s] <CMD> zoomBox 34.99500 168.84050 151.49200 234.43400
[09/22 09:50:06   1504s] <CMD> fit
[09/22 09:50:16   1504s] <CMD> zoomIn
[09/22 09:50:18   1504s] <CMD> zoomOut
[09/22 09:50:24   1504s] <CMD> zoomOut
[09/22 09:50:25   1505s] <CMD> zoomOut
[09/22 09:50:26   1505s] <CMD> zoomOut
[09/22 09:50:26   1505s] <CMD> zoomOut
[09/22 09:50:27   1505s] <CMD> zoomOut
[09/22 09:50:28   1505s] <CMD> zoomOut
[09/22 09:50:29   1505s] <CMD> zoomOut
[09/22 09:50:29   1505s] <CMD> zoomOut
[09/22 09:50:31   1505s] <CMD> zoomIn
[09/22 09:50:31   1505s] <CMD> zoomIn
[09/22 09:50:31   1505s] <CMD> zoomIn
[09/22 09:50:32   1505s] <CMD> zoomIn
[09/22 09:50:32   1505s] <CMD> zoomIn
[09/22 09:50:38   1505s] <CMD> zoomOut
[09/22 09:50:48   1505s] <CMD> zoomIn
[09/22 09:50:48   1505s] <CMD> zoomIn
[09/22 09:50:48   1505s] <CMD> zoomIn
[09/22 09:50:49   1506s] <CMD> zoomIn
[09/22 09:50:49   1506s] <CMD> zoomIn
[09/22 09:50:49   1506s] <CMD> zoomIn
[09/22 09:50:50   1506s] <CMD> zoomIn
[09/22 09:50:50   1506s] <CMD> zoomIn
[09/22 09:50:50   1506s] <CMD> zoomIn
[09/22 09:50:50   1506s] <CMD> zoomIn
[09/22 09:50:50   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:51   1506s] <CMD> zoomIn
[09/22 09:50:57   1506s] <CMD> zoomOut
[09/22 09:50:57   1506s] <CMD> zoomOut
[09/22 09:50:58   1506s] <CMD> zoomOut
[09/22 09:50:58   1506s] <CMD> zoomOut
[09/22 09:51:01   1506s] <CMD> zoomOut
[09/22 09:51:01   1506s] <CMD> zoomOut
[09/22 09:51:06   1506s] <CMD> zoomBox 129.24750 127.68650 130.34800 128.30600
[09/22 09:51:07   1506s] <CMD> zoomBox 129.70500 127.81700 129.92250 127.93950
[09/22 09:51:08   1506s] <CMD> zoomBox 129.80300 127.84500 129.83050 127.86050
[09/22 09:51:09   1506s] <CMD> zoomBox 129.76250 127.83300 129.86750 127.89200
[09/22 09:51:10   1506s] <CMD> zoomBox 129.53850 127.76800 130.07400 128.06950
[09/22 09:51:10   1506s] <CMD> zoomBox 129.48950 127.75400 130.11950 128.10850
[09/22 09:51:11   1506s] <CMD> zoomBox 128.15500 127.37050 131.35950 129.17500
[09/22 09:51:11   1507s] <CMD> zoomBox 119.88800 124.99850 139.04850 135.78700
[09/22 09:51:12   1507s] <CMD> zoomBox 107.44100 121.42900 150.62650 145.74450
[09/22 09:51:12   1507s] <CMD> zoomBox 103.49250 120.29650 154.29900 148.90300
[09/22 09:51:14   1507s] <CMD> zoomBox 70.49000 110.83100 184.99750 175.30450
[09/22 09:51:14   1507s] <CMD> zoomBox 60.02100 107.82850 194.73550 183.67950
[09/22 09:51:15   1507s] <CMD> zoomBox -287.25500 8.23200 517.76650 461.49900
[09/22 09:51:17   1507s] <CMD> fit
[09/22 09:51:28   1508s] <CMD> zoomBox 1.61850 -1.42700 138.67300 75.74150
[09/22 09:51:31   1508s] <CMD> zoomBox 18.45600 -0.42700 62.39400 24.31250
[09/22 09:51:33   1508s] <CMD> zoomBox 22.25300 -0.20150 45.19000 12.71300
[09/22 09:51:36   1508s] <CMD> zoomBox 32.32200 2.14300 39.67600 6.28350
[09/22 09:51:36   1508s] <CMD> zoomBox 33.03450 2.30900 39.28550 5.82850
[09/22 09:51:37   1508s] <CMD> zoomBox 34.59300 2.67200 38.43200 4.83350
[09/22 09:51:37   1508s] <CMD> zoomBox 34.96450 2.75850 38.22800 4.59600
[09/22 09:51:39   1508s] <CMD> zoomBox 35.54950 2.89450 37.90800 4.22250
[09/22 09:51:39   1508s] <CMD> zoomBox 35.77800 2.94750 37.78300 4.07650
[09/22 09:51:40   1508s] <CMD> zoomBox 33.03100 2.30700 39.28800 5.83000
[09/22 09:51:43   1508s] <CMD> zoomBox 35.86000 4.11950 37.09250 4.81350
[09/22 09:51:45   1508s] <CMD> zoomBox 32.40200 1.90500 39.77450 6.05600
[09/22 09:51:46   1508s] <CMD> zoomBox 7.36400 -14.13400 59.20400 15.05450
[09/22 09:51:50   1508s] <CMD> zoomBox -5.62750 -21.36200 78.78550 26.16650
[09/22 09:51:55   1509s] <CMD> zoomBox 10.47650 2.92050 30.02800 13.92900
[09/22 09:51:56   1509s] <CMD> zoomBox 13.77350 7.89300 20.04200 11.42250
[09/22 09:51:57   1509s] <CMD> zoomBox 11.82200 4.95050 25.95050 12.90550
[09/22 09:51:57   1509s] <CMD> zoomBox 11.20250 4.01700 27.82450 13.37600
[09/22 09:51:58   1509s] <CMD> zoomBox 4.38500 -6.26100 48.45950 18.55500
[09/22 09:52:01   1509s] <CMD> fit
[09/22 09:52:03   1509s] <CMD> zoomBox 133.35850 181.96300 204.90250 222.24600
[09/22 09:52:05   1509s] <CMD> zoomBox 173.39750 212.53900 177.23650 214.70050
[09/22 09:52:06   1509s] <CMD> zoomBox 174.65950 213.50300 176.36350 214.46250
[09/22 09:52:09   1509s] <CMD> fit
[09/22 09:59:03   1517s] <CMD> saveDesign mytop -tcon
[09/22 09:59:04   1517s] The in-memory database contained RC information but was not saved. To save 
[09/22 09:59:04   1517s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/22 09:59:04   1517s] so it should only be saved when it is really desired.
[09/22 09:59:04   1517s] #% Begin save design ... (date=09/22 09:59:04, mem=3420.5M)
[09/22 09:59:04   1517s] % Begin Save ccopt configuration ... (date=09/22 09:59:04, mem=3420.5M)
[09/22 09:59:04   1517s] % End Save ccopt configuration ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3420.5M, current mem=3420.5M)
[09/22 09:59:04   1517s] % Begin Save netlist data ... (date=09/22 09:59:04, mem=3420.5M)
[09/22 09:59:04   1517s] Writing Binary DB to mytop.dat/mytop.v.bin in single-threaded mode...
[09/22 09:59:04   1517s] % End Save netlist data ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3420.9M, current mem=3420.9M)
[09/22 09:59:04   1517s] Saving symbol-table file ...
[09/22 09:59:04   1517s] Saving congestion map file mytop.dat/mytop.route.congmap.gz ...
[09/22 09:59:04   1517s] % Begin Save AAE data ... (date=09/22 09:59:04, mem=3421.7M)
[09/22 09:59:04   1517s] Saving AAE Data ...
[09/22 09:59:04   1517s] % End Save AAE data ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3424.2M, current mem=3424.2M)
[09/22 09:59:04   1517s] Saving preference file mytop.dat/gui.pref.tcl ...
[09/22 09:59:04   1518s] Saving mode setting ...
[09/22 09:59:04   1518s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[09/22 09:59:04   1518s] Saving global file ...
[09/22 09:59:05   1518s] % Begin Save floorplan data ... (date=09/22 09:59:05, mem=3430.4M)
[09/22 09:59:05   1518s] Saving floorplan file ...
[09/22 09:59:05   1518s] % End Save floorplan data ... (date=09/22 09:59:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3430.4M, current mem=3430.4M)
[09/22 09:59:05   1518s] Saving PG file mytop.dat/mytop.pg.gz, version#2, (Created by Innovus v23.34-s088_1 on Mon Sep 22 09:59:05 2025)
[09/22 09:59:05   1518s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=6190.4M) ***
[09/22 09:59:05   1518s] *info - save blackBox cells to lef file mytop.dat/mytop.bbox.lef
[09/22 09:59:05   1518s] Saving Drc markers ...
[09/22 09:59:05   1518s] ... No Drc file written since there is no markers found.
[09/22 09:59:05   1518s] % Begin Save placement data ... (date=09/22 09:59:05, mem=3431.9M)
[09/22 09:59:05   1518s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/22 09:59:05   1518s] Save Adaptive View Pruning View Names to Binary file
[09/22 09:59:05   1518s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=6190.4M) ***
[09/22 09:59:05   1518s] % End Save placement data ... (date=09/22 09:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
[09/22 09:59:05   1518s] % Begin Save routing data ... (date=09/22 09:59:05, mem=3431.9M)
[09/22 09:59:05   1518s] Saving route file ...
[09/22 09:59:05   1518s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=6190.4M) ***
[09/22 09:59:05   1518s] % End Save routing data ... (date=09/22 09:59:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
[09/22 09:59:05   1518s] # Saving DCLS sp-data for 0 Insts.
[09/22 09:59:05   1518s] Saving property file mytop.dat/mytop.prop
[09/22 09:59:05   1518s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=6190.4M) ***
[09/22 09:59:05   1518s] #Saving pin access data to file mytop.dat/mytop.apa ...
[09/22 09:59:05   1518s] #
[09/22 09:59:05   1518s] % Begin Save power constraints data ... (date=09/22 09:59:05, mem=3431.9M)
[09/22 09:59:05   1518s] % End Save power constraints data ... (date=09/22 09:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
[09/22 09:59:06   1519s] Generated self-contained design mytop.dat
[09/22 09:59:06   1519s] #% End save design ... (date=09/22 09:59:06, total cpu=0:00:01.8, real=0:00:02.0, peak res=3450.9M, current mem=3450.9M)
[09/22 09:59:06   1519s] 
[09/22 09:59:06   1519s] *** Summary of all messages that are not suppressed in this session:
[09/22 09:59:06   1519s] Severity  ID               Count  Summary                                  
[09/22 09:59:06   1519s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[09/22 09:59:06   1519s] *** Message Summary: 1 warning(s), 0 error(s)
[09/22 09:59:06   1519s] 
[09/22 09:59:06   1519s] <CMD> selectWire 49.2600 143.8850 49.3400 144.9150 4 FE_OFN2227_instanceL2_prod_terms_2__3__5
[09/22 09:59:08   1519s] <CMD> deselectAll
[09/22 10:01:59   1522s] <CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
[09/22 10:01:59   1522s] Creating directory checkDesign.
[09/22 10:01:59   1522s] **WARN: (IMPREPO-205):	There are 2 Cells with missing PG PIN.
[09/22 10:01:59   1522s] **WARN: (IMPREPO-207):	There are 1 Cells dimensions not multiple integer of site.
[09/22 10:01:59   1522s] OPERPROF: Starting checkPlace at level 1, MEM:6190.4M, EPOCH TIME: 1758549719.653256
[09/22 10:01:59   1522s] Processing tracks to init pin-track alignment.
[09/22 10:01:59   1522s] z: 2, totalTracks: 1
[09/22 10:01:59   1522s] z: 4, totalTracks: 1
[09/22 10:01:59   1522s] z: 6, totalTracks: 1
[09/22 10:01:59   1522s] z: 8, totalTracks: 1
[09/22 10:01:59   1522s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/22 10:01:59   1522s] Cell mytop LLGs are deleted
[09/22 10:01:59   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] # Building mytop llgBox search-tree.
[09/22 10:01:59   1522s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6190.4M, EPOCH TIME: 1758549719.660592
[09/22 10:01:59   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6190.4M, EPOCH TIME: 1758549719.661624
[09/22 10:01:59   1522s] Max number of tech site patterns supported in site array is 256.
[09/22 10:01:59   1522s] Core basic site is CoreSite
[09/22 10:01:59   1522s] After signature check, allow fast init is false, keep pre-filter is true.
[09/22 10:01:59   1522s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/22 10:01:59   1522s] SiteArray: non-trimmed site array dimensions = 147 x 1267
[09/22 10:01:59   1522s] SiteArray: use 942,080 bytes
[09/22 10:01:59   1522s] SiteArray: current memory after site array memory allocation 6190.4M
[09/22 10:01:59   1522s] SiteArray: FP blocked sites are writable
[09/22 10:01:59   1522s] Keep-away cache is enable on metals: 1-11
[09/22 10:01:59   1522s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/22 10:01:59   1522s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6190.4M, EPOCH TIME: 1758549719.678110
[09/22 10:01:59   1522s] Process 546 (called=444 computed=3) wires and vias for routing blockage analysis
[09/22 10:01:59   1522s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:6190.4M, EPOCH TIME: 1758549719.678303
[09/22 10:01:59   1522s] SiteArray: number of non floorplan blocked sites for llg default is 186249
[09/22 10:01:59   1522s] Atter site array init, number of instance map data is 0.
[09/22 10:01:59   1522s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.017, REAL:0.017, MEM:6190.4M, EPOCH TIME: 1758549719.678752
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[09/22 10:01:59   1522s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[09/22 10:01:59   1522s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:6190.4M, EPOCH TIME: 1758549719.679478
[09/22 10:01:59   1522s] Begin checking placement ... (start mem=6190.4M, init mem=6190.4M)
[09/22 10:01:59   1522s] Begin checking exclusive groups violation ...
[09/22 10:01:59   1522s] There are 0 groups to check, max #box is 0, total #box is 0
[09/22 10:01:59   1522s] Finished checking exclusive groups violations. Found 0 Vio.
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Running CheckPlace using 1 thread in normal mode...
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] ...checkPlace normal is done!
[09/22 10:01:59   1522s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6190.4M, EPOCH TIME: 1758549719.801220
[09/22 10:01:59   1522s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:6190.4M, EPOCH TIME: 1758549719.804370
[09/22 10:01:59   1522s] *info: Recommended don't use cell = 0           
[09/22 10:01:59   1522s] *info: Placed = 14592         
[09/22 10:01:59   1522s] *info: Unplaced = 0           
[09/22 10:01:59   1522s] Placement Density:77.92%(49634/63697)
[09/22 10:01:59   1522s] Placement Density (including fixed std cells):77.92%(49634/63697)
[09/22 10:01:59   1522s] Cell mytop LLGs are deleted
[09/22 10:01:59   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14592).
[09/22 10:01:59   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] # Resetting pin-track-align track data.
[09/22 10:01:59   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/22 10:01:59   1522s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=6190.4M)
[09/22 10:01:59   1522s] OPERPROF: Finished checkPlace at level 1, CPU:0.155, REAL:0.155, MEM:6190.4M, EPOCH TIME: 1758549719.808735
[09/22 10:01:59   1522s] ############################################################################
[09/22 10:01:59   1522s] # Innovus Netlist Design Rule Check
[09/22 10:01:59   1522s] # Mon Sep 22 10:01:59 2025
############################################################################
[09/22 10:01:59   1522s] Design: mytop
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] ------ Design Summary:
[09/22 10:01:59   1522s] Total Standard Cell Number   (cells) : 14592
[09/22 10:01:59   1522s] Total Block Cell Number      (cells) : 0
[09/22 10:01:59   1522s] Total I/O Pad Cell Number    (cells) : 0
[09/22 10:01:59   1522s] Total Standard Cell Area     ( um^2) : 49634.12
[09/22 10:01:59   1522s] Total Block Cell Area        ( um^2) : 0.00
[09/22 10:01:59   1522s] Total I/O Pad Cell Area      ( um^2) : 0.00
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] ------ Design Statistics:
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Number of Instances            : 14592
[09/22 10:01:59   1522s] Number of Non-uniquified Insts : 14576
[09/22 10:01:59   1522s] Number of Nets                 : 22506
[09/22 10:01:59   1522s] Average number of Pins per Net : 2.51
[09/22 10:01:59   1522s] Maximum number of Pins in Net  : 582
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] ------ I/O Port summary
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Number of Primary I/O Ports    : 142
[09/22 10:01:59   1522s] Number of Input Ports          : 131
[09/22 10:01:59   1522s] Number of Output Ports         : 11
[09/22 10:01:59   1522s] Number of Bidirectional Ports  : 0
[09/22 10:01:59   1522s] Number of Power/Ground Ports   : 0
[09/22 10:01:59   1522s] Number of Floating Ports                     *: 0
[09/22 10:01:59   1522s] Number of Ports Connected to Multiple Pads   *: 0
[09/22 10:01:59   1522s] Number of Ports Connected to Core Instances   : 142
[09/22 10:01:59   1522s] **WARN: (IMPREPO-202):	There are 142 Ports connected to core instances.
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] ------ Design Rule Checking:
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Number of Output Pins connect to Power/Ground *: 0
[09/22 10:01:59   1522s] Number of Insts with Input Pins tied together ?: 1
[09/22 10:01:59   1522s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[09/22 10:01:59   1522s] Number of Input/InOut Floating Pins            : 0
[09/22 10:01:59   1522s] Number of Output Floating Pins                 : 0
[09/22 10:01:59   1522s] Number of Output Term Marked TieHi/Lo         *: 0
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] **WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
[09/22 10:01:59   1522s] Number of nets with tri-state drivers          : 0
[09/22 10:01:59   1522s] Number of nets with parallel drivers           : 0
[09/22 10:01:59   1522s] Number of nets with multiple drivers           : 0
[09/22 10:01:59   1522s] Number of nets with no driver (No FanIn)       : 0
[09/22 10:01:59   1522s] Number of Output Floating nets (No FanOut)     : 965
[09/22 10:01:59   1522s] Number of High Fanout nets (>50)               : 5
[09/22 10:01:59   1522s] **WARN: (IMPREPO-227):	There are 5 High Fanout nets (>50).
[09/22 10:01:59   1522s] **WARN: (IMPREPO-213):	There are 142 I/O Pins connected to Non-IO Insts.
[09/22 10:01:59   1522s] Checking routing tracks.....
[09/22 10:01:59   1522s] Checking other grids.....
[09/22 10:01:59   1522s] Checking FINFET Grid is on Manufacture Grid.....

[09/22 10:01:59   1522s] Checking core/die box is on Grid.....

[09/22 10:01:59   1522s] Checking snap rule ......

[09/22 10:01:59   1522s] Checking Row is on grid......

[09/22 10:01:59   1522s] INFO (IMPFP-7241): Tech site CoreSiteDouble has no symmetry Y. 	Current symmetry setting : isSymmetryR90 false; isSymmetryX : false; isSymmetryY : false;
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] INFO (IMPFP-7241): Tech site CoreSite has no symmetry Y. 	Current symmetry setting : isSymmetryR90 false; isSymmetryX : false; isSymmetryY : false;
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Checking AreaIO row.....
[09/22 10:01:59   1522s] Checking routing blockage.....
[09/22 10:01:59   1522s] Checking components.....
[09/22 10:01:59   1522s] Checking constraints (guide/region/fence).....
[09/22 10:01:59   1522s] Checking groups.....
[09/22 10:01:59   1522s] Checking Ptn Core Box.....
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] Checking Preroutes.....
[09/22 10:01:59   1522s] No. of regular pre-routes not on tracks : 0 
[09/22 10:01:59   1522s]  Design check done.
[09/22 10:01:59   1522s] Report saved in file checkDesign/mytop.main.htm.ascii
[09/22 10:01:59   1522s] 
[09/22 10:01:59   1522s] *** Summary of all messages that are not suppressed in this session:
[09/22 10:01:59   1522s] Severity  ID               Count  Summary                                  
[09/22 10:01:59   1522s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[09/22 10:01:59   1522s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[09/22 10:01:59   1522s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[09/22 10:01:59   1522s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[09/22 10:01:59   1522s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[09/22 10:01:59   1522s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[09/22 10:01:59   1522s] *** Message Summary: 6 warning(s), 0 error(s)
[09/22 10:01:59   1522s] 
[09/22 10:03:19   1523s] <CMD> reportGateCount -level 5 -limit 100 -outfile mytop.gateCount
[09/22 10:03:19   1523s] Gate area 1.0260 um^2
[09/22 10:03:19   1523s] [0] mytop Gates=48376 Cells=14592 Area=49634.1 um^2
[09/22 10:03:19   1523s] [1] instanceL1 Gates=30134 Cells=8413 Area=30917.5 um^2
[09/22 10:03:25   1524s] <CMD> reportNetStat
[09/22 10:03:25   1524s] *** Statistics for net list mytop ***
[09/22 10:03:25   1524s] Number of cells      = 14592
[09/22 10:03:25   1524s] Number of nets       = 21541
[09/22 10:03:25   1524s] Number of tri-nets   = 0
[09/22 10:03:25   1524s] Number of degen nets = 2
[09/22 10:03:25   1524s] Number of pins       = 56442
[09/22 10:03:25   1524s] Number of i/os       = 142
[09/22 10:03:25   1524s] 
[09/22 10:03:25   1524s] Number of nets with    1 terms = 2 (0.0%)
[09/22 10:03:25   1524s] Number of nets with    2 terms = 17443 (81.0%)
[09/22 10:03:25   1524s] Number of nets with    3 terms = 2180 (10.1%)
[09/22 10:03:25   1524s] Number of nets with    4 terms = 840 (3.9%)
[09/22 10:03:25   1524s] Number of nets with    5 terms = 243 (1.1%)
[09/22 10:03:25   1524s] Number of nets with    6 terms = 139 (0.6%)
[09/22 10:03:25   1524s] Number of nets with    7 terms = 85 (0.4%)
[09/22 10:03:25   1524s] Number of nets with    8 terms = 73 (0.3%)
[09/22 10:03:25   1524s] Number of nets with    9 terms = 68 (0.3%)
[09/22 10:03:25   1524s] Number of nets with >=10 terms = 468 (2.2%)
[09/22 10:03:25   1524s] 
[09/22 10:03:25   1524s] *** 118 Primitives used:
[09/22 10:03:25   1524s] Primitive XOR2XL (83 insts)
[09/22 10:03:25   1524s] Primitive XOR2X4 (5 insts)
[09/22 10:03:25   1524s] Primitive XNOR2X4 (8 insts)
[09/22 10:03:25   1524s] Primitive XNOR2X2 (28 insts)
[09/22 10:03:25   1524s] Primitive XNOR2X1 (367 insts)
[09/22 10:03:25   1524s] Primitive SDFFRHQX1 (19 insts)
[09/22 10:03:25   1524s] Primitive OR4X1 (2 insts)
[09/22 10:03:25   1524s] Primitive OR3XL (1 insts)
[09/22 10:03:25   1524s] Primitive OR3X1 (1 insts)
[09/22 10:03:25   1524s] Primitive OR2XL (28 insts)
[09/22 10:03:25   1524s] Primitive OR2X6 (6 insts)
[09/22 10:03:25   1524s] Primitive OR2X4 (16 insts)
[09/22 10:03:25   1524s] Primitive OR2X2 (12 insts)
[09/22 10:03:25   1524s] Primitive OR2X1 (106 insts)
[09/22 10:03:25   1524s] Primitive OAI33X1 (1 insts)
[09/22 10:03:25   1524s] Primitive OAI32X1 (5 insts)
[09/22 10:03:25   1524s] Primitive OAI31X1 (6 insts)
[09/22 10:03:25   1524s] Primitive OAI2BB1X2 (8 insts)
[09/22 10:03:25   1524s] Primitive OAI2BB1X1 (180 insts)
[09/22 10:03:25   1524s] Primitive OAI22XL (5 insts)
[09/22 10:03:25   1524s] Primitive OAI22X2 (17 insts)
[09/22 10:03:25   1524s] Primitive OAI22X1 (75 insts)
[09/22 10:03:25   1524s] Primitive OAI222X4 (1 insts)
[09/22 10:03:25   1524s] Primitive OAI222X1 (8 insts)
[09/22 10:03:25   1524s] Primitive OAI221X2 (1 insts)
[09/22 10:03:25   1524s] Primitive OAI221X1 (15 insts)
[09/22 10:03:25   1524s] Primitive OAI21XL (11 insts)
[09/22 10:03:25   1524s] Primitive OAI21X2 (8 insts)
[09/22 10:03:25   1524s] Primitive OAI21X1 (181 insts)
[09/22 10:03:25   1524s] Primitive OAI211X1 (66 insts)
[09/22 10:03:25   1524s] Primitive OA22X1 (4 insts)
[09/22 10:03:25   1524s] Primitive OA21X4 (6 insts)
[09/22 10:03:25   1524s] Primitive OA21X2 (19 insts)
[09/22 10:03:25   1524s] Primitive OA21X1 (64 insts)
[09/22 10:03:25   1524s] Primitive NOR4X1 (4 insts)
[09/22 10:03:25   1524s] Primitive NOR4BX1 (1 insts)
[09/22 10:03:25   1524s] Primitive NOR3X1 (1 insts)
[09/22 10:03:25   1524s] Primitive NOR3BX2 (2 insts)
[09/22 10:03:25   1524s] Primitive NOR3BX1 (12 insts)
[09/22 10:03:25   1524s] Primitive NOR2XL (84 insts)
[09/22 10:03:25   1524s] Primitive NOR2X2 (82 insts)
[09/22 10:03:25   1524s] Primitive NOR2X1 (430 insts)
[09/22 10:03:25   1524s] Primitive NOR2BX2 (41 insts)
[09/22 10:03:25   1524s] Primitive NOR2BX1 (353 insts)
[09/22 10:03:25   1524s] Primitive NAND4XL (1 insts)
[09/22 10:03:25   1524s] Primitive NAND4X1 (1 insts)
[09/22 10:03:25   1524s] Primitive NAND3X2 (1 insts)
[09/22 10:03:25   1524s] Primitive NAND3X1 (3 insts)
[09/22 10:03:25   1524s] Primitive NAND3BXL (17 insts)
[09/22 10:03:25   1524s] Primitive NAND3BX2 (3 insts)
[09/22 10:03:25   1524s] Primitive NAND3BX1 (9 insts)
[09/22 10:03:25   1524s] Primitive NAND2XL (87 insts)
[09/22 10:03:25   1524s] Primitive NAND2X2 (78 insts)
[09/22 10:03:25   1524s] Primitive NAND2X1 (409 insts)
[09/22 10:03:25   1524s] Primitive NAND2BXL (33 insts)
[09/22 10:03:25   1524s] Primitive NAND2BX2 (13 insts)
[09/22 10:03:25   1524s] Primitive NAND2BX1 (138 insts)
[09/22 10:03:25   1524s] Primitive MXI2XL (42 insts)
[09/22 10:03:25   1524s] Primitive MXI2X1 (14 insts)
[09/22 10:03:25   1524s] Primitive MX2XL (263 insts)
[09/22 10:03:25   1524s] Primitive MX2X1 (11 insts)
[09/22 10:03:25   1524s] Primitive INVXL (191 insts)
[09/22 10:03:25   1524s] Primitive INVX4 (7 insts)
[09/22 10:03:25   1524s] Primitive INVX3 (172 insts)
[09/22 10:03:25   1524s] Primitive INVX2 (302 insts)
[09/22 10:03:25   1524s] Primitive INVX1 (1082 insts)
[09/22 10:03:25   1524s] Primitive DLY4X1 (14 insts)
[09/22 10:03:25   1524s] Primitive DLY3X1 (15 insts)
[09/22 10:03:25   1524s] Primitive DLY2X1 (6 insts)
[09/22 10:03:25   1524s] Primitive DLY1X4 (12 insts)
[09/22 10:03:25   1524s] Primitive DLY1X1 (63 insts)
[09/22 10:03:25   1524s] Primitive DFFRX2 (9 insts)
[09/22 10:03:25   1524s] Primitive DFFRX1 (309 insts)
[09/22 10:03:25   1524s] Primitive DFFRHQX1 (244 insts)
[09/22 10:03:25   1524s] Primitive CLKXOR2X2 (6 insts)
[09/22 10:03:25   1524s] Primitive CLKXOR2X1 (36 insts)
[09/22 10:03:25   1524s] Primitive CLKMX2X6 (1 insts)
[09/22 10:03:25   1524s] Primitive CLKMX2X2 (5 insts)
[09/22 10:03:25   1524s] Primitive CLKINVX8 (13 insts)
[09/22 10:03:25   1524s] Primitive CLKINVX6 (37 insts)
[09/22 10:03:25   1524s] Primitive CLKINVX4 (63 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX8 (47 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX6 (230 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX4 (8 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX3 (16 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX2 (192 insts)
[09/22 10:03:25   1524s] Primitive CLKBUFX12 (1 insts)
[09/22 10:03:25   1524s] Primitive BUFX4 (71 insts)
[09/22 10:03:25   1524s] Primitive BUFX3 (219 insts)
[09/22 10:03:25   1524s] Primitive BUFX2 (552 insts)
[09/22 10:03:25   1524s] Primitive BUFX12 (37 insts)
[09/22 10:03:25   1524s] Primitive AOI32X1 (16 insts)
[09/22 10:03:25   1524s] Primitive AOI31X1 (9 insts)
[09/22 10:03:25   1524s] Primitive AOI2BB1XL (4 insts)
[09/22 10:03:25   1524s] Primitive AOI2BB1X2 (9 insts)
[09/22 10:03:25   1524s] Primitive AOI2BB1X1 (38 insts)
[09/22 10:03:25   1524s] Primitive AOI22XL (15 insts)
[09/22 10:03:25   1524s] Primitive AOI22X1 (90 insts)
[09/22 10:03:25   1524s] Primitive AOI222X1 (2 insts)
[09/22 10:03:25   1524s] Primitive AOI221X1 (8 insts)
[09/22 10:03:25   1524s] Primitive AOI21XL (10 insts)
[09/22 10:03:25   1524s] Primitive AOI21X2 (27 insts)
[09/22 10:03:25   1524s] Primitive AOI21X1 (219 insts)
[09/22 10:03:25   1524s] Primitive AOI211XL (1 insts)
[09/22 10:03:25   1524s] Primitive AOI211X1 (1 insts)
[09/22 10:03:25   1524s] Primitive AO22XL (2 insts)
[09/22 10:03:25   1524s] Primitive AO21XL (24 insts)
[09/22 10:03:25   1524s] Primitive AO21X2 (3 insts)
[09/22 10:03:25   1524s] Primitive AO21X1 (18 insts)
[09/22 10:03:25   1524s] Primitive AND4X1 (1 insts)
[09/22 10:03:25   1524s] Primitive AND3X6 (1 insts)
[09/22 10:03:25   1524s] Primitive AND2XL (76 insts)
[09/22 10:03:25   1524s] Primitive AND2X8 (10 insts)
[09/22 10:03:25   1524s] Primitive AND2X4 (5 insts)
[09/22 10:03:25   1524s] Primitive AND2X2 (17 insts)
[09/22 10:03:25   1524s] Primitive AND2X1 (30 insts)
[09/22 10:03:25   1524s] Primitive ADDHX1 (62 insts)
[09/22 10:03:25   1524s] Primitive ADDFX1 (6438 insts)
[09/22 10:03:25   1524s] ************
[09/22 10:04:38   1525s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
[09/22 10:04:38   1525s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
[09/22 10:04:40   1525s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
[09/22 10:04:40   1525s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
[09/22 10:05:12   1525s] <CMD> zoomBox 50.62300 68.89050 240.31700 175.69750
[09/22 10:05:15   1526s] <CMD> zoomBox 65.39100 98.06600 202.44500 175.23400
[09/22 10:05:15   1526s] <CMD> zoomBox 89.33750 145.37850 141.02900 174.48350
[09/22 10:05:16   1526s] <CMD> zoomBox 98.36900 163.22250 117.86550 174.20000
[09/22 10:05:18   1526s] <CMD> zoomBox 103.78600 173.93150 103.96200 174.03050
[09/22 10:05:19   1526s] <CMD> zoomBox 103.68200 173.72450 104.23150 174.03400
[09/22 10:05:20   1526s] <CMD> zoomBox 103.16900 172.71300 105.54350 174.05000
[09/22 10:05:21   1526s] <CMD> zoomBox 102.55700 171.50600 107.10900 174.06900
[09/22 10:05:21   1526s] <CMD> zoomBox 102.33150 171.06050 107.68700 174.07600
[09/22 10:05:21   1526s] <CMD> zoomBox 97.34450 161.20950 120.47400 174.23250
[09/22 10:05:21   1526s] <CMD> zoomBox 96.19900 158.94700 123.41050 174.26850
[09/22 10:05:22   1526s] <CMD> zoomBox 29.54250 27.26400 294.34150 176.35900
[09/22 10:05:23   1527s] <CMD> fit
[09/22 10:09:15   1532s] <CMD> streamOut final_nn.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[09/22 10:09:15   1532s] Parse flat map file 'streamOut.map'
[09/22 10:09:15   1532s] Writing GDSII file ...
[09/22 10:09:15   1532s] 	****** db unit per micron = 2000 ******
[09/22 10:09:15   1532s] 	****** output gds2 file unit per micron = 2000 ******
[09/22 10:09:15   1532s] 	****** unit scaling factor = 1 ******
[09/22 10:09:15   1532s] Output for instance
[09/22 10:09:15   1532s] Output for bump
[09/22 10:09:15   1532s] Output for physical terminals
[09/22 10:09:15   1532s] Output for logical terminals
[09/22 10:09:15   1532s] Output for regular nets
[09/22 10:09:15   1532s] Output for special nets and metal fills
[09/22 10:09:15   1532s] Convert 0 swires and 0 svias from compressed groups
[09/22 10:09:15   1532s] Output for via structure generation total number 38
[09/22 10:09:15   1532s] Statistics for GDS generated (version 3)
[09/22 10:09:15   1532s] ----------------------------------------
[09/22 10:09:15   1532s] Stream Out Layer Mapping Information:
[09/22 10:09:15   1532s] GDS Layer Number          GDS Layer Name
[09/22 10:09:15   1532s] ----------------------------------------
[09/22 10:09:15   1532s]     233                             COMP
[09/22 10:09:15   1532s]     234                          DIEAREA
[09/22 10:09:15   1532s]     227                          Metal11
[09/22 10:09:15   1532s]     217                            Via10
[09/22 10:09:15   1532s]     226                          Metal11
[09/22 10:09:15   1532s]     206                          Metal10
[09/22 10:09:15   1532s]     216                            Via10
[09/22 10:09:15   1532s]     196                             Via9
[09/22 10:09:15   1532s]     225                          Metal11
[09/22 10:09:15   1532s]     205                          Metal10
[09/22 10:09:15   1532s]     185                           Metal9
[09/22 10:09:15   1532s]     214                            Via10
[09/22 10:09:15   1532s]     195                             Via9
[09/22 10:09:15   1532s]     175                             Via8
[09/22 10:09:15   1532s]     223                          Metal11
[09/22 10:09:15   1532s]     204                          Metal10
[09/22 10:09:15   1532s]     184                           Metal9
[09/22 10:09:15   1532s]     164                           Metal8
[09/22 10:09:15   1532s]     8                             Metal1
[09/22 10:09:15   1532s]     22                              Via1
[09/22 10:09:15   1532s]     2                               Cont
[09/22 10:09:15   1532s]     64                              Via3
[09/22 10:09:15   1532s]     44                              Via2
[09/22 10:09:15   1532s]     5                               Cont
[09/22 10:09:15   1532s]     43                              Via2
[09/22 10:09:15   1532s]     23                              Via1
[09/22 10:09:15   1532s]     1                               Cont
[09/22 10:09:15   1532s]     9                             Metal1
[09/22 10:09:15   1532s]     29                            Metal2
[09/22 10:09:15   1532s]     50                            Metal3
[09/22 10:09:15   1532s]     10                            Metal1
[09/22 10:09:15   1532s]     30                            Metal2
[09/22 10:09:15   1532s]     71                            Metal4
[09/22 10:09:15   1532s]     11                            Metal1
[09/22 10:09:15   1532s]     51                            Metal3
[09/22 10:09:15   1532s]     31                            Metal2
[09/22 10:09:15   1532s]     65                              Via3
[09/22 10:09:15   1532s]     26                              Via1
[09/22 10:09:15   1532s]     85                              Via4
[09/22 10:09:15   1532s]     52                            Metal3
[09/22 10:09:15   1532s]     32                            Metal2
[09/22 10:09:15   1532s]     72                            Metal4
[09/22 10:09:15   1532s]     92                            Metal5
[09/22 10:09:15   1532s]     47                              Via2
[09/22 10:09:15   1532s]     3                               Cont
[09/22 10:09:15   1532s]     86                              Via4
[09/22 10:09:15   1532s]     106                             Via5
[09/22 10:09:15   1532s]     220                          Metal11
[09/22 10:09:15   1532s]     200                          Metal10
[09/22 10:09:15   1532s]     161                           Metal8
[09/22 10:09:15   1532s]     78                            Metal4
[09/22 10:09:15   1532s]     38                            Metal2
[09/22 10:09:15   1532s]     58                            Metal3
[09/22 10:09:15   1532s]     97                            Metal5
[09/22 10:09:15   1532s]     117                           Metal6
[09/22 10:09:15   1532s]     53                            Metal3
[09/22 10:09:15   1532s]     14                            Metal1
[09/22 10:09:15   1532s]     73                            Metal4
[09/22 10:09:15   1532s]     93                            Metal5
[09/22 10:09:15   1532s]     113                           Metal6
[09/22 10:09:15   1532s]     218                          Metal11
[09/22 10:09:15   1532s]     198                          Metal10
[09/22 10:09:15   1532s]     178                           Metal9
[09/22 10:09:15   1532s]     158                           Metal8
[09/22 10:09:15   1532s]     75                            Metal4
[09/22 10:09:15   1532s]     36                            Metal2
[09/22 10:09:15   1532s]     16                            Metal1
[09/22 10:09:15   1532s]     55                            Metal3
[09/22 10:09:15   1532s]     119                           Metal6
[09/22 10:09:15   1532s]     68                              Via3
[09/22 10:09:15   1532s]     24                              Via1
[09/22 10:09:15   1532s]     4                               Cont
[09/22 10:09:15   1532s]     107                             Via5
[09/22 10:09:15   1532s]     127                             Via6
[09/22 10:09:15   1532s]     221                          Metal11
[09/22 10:09:15   1532s]     182                           Metal9
[09/22 10:09:15   1532s]     59                            Metal3
[09/22 10:09:15   1532s]     79                            Metal4
[09/22 10:09:15   1532s]     99                            Metal5
[09/22 10:09:15   1532s]     118                           Metal6
[09/22 10:09:15   1532s]     138                           Metal7
[09/22 10:09:15   1532s]     212                            Via10
[09/22 10:09:15   1532s]     173                             Via8
[09/22 10:09:15   1532s]     70                              Via3
[09/22 10:09:15   1532s]     90                              Via4
[09/22 10:09:15   1532s]     109                             Via5
[09/22 10:09:15   1532s]     129                             Via6
[09/22 10:09:15   1532s]     222                          Metal11
[09/22 10:09:15   1532s]     202                          Metal10
[09/22 10:09:15   1532s]     183                           Metal9
[09/22 10:09:15   1532s]     163                           Metal8
[09/22 10:09:15   1532s]     143                           Metal7
[09/22 10:09:15   1532s]     190                             Via9
[09/22 10:09:15   1532s]     170                             Via8
[09/22 10:09:15   1532s]     67                              Via3
[09/22 10:09:15   1532s]     48                              Via2
[09/22 10:09:15   1532s]     28                              Via1
[09/22 10:09:15   1532s]     87                              Via4
[09/22 10:09:15   1532s]     131                             Via6
[09/22 10:09:15   1532s]     224                          Metal11
[09/22 10:09:15   1532s]     180                           Metal9
[09/22 10:09:15   1532s]     160                           Metal8
[09/22 10:09:15   1532s]     101                           Metal5
[09/22 10:09:15   1532s]     121                           Metal6
[09/22 10:09:15   1532s]     141                           Metal7
[09/22 10:09:15   1532s]     35                            Metal2
[09/22 10:09:15   1532s]     74                            Metal4
[09/22 10:09:15   1532s]     94                            Metal5
[09/22 10:09:15   1532s]     114                           Metal6
[09/22 10:09:15   1532s]     134                           Metal7
[09/22 10:09:15   1532s]     176                           Metal9
[09/22 10:09:15   1532s]     156                           Metal8
[09/22 10:09:15   1532s]     13                            Metal1
[09/22 10:09:15   1532s]     33                            Metal2
[09/22 10:09:15   1532s]     77                            Metal4
[09/22 10:09:15   1532s]     116                           Metal6
[09/22 10:09:15   1532s]     136                           Metal7
[09/22 10:09:15   1532s]     197                          Metal10
[09/22 10:09:15   1532s]     177                           Metal9
[09/22 10:09:15   1532s]     157                           Metal8
[09/22 10:09:15   1532s]     54                            Metal3
[09/22 10:09:15   1532s]     34                            Metal2
[09/22 10:09:15   1532s]     15                            Metal1
[09/22 10:09:15   1532s]     98                            Metal5
[09/22 10:09:15   1532s]     137                           Metal7
[09/22 10:09:15   1532s]     203                          Metal10
[09/22 10:09:15   1532s]     159                           Metal8
[09/22 10:09:15   1532s]     80                            Metal4
[09/22 10:09:15   1532s]     100                           Metal5
[09/22 10:09:15   1532s]     120                           Metal6
[09/22 10:09:15   1532s]     139                           Metal7
[09/22 10:09:15   1532s]     219                          Metal11
[09/22 10:09:15   1532s]     199                          Metal10
[09/22 10:09:15   1532s]     179                           Metal9
[09/22 10:09:15   1532s]     57                            Metal3
[09/22 10:09:15   1532s]     37                            Metal2
[09/22 10:09:15   1532s]     17                            Metal1
[09/22 10:09:15   1532s]     76                            Metal4
[09/22 10:09:15   1532s]     96                            Metal5
[09/22 10:09:15   1532s]     140                           Metal7
[09/22 10:09:15   1532s]     201                          Metal10
[09/22 10:09:15   1532s]     181                           Metal9
[09/22 10:09:15   1532s]     162                           Metal8
[09/22 10:09:15   1532s]     122                           Metal6
[09/22 10:09:15   1532s]     142                           Metal7
[09/22 10:09:15   1532s]     45                              Via2
[09/22 10:09:15   1532s]     6                               Cont
[09/22 10:09:15   1532s]     25                              Via1
[09/22 10:09:15   1532s]     89                              Via4
[09/22 10:09:15   1532s]     128                             Via6
[09/22 10:09:15   1532s]     148                             Via7
[09/22 10:09:15   1532s]     169                             Via8
[09/22 10:09:15   1532s]     66                              Via3
[09/22 10:09:15   1532s]     46                              Via2
[09/22 10:09:15   1532s]     7                               Cont
[09/22 10:09:15   1532s]     27                              Via1
[09/22 10:09:15   1532s]     110                             Via5
[09/22 10:09:15   1532s]     149                             Via7
[09/22 10:09:15   1532s]     194                             Via9
[09/22 10:09:15   1532s]     91                              Via4
[09/22 10:09:15   1532s]     111                             Via5
[09/22 10:09:15   1532s]     130                             Via6
[09/22 10:09:15   1532s]     150                             Via7
[09/22 10:09:15   1532s]     215                            Via10
[09/22 10:09:15   1532s]     171                             Via8
[09/22 10:09:15   1532s]     112                             Via5
[09/22 10:09:15   1532s]     132                             Via6
[09/22 10:09:15   1532s]     151                             Via7
[09/22 10:09:15   1532s]     211                            Via10
[09/22 10:09:15   1532s]     191                             Via9
[09/22 10:09:15   1532s]     69                              Via3
[09/22 10:09:15   1532s]     49                              Via2
[09/22 10:09:15   1532s]     88                              Via4
[09/22 10:09:15   1532s]     108                             Via5
[09/22 10:09:15   1532s]     152                             Via7
[09/22 10:09:15   1532s]     192                             Via9
[09/22 10:09:15   1532s]     172                             Via8
[09/22 10:09:15   1532s]     133                             Via6
[09/22 10:09:15   1532s]     153                             Via7
[09/22 10:09:15   1532s]     213                            Via10
[09/22 10:09:15   1532s]     193                             Via9
[09/22 10:09:15   1532s]     174                             Via8
[09/22 10:09:15   1532s]     154                             Via7
[09/22 10:09:15   1532s]     56                            Metal3
[09/22 10:09:15   1532s]     12                            Metal1
[09/22 10:09:15   1532s]     95                            Metal5
[09/22 10:09:15   1532s]     115                           Metal6
[09/22 10:09:15   1532s]     135                           Metal7
[09/22 10:09:15   1532s]     155                           Metal8
[09/22 10:09:15   1532s]     18                            Metal1
[09/22 10:09:15   1532s]     19                            Metal1
[09/22 10:09:15   1532s]     39                            Metal2
[09/22 10:09:15   1532s]     60                            Metal3
[09/22 10:09:15   1532s]     20                            Metal1
[09/22 10:09:15   1532s]     40                            Metal2
[09/22 10:09:15   1532s]     81                            Metal4
[09/22 10:09:15   1532s]     21                            Metal1
[09/22 10:09:15   1532s]     61                            Metal3
[09/22 10:09:15   1532s]     41                            Metal2
[09/22 10:09:15   1532s]     62                            Metal3
[09/22 10:09:15   1532s]     42                            Metal2
[09/22 10:09:15   1532s]     82                            Metal4
[09/22 10:09:15   1532s]     102                           Metal5
[09/22 10:09:15   1532s]     230                          Metal11
[09/22 10:09:15   1532s]     210                          Metal10
[09/22 10:09:15   1532s]     63                            Metal3
[09/22 10:09:15   1532s]     83                            Metal4
[09/22 10:09:15   1532s]     103                           Metal5
[09/22 10:09:15   1532s]     123                           Metal6
[09/22 10:09:15   1532s]     228                          Metal11
[09/22 10:09:15   1532s]     208                          Metal10
[09/22 10:09:15   1532s]     188                           Metal9
[09/22 10:09:15   1532s]     168                           Metal8
[09/22 10:09:15   1532s]     231                          Metal11
[09/22 10:09:15   1532s]     84                            Metal4
[09/22 10:09:15   1532s]     104                           Metal5
[09/22 10:09:15   1532s]     124                           Metal6
[09/22 10:09:15   1532s]     144                           Metal7
[09/22 10:09:15   1532s]     186                           Metal9
[09/22 10:09:15   1532s]     166                           Metal8
[09/22 10:09:15   1532s]     126                           Metal6
[09/22 10:09:15   1532s]     146                           Metal7
[09/22 10:09:15   1532s]     207                          Metal10
[09/22 10:09:15   1532s]     187                           Metal9
[09/22 10:09:15   1532s]     167                           Metal8
[09/22 10:09:15   1532s]     147                           Metal7
[09/22 10:09:15   1532s]     229                          Metal11
[09/22 10:09:15   1532s]     209                          Metal10
[09/22 10:09:15   1532s]     189                           Metal9
[09/22 10:09:15   1532s]     105                           Metal5
[09/22 10:09:15   1532s]     125                           Metal6
[09/22 10:09:15   1532s]     145                           Metal7
[09/22 10:09:15   1532s]     165                           Metal8
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Stream Out Information Processed for GDS version 3:
[09/22 10:09:15   1532s] Units: 2000 DBU
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Object                             Count
[09/22 10:09:15   1532s] ----------------------------------------
[09/22 10:09:15   1532s] Instances                          14592
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Ports/Pins                           142
[09/22 10:09:15   1532s]     metal layer Metal1                42
[09/22 10:09:15   1532s]     metal layer Metal2                14
[09/22 10:09:15   1532s]     metal layer Metal3                42
[09/22 10:09:15   1532s]     metal layer Metal4                44
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Nets                              217835
[09/22 10:09:15   1532s]     metal layer Metal1              5301
[09/22 10:09:15   1532s]     metal layer Metal2             92633
[09/22 10:09:15   1532s]     metal layer Metal3             62713
[09/22 10:09:15   1532s]     metal layer Metal4             37486
[09/22 10:09:15   1532s]     metal layer Metal5             14414
[09/22 10:09:15   1532s]     metal layer Metal6              5120
[09/22 10:09:15   1532s]     metal layer Metal7               166
[09/22 10:09:15   1532s]     metal layer Metal8                 2
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s]     Via Instances                 121866
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Special Nets                         554
[09/22 10:09:15   1532s]     metal layer Metal1               444
[09/22 10:09:15   1532s]     metal layer Metal10              106
[09/22 10:09:15   1532s]     metal layer Metal11                4
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s]     Via Instances                   2876
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Metal Fills                            0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s]     Via Instances                      0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Metal FillOPCs                         0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s]     Via Instances                      0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Metal FillDRCs                         0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s]     Via Instances                      0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Text                               21683
[09/22 10:09:15   1532s]     metal layer Metal1               645
[09/22 10:09:15   1532s]     metal layer Metal2             14739
[09/22 10:09:15   1532s]     metal layer Metal3              5024
[09/22 10:09:15   1532s]     metal layer Metal4              1009
[09/22 10:09:15   1532s]     metal layer Metal5               141
[09/22 10:09:15   1532s]     metal layer Metal6               122
[09/22 10:09:15   1532s]     metal layer Metal7                 1
[09/22 10:09:15   1532s]     metal layer Metal10                2
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Blockages                              0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Custom Text                            0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Custom Box                             0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] Trim Metal                             0
[09/22 10:09:15   1532s] 
[09/22 10:09:15   1532s] ######Streamout is finished!
[09/22 10:18:18   1541s] <CMD> saveNetlist nnproject_final_netlist.v -phys -includePowerGround -includePhysicalInst
[09/22 10:18:18   1541s] Writing Netlist "nnproject_final_netlist.v" ...
[09/22 10:18:18   1541s] Pwr name (VDD).
[09/22 10:18:18   1541s] Gnd name (VSS).
[09/22 10:18:18   1541s] 1 Pwr names and 1 Gnd names.
[09/22 10:20:52   1543s] <CMD> write_sdf delays_physical.sdf -nonnegchecks -splitrecrem -edges check_edge -recompute_delay_calc
[09/22 10:20:52   1543s] 
[09/22 10:20:52   1543s] Usage: write_sdf [-help] <file_name> [-abstracted_model] [-adjust_setuphold_for_zero_hold_slack] [-base_delay] [-celltiming {all none nochecks}]
[09/22 10:20:52   1543s]                  [-collapse_internal_pins] [-condelse] [-delimiter <char>] [-delta_delay] [-edges {edged library noedge check_edge}]
[09/22 10:20:52   1543s]                  [-exclude_cells <cell_list>] [-exclude_cells_keep_io_nets] [-exclude_cells_keep_top_level_nets] [-exclude_disabled_arcs]
[09/22 10:20:52   1543s]                  [-exclude_disabled_modes] [-exclude_whatif_arcs] [-filter] [-ideal_clock_network] [-include_variation]
[09/22 10:20:52   1543s]                  [-interconn {all none noport noinport nooutport}] [-map_file {file1 file2 ...}] [-max_view <viewName>] [-merge_arcs]
[09/22 10:20:52   1543s]                  [-min_period_edges {posedge negedge both none}] [-min_view <viewName>] [-no_condition] [-no_derate] [-no_escape] [-nonegchecks]
[09/22 10:20:52   1543s]                  [-precision <non_neg_integer>] [-process <string>] [-recompute_delay_calc] [-recompute_parallel_arcs]
[09/22 10:20:52   1543s]                  [-recrem {merge_always split merge_when_paired}] [-remashold] [-resort_values_min_to_max] [-scale <float>]
[09/22 10:20:52   1543s]                  [-setuphold {merge_always split merge_when_paired}] [-splitrecrem] [-splitsetuphold] [-target_application {sta verilog}]
[09/22 10:20:52   1543s]                  [-temperature <string>] [-timingcheck {order}] [-transform_out_to_out_arcs] [-typ_view <viewName>] [-version {2.1 3.0}] [-view <viewName>]
[09/22 10:20:52   1543s]                  [-voltage <string>]
[09/22 10:20:52   1543s] 
[09/22 10:20:52   1543s] **ERROR: (IMPTCM-48):	"-nonnegchecks" is not a legal option for command "write_sdf". Either the current option or an option prior to it is not specified correctly.

[09/22 10:21:15   1543s] <CMD> write_sdf delays_physical.sdf -nonegchecks -splitrecrem -edges check_edge -recompute_delay_calc
[09/22 10:21:15   1544s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/22 10:21:15   1544s] AAE_INFO: resetNetProps viewIdx 0 
[09/22 10:21:15   1544s] AAE_INFO: resetNetProps viewIdx 1 
[09/22 10:21:15   1544s] Starting SI iteration 1 using Infinite Timing Windows
[09/22 10:21:15   1544s] #################################################################################
[09/22 10:21:15   1544s] # Design Stage: PostRoute
[09/22 10:21:15   1544s] # Design Name: mytop
[09/22 10:21:15   1544s] # Design Mode: 90nm
[09/22 10:21:15   1544s] # Analysis Mode: MMMC OCV 
[09/22 10:21:15   1544s] # Parasitics Mode: SPEF/RCDB 
[09/22 10:21:15   1544s] # Signoff Settings: SI On 
[09/22 10:21:15   1544s] #################################################################################
[09/22 10:21:15   1544s] AAE_INFO: 1 threads acquired from CTE.
[09/22 10:21:15   1544s] Setting infinite Tws ...
[09/22 10:21:15   1544s] First Iteration Infinite Tw... 
[09/22 10:21:15   1544s] Calculate early delays in OCV mode...
[09/22 10:21:15   1544s] Calculate late delays in OCV mode...
[09/22 10:21:15   1544s] Calculate late delays in OCV mode...
[09/22 10:21:15   1544s] Calculate early delays in OCV mode...
[09/22 10:21:15   1544s] Topological Sorting (REAL = 0:00:00.0, MEM = 6246.5M, InitMEM = 6246.5M)
[09/22 10:21:15   1544s] Start delay calculation (fullDC) (1 T). (MEM=3472.95)
[09/22 10:21:15   1544s] End AAE Lib Interpolated Model. (MEM=3472.945312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 10:21:18   1547s] Total number of fetched objects 21541
[09/22 10:21:18   1547s] AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
[09/22 10:21:21   1550s] Total number of fetched objects 21541
[09/22 10:21:21   1550s] AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
[09/22 10:21:21   1550s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 10:21:21   1550s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 10:21:21   1550s] End delay calculation. (MEM=3494.31 CPU=0:00:05.2 REAL=0:00:05.0)
[09/22 10:21:21   1550s] End delay calculation (fullDC). (MEM=3494.31 CPU=0:00:05.5 REAL=0:00:06.0)
[09/22 10:21:21   1550s] Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
[09/22 10:21:21   1550s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 6246.5M) ***
[09/22 10:21:21   1550s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3493.3M)
[09/22 10:21:21   1550s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/22 10:21:21   1550s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3493.3M)
[09/22 10:21:21   1550s] Starting SI iteration 2
[09/22 10:21:22   1550s] Calculate early delays in OCV mode...
[09/22 10:21:22   1550s] Calculate late delays in OCV mode...
[09/22 10:21:22   1550s] Calculate late delays in OCV mode...
[09/22 10:21:22   1550s] Calculate early delays in OCV mode...
[09/22 10:21:22   1550s] Start delay calculation (fullDC) (1 T). (MEM=3484.78)
[09/22 10:21:22   1550s] End AAE Lib Interpolated Model. (MEM=3484.777344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/22 10:21:22   1551s] Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
[09/22 10:21:22   1551s] Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 0. 
[09/22 10:21:22   1551s] Total number of fetched objects 21541
[09/22 10:21:22   1551s] AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
[09/22 10:21:22   1551s] Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
[09/22 10:21:22   1551s] Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21541. 
[09/22 10:21:22   1551s] Total number of fetched objects 21541
[09/22 10:21:22   1551s] AAE_INFO-618: Total number of nets in the design is 22506,  1.4 percent of the nets selected for SI analysis
[09/22 10:21:22   1551s] End delay calculation. (MEM=3497.82 CPU=0:00:00.2 REAL=0:00:00.0)
[09/22 10:21:22   1551s] End delay calculation (fullDC). (MEM=3497.82 CPU=0:00:00.2 REAL=0:00:00.0)
[09/22 10:21:22   1551s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 6190.7M) ***
[09/22 12:31:48   1678s] Loading  (mytop)
[09/22 12:31:48   1678s] Traverse HInst (mytop)
[09/22 12:32:05   1680s] <CMD> selectObject Module instanceL1
[09/22 12:33:53   1683s] <CMD> deselectObject Module instanceL1
[09/22 12:34:14   1684s] <CMD> selectInst FE_PHC4162_updown
[09/22 12:35:41   1685s] <CMD> zoomBox 22.90700 102.35000 139.40300 167.94300
[09/22 12:35:43   1686s] <CMD> zoomBox -93.54100 9.61800 333.98700 250.33750
[09/22 12:35:44   1686s] <CMD> zoomBox -432.77300 -260.52800 900.84850 490.36750
[09/22 12:35:47   1686s] <CMD> fit
[09/22 12:35:53   1686s] <CMD> deselectAll
[09/22 12:35:58   1687s] <CMD> zoomBox 122.64050 200.57400 239.13750 266.16750
[09/22 12:36:00   1687s] <CMD> zoomBox 133.69250 210.22500 232.71500 265.97950
[09/22 12:36:01   1687s] <CMD> zoomBox 186.38000 254.38850 192.63100 257.90800
[09/22 12:36:04   1687s] <CMD> zoomBox 188.94000 257.37000 189.58300 257.73200
[09/22 12:36:04   1687s] <CMD> zoomBox 188.98400 257.42150 189.53050 257.72900
[09/22 12:36:06   1687s] <CMD> zoomBox 188.15550 256.45700 190.51600 257.78600
[09/22 12:36:07   1687s] <CMD> zoomBox 182.79350 250.21050 196.90050 258.15350
[09/22 12:36:08   1687s] <CMD> zoomBox 166.55450 241.85200 203.96050 262.91350
[09/22 12:36:11   1687s] <CMD> fit
