<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>mlonmcu.target.riscv package &mdash; ML on MCU 0.4.dev0 documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=fa44fd50" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=19f00094" />

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="_static/jquery.js?v=5d32c60e"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="_static/documentation_options.js?v=414d5694"></script>
        <script src="_static/doctools.js?v=9a2dae69"></script>
        <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="mlonmcu.testing package" href="mlonmcu.testing.html" />
    <link rel="prev" title="mlonmcu.target.arm package" href="mlonmcu.target.arm.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            ML on MCU
          </a>
              <div class="version">
                0.4.dev0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="readme.html">ML on MCU</a></li>
<li class="toctree-l1"><a class="reference internal" href="installation.html">Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="usage.html">Usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="design.html">Important Terms and Design Decisions (RFC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="components.html">Components</a></li>
<li class="toctree-l1"><a class="reference internal" href="components.html#components-in-detail">Components in Detail</a></li>
<li class="toctree-l1"><a class="reference internal" href="environments.html">Environments</a></li>
<li class="toctree-l1"><a class="reference internal" href="postprocess.html">Postprocesses</a></li>
<li class="toctree-l1"><a class="reference internal" href="logging.html">Logging and Verbosity</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="docs.html">Documentation</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="modules.html">mlonmcu</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="mlonmcu.html">mlonmcu package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="mlonmcu.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.artifact">mlonmcu.artifact module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.config">mlonmcu.config module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.logging">mlonmcu.logging module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.mlonmcu">mlonmcu.mlonmcu module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.plugins">mlonmcu.plugins module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.report">mlonmcu.report module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.timeout">mlonmcu.timeout module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.utils">mlonmcu.utils module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu.version">mlonmcu.version module</a></li>
<li class="toctree-l4"><a class="reference internal" href="mlonmcu.html#module-mlonmcu">Module contents</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="contributing.html">Contributing</a></li>
<li class="toctree-l1"><a class="reference internal" href="authors.html">Credits</a></li>
<li class="toctree-l1"><a class="reference internal" href="history.html">History</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">ML on MCU</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="docs.html">Documentation</a></li>
          <li class="breadcrumb-item"><a href="modules.html">mlonmcu</a></li>
          <li class="breadcrumb-item"><a href="mlonmcu.html">mlonmcu package</a></li>
          <li class="breadcrumb-item"><a href="mlonmcu.target.html">mlonmcu.target package</a></li>
      <li class="breadcrumb-item active">mlonmcu.target.riscv package</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/mlonmcu.target.riscv.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mlonmcu-target-riscv-package">
<h1>mlonmcu.target.riscv package<a class="headerlink" href="#mlonmcu-target-riscv-package" title="Link to this heading"></a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Link to this heading"></a></h2>
</section>
<section id="module-mlonmcu.target.riscv.ara">
<span id="mlonmcu-target-riscv-ara-module"></span><h2>mlonmcu.target.riscv.ara module<a class="headerlink" href="#module-mlonmcu.target.riscv.ara" title="Link to this heading"></a></h2>
<p>MLonMCU ARA Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.ara.</span></span><span class="sig-name descname"><span class="pre">AraTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ara'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'limit_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'nr_lanes':</span> <span class="pre">4,</span> <span class="pre">'num_threads':</span> <span class="pre">4,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">4096,</span> <span class="pre">'xlen':</span> <span class="pre">64}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.OPTIONAL">
<span class="sig-name descname"><span class="pre">OPTIONAL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.verilator_tb',</span> <span class="pre">'llvm.install_dir',</span> <span class="pre">'mlif.toolchain'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.OPTIONAL" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.src_dir',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'verilator.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.ara_apps_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_apps_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.ara_apps_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.ara_hardware_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_hardware_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.ara_hardware_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.ara_verilator_tb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_verilator_tb</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.ara_verilator_tb" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.limit_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">limit_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.limit_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.nr_lanes">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">nr_lanes</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.nr_lanes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.num_threads">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">num_threads</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.num_threads" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara.AraTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara.AraTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.ara_rtl">
<span id="mlonmcu-target-riscv-ara-rtl-module"></span><h2>mlonmcu.target.riscv.ara_rtl module<a class="headerlink" href="#module-mlonmcu.target.riscv.ara_rtl" title="Link to this heading"></a></h2>
<p>MLonMCU ARA Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.ara_rtl.</span></span><span class="sig-name descname"><span class="pre">AraRtlTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ara_rtl'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'limit_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'nr_lanes':</span> <span class="pre">4,</span> <span class="pre">'num_threads':</span> <span class="pre">4,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">4096,</span> <span class="pre">'xlen':</span> <span class="pre">64}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.OPTIONAL">
<span class="sig-name descname"><span class="pre">OPTIONAL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'llvm.install_dir',</span> <span class="pre">'mlif.toolchain',</span> <span class="pre">'questasim.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.OPTIONAL" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.src_dir',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'spike.install_dir',</span> <span class="pre">'verilator.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.ara_apps_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_apps_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.ara_apps_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.ara_hardware_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_hardware_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.ara_hardware_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.limit_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">limit_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.limit_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.nr_lanes">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">nr_lanes</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.nr_lanes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.num_threads">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">num_threads</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.num_threads" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.questasim_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.questasim_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.spike_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.spike_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ara_rtl.AraRtlTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ara_rtl.AraRtlTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.corev_ovpsim">
<span id="mlonmcu-target-riscv-corev-ovpsim-module"></span><h2>mlonmcu.target.riscv.corev_ovpsim module<a class="headerlink" href="#module-mlonmcu.target.riscv.corev_ovpsim" title="Link to this heading"></a></h2>
<p>MLonMCU OVPSimCOREV Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.corev_ovpsim.</span></span><span class="sig-name descname"><span class="pre">COREVOVPSimTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'corev_ovpsim'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'end_to_end_cycles':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'none',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'processor':</span> <span class="pre">None,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'variant':</span> <span class="pre">None,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'trace',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'corev_ovpsim.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.end_to_end_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_to_end_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.end_to_end_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_default_ovpsim_args">
<span class="sig-name descname"><span class="pre">get_default_ovpsim_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_default_ovpsim_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_default_ovpsim_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.ovpsim_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ovpsim_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.ovpsim_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.processor">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">processor</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.processor" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.variant">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">variant</span></span><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.COREVOVPSimTarget.variant" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.corev_ovpsim.replace_unsupported">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.corev_ovpsim.</span></span><span class="sig-name descname"><span class="pre">replace_unsupported</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#replace_unsupported"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.corev_ovpsim.replace_unsupported" title="Link to this definition"></a></dt>
<dd></dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.cv32e40p">
<span id="mlonmcu-target-riscv-cv32e40p-module"></span><h2>mlonmcu.target.riscv.cv32e40p module<a class="headerlink" href="#module-mlonmcu.target.riscv.cv32e40p" title="Link to this heading"></a></h2>
<p>MLonMCU ETISS/Pulpino Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.cv32e40p.</span></span><span class="sig-name descname"><span class="pre">CV32E40PTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'cv32e40p'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target for running CV32E40P programs in verilated RTL core.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'none',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'cv32e40p.verilator_executable',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.verilator_executable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_executable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.cv32e40p.CV32E40PTarget.verilator_executable" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.etiss">
<span id="mlonmcu-target-riscv-etiss-module"></span><h2>mlonmcu.target.riscv.etiss module<a class="headerlink" href="#module-mlonmcu.target.riscv.etiss" title="Link to this heading"></a></h2>
<p>MLonMCU ETISS/Pulpino Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.etiss.</span></span><span class="sig-name descname"><span class="pre">EtissTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'etiss'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a simple RISC-V VP running in the ETISS simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'allow_error':</span> <span class="pre">False,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'cpu_arch':</span> <span class="pre">None,</span> <span class="pre">'cycle_time_ps':</span> <span class="pre">31250,</span> <span class="pre">'debug_etiss':</span> <span class="pre">False,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'extra_bool_config':</span> <span class="pre">{},</span> <span class="pre">'extra_int_config':</span> <span class="pre">{},</span> <span class="pre">'extra_plugin_config':</span> <span class="pre">{},</span> <span class="pre">'extra_string_config':</span> <span class="pre">{},</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'jit':</span> <span class="pre">None,</span> <span class="pre">'max_block_size':</span> <span class="pre">None,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.96,</span> <span class="pre">'plugins':</span> <span class="pre">[],</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'ram_size':</span> <span class="pre">67108864,</span> <span class="pre">'ram_start':</span> <span class="pre">8388608,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'rom_size':</span> <span class="pre">8388608,</span> <span class="pre">'rom_start':</span> <span class="pre">0,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'trace_memory':</span> <span class="pre">False,</span> <span class="pre">'verbose':</span> <span class="pre">False,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'etissdbg',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'trace',</span> <span class="pre">'vanilla_accelerator',</span> <span class="pre">'vext',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'etiss.install_dir',</span> <span class="pre">'etiss.src_dir',</span> <span class="pre">'etissvp.script',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.allow_error">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">allow_error</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.allow_error" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.cpu_arch">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">cpu_arch</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.cpu_arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.cycle_time_ps">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">cycle_time_ps</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.cycle_time_ps" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.debug_etiss">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">debug_etiss</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.debug_etiss" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_pext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_pext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_pext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.etiss_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.etiss_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.etiss_script">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_script</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.etiss_script" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.etiss_src_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_src_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.etiss_src_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.extra_bool_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_bool_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.extra_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.extra_int_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_int_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.extra_int_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.extra_plugin_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_plugin_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.extra_plugin_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.extra_string_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_string_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.extra_string_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_ini_bool_config">
<span class="sig-name descname"><span class="pre">get_ini_bool_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_bool_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_ini_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_ini_int_config">
<span class="sig-name descname"><span class="pre">get_ini_int_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_int_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_ini_int_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_ini_plugin_config">
<span class="sig-name descname"><span class="pre">get_ini_plugin_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_plugin_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_ini_plugin_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_ini_string_config">
<span class="sig-name descname"><span class="pre">get_ini_string_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_string_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_ini_string_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.jit">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">jit</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.jit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.max_block_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">max_block_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.max_block_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.pext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.pext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.plugins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">plugins</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.plugins" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.ram_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ram_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.ram_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.ram_start">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ram_start</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.ram_start" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.rom_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rom_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.rom_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.rom_start">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rom_start</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.rom_start" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.trace_memory">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">trace_memory</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.trace_memory" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.verbose">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verbose</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.verbose" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss.EtissTarget.write_ini">
<span class="sig-name descname"><span class="pre">write_ini</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">path</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.write_ini"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss.EtissTarget.write_ini" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.etiss_pulpino">
<span id="mlonmcu-target-riscv-etiss-pulpino-module"></span><h2>mlonmcu.target.riscv.etiss_pulpino module<a class="headerlink" href="#module-mlonmcu.target.riscv.etiss_pulpino" title="Link to this heading"></a></h2>
<p>MLonMCU ETISS/Pulpino Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.etiss_pulpino.</span></span><span class="sig-name descname"><span class="pre">EtissPulpinoTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'etiss_pulpino'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.etiss.EtissTarget" title="mlonmcu.target.riscv.etiss.EtissTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">EtissTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the ETISS simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'etiss.install_dir',</span> <span class="pre">'etiss.src_dir',</span> <span class="pre">'etissvp.script',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.get_ini_bool_config">
<span class="sig-name descname"><span class="pre">get_ini_bool_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget.get_ini_bool_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.get_ini_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.etiss_pulpino.EtissPulpinoTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.gvsoc_pulp">
<span id="mlonmcu-target-riscv-gvsoc-pulp-module"></span><h2>mlonmcu.target.riscv.gvsoc_pulp module<a class="headerlink" href="#module-mlonmcu.target.riscv.gvsoc_pulp" title="Link to this heading"></a></h2>
<p>MLonMCU GVSOC/Pulp or Pulpissimo Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.gvsoc_pulp.</span></span><span class="sig-name descname"><span class="pre">GvsocPulpTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'gvsoc_pulp'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">'ilp32',</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">['i',</span> <span class="pre">'m',</span> <span class="pre">'c'],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">None,</span> <span class="pre">'model':</span> <span class="pre">'pulp',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32,</span> <span class="pre">'xpulp_version':</span> <span class="pre">None}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'xpulp'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'gvsoc.exe',</span> <span class="pre">'pulp_freertos.config_dir',</span> <span class="pre">'pulp_freertos.install_dir',</span> <span class="pre">'pulp_freertos.support_dir',</span> <span class="pre">'pulp_gcc.install_dir',</span> <span class="pre">'pulp_gcc.name'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.abi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">abi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.abi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_basic_gvsoc_simulating_arg">
<span class="sig-name descname"><span class="pre">get_basic_gvsoc_simulating_arg</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_basic_gvsoc_simulating_arg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_basic_gvsoc_simulating_arg" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_folder">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gvsoc_folder</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_folder" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_preparation_env">
<span class="sig-name descname"><span class="pre">gvsoc_preparation_env</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.gvsoc_preparation_env"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_preparation_env" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_script">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gvsoc_script</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.gvsoc_script" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.model">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">model</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.model" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_config_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_config_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_config_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_support_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_support_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.pulp_freertos_support_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.xpulp_version">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">xpulp_version</span></span><a class="headerlink" href="#mlonmcu.target.riscv.gvsoc_pulp.GvsocPulpTarget.xpulp_version" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.ovpsim">
<span id="mlonmcu-target-riscv-ovpsim-module"></span><h2>mlonmcu.target.riscv.ovpsim module<a class="headerlink" href="#module-mlonmcu.target.riscv.ovpsim" title="Link to this heading"></a></h2>
<p>MLonMCU OVPSim Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.ovpsim.</span></span><span class="sig-name descname"><span class="pre">OVPSimTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ovpsim'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget" title="mlonmcu.target.riscv.riscv_pext_target.RVPTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVPTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using an ARM FVP (fixed virtual platform) based on a Cortex M55 with EthosU support</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'bitmanip_spec':</span> <span class="pre">0.94,</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'end_to_end_cycles':</span> <span class="pre">True,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'variant':</span> <span class="pre">None,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'trace',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ovpsim.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.end_to_end_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_to_end_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.end_to_end_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_default_ovpsim_args">
<span class="sig-name descname"><span class="pre">get_default_ovpsim_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_default_ovpsim_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_default_ovpsim_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.ovpsim_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ovpsim_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.ovpsim_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.OVPSimTarget.variant">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">variant</span></span><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.OVPSimTarget.variant" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.ovpsim.replace_unsupported">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.ovpsim.</span></span><span class="sig-name descname"><span class="pre">replace_unsupported</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#replace_unsupported"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.ovpsim.replace_unsupported" title="Link to this definition"></a></dt>
<dd></dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.riscv">
<span id="mlonmcu-target-riscv-riscv-module"></span><h2>mlonmcu.target.riscv.riscv module<a class="headerlink" href="#module-mlonmcu.target.riscv.riscv" title="Link to this heading"></a></h2>
<p>MLonMCU RISC-V Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.riscv.</span></span><span class="sig-name descname"><span class="pre">RISCVTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="mlonmcu.feature.html#mlonmcu.feature.feature.Feature" title="mlonmcu.feature.feature.Feature"><span class="pre">Feature</span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">dict</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="mlonmcu.target.html#mlonmcu.target.target.Target" title="mlonmcu.target.target.Target"><code class="xref py py-class docutils literal notranslate"><span class="pre">Target</span></code></a></p>
<p>Common base class for RISCV-like targets. Please do not use this as a target itself!</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.OPTIONAL">
<span class="sig-name descname"><span class="pre">OPTIONAL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'llvm.install_dir',</span> <span class="pre">'mlif.toolchain'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.OPTIONAL" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.PUPL_GCC_TOOLCHAIN_REQUIRED">
<span class="sig-name descname"><span class="pre">PUPL_GCC_TOOLCHAIN_REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'pulp_gcc.install_dir',</span> <span class="pre">'pulp_gcc.name'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.PUPL_GCC_TOOLCHAIN_REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.abi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">abi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.abi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.arch">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">arch</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.atomic">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">atomic</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.atomic" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.attrs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attrs</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.attrs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.compressed">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">compressed</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.compressed" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.cpu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">cpu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.cpu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.embedded">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.embedded" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.extra_args">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_args</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.extra_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.fpu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">fpu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.fpu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.gcc_arch">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gcc_arch</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.gcc_arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.gcc_extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gcc_extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.gcc_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.gcc_variant">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gcc_variant</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.gcc_variant" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.get_arch">
<span class="sig-name descname"><span class="pre">get_arch</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget.get_arch"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.get_arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.has_fpu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">has_fpu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.has_fpu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.llvm_arch">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">llvm_arch</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.llvm_arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.llvm_extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">llvm_extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.llvm_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.multiply">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">multiply</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.multiply" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.pulp_gcc_basename">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_gcc_basename</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.pulp_gcc_basename" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.pulp_gcc_prefix">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_gcc_prefix</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.pulp_gcc_prefix" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.reconfigure">
<span class="sig-name descname"><span class="pre">reconfigure</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv.html#RISCVTarget.reconfigure"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.reconfigure" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.riscv_gcc_basename">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">riscv_gcc_basename</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.riscv_gcc_basename" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.riscv_gcc_prefix">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">riscv_gcc_prefix</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.riscv_gcc_prefix" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.timeout_sec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">timeout_sec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.timeout_sec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.toolchain">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">toolchain</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.toolchain" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv.RISCVTarget.xlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">xlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv.RISCVTarget.xlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.riscv_bext_target">
<span id="mlonmcu-target-riscv-riscv-bext-target-module"></span><h2>mlonmcu.target.riscv.riscv_bext_target module<a class="headerlink" href="#module-mlonmcu.target.riscv.riscv_bext_target" title="Link to this heading"></a></h2>
<p>MLonMCU Spike Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.riscv_bext_target.</span></span><span class="sig-name descname"><span class="pre">RVBTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_bext_target.html#RVBTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'bext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'bext_zba':</span> <span class="pre">False,</span> <span class="pre">'bext_zbb':</span> <span class="pre">False,</span> <span class="pre">'bext_zbc':</span> <span class="pre">False,</span> <span class="pre">'bext_zbs':</span> <span class="pre">False,</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_bext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'bext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zba">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bext_zba</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zba" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bext_zbb</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbb" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bext_zbc</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbc" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bext_zbs</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.bext_zbs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.enable_bext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_bext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.enable_bext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_bext_target.RVBTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_bext_target.html#RVBTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.riscv_pext_target">
<span id="mlonmcu-target-riscv-riscv-pext-target-module"></span><h2>mlonmcu.target.riscv.riscv_pext_target module<a class="headerlink" href="#module-mlonmcu.target.riscv.riscv_pext_target" title="Link to this heading"></a></h2>
<p>MLonMCU Spike Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.riscv_pext_target.</span></span><span class="sig-name descname"><span class="pre">RVPTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_pext_target.html#RVPTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'pext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.enable_pext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_pext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.enable_pext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_pext_target.html#RVPTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_pext_target.RVPTarget.pext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget.pext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.riscv_qemu">
<span id="mlonmcu-target-riscv-riscv-qemu-module"></span><h2>mlonmcu.target.riscv.riscv_qemu module<a class="headerlink" href="#module-mlonmcu.target.riscv.riscv_qemu" title="Link to this heading"></a></h2>
<p>MLonMCU RISC-V QEMU Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.riscv_qemu.</span></span><span class="sig-name descname"><span class="pre">RiscvQemuTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'riscv_qemu'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a spike machine in the QEMU simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv32_qemu.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_cpu_str">
<span class="sig-name descname"><span class="pre">get_cpu_str</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_cpu_str"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_cpu_str" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_qemu_args">
<span class="sig-name descname"><span class="pre">get_qemu_args</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_qemu_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_qemu_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.riscv32_qemu_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">riscv32_qemu_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.riscv32_qemu_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_qemu.RiscvQemuTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.riscv_vext_target">
<span id="mlonmcu-target-riscv-riscv-vext-target-module"></span><h2>mlonmcu.target.riscv.riscv_vext_target module<a class="headerlink" href="#module-mlonmcu.target.riscv.riscv_vext_target" title="Link to this heading"></a></h2>
<p>MLonMCU Spike Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.riscv_vext_target.</span></span><span class="sig-name descname"><span class="pre">RVVTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_vext_target.html#RVVTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.attrs">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attrs</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.attrs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_vext_target.html#RVVTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_vext_target.html#RVVTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.riscv_vext_target.RVVTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.spike">
<span id="mlonmcu-target-riscv-spike-module"></span><h2>mlonmcu.target.riscv.spike module<a class="headerlink" href="#module-mlonmcu.target.riscv.spike" title="Link to this heading"></a></h2>
<p>MLonMCU Spike Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.spike.</span></span><span class="sig-name descname"><span class="pre">SpikeTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'spike'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget" title="mlonmcu.target.riscv.riscv_pext_target.RVPTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVPTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget" title="mlonmcu.target.riscv.riscv_bext_target.RVBTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVBTarget</span></code></a></p>
<p>Target using the riscv-isa-sim (Spike) RISC-V simulator.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'bext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'bext_zba':</span> <span class="pre">False,</span> <span class="pre">'bext_zbb':</span> <span class="pre">False,</span> <span class="pre">'bext_zbc':</span> <span class="pre">False,</span> <span class="pre">'bext_zbs':</span> <span class="pre">False,</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_bext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'spikepk_extra_args':</span> <span class="pre">[],</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'bext',</span> <span class="pre">'cachesim',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'spike.exe',</span> <span class="pre">'spike.pk'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.isa">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">isa</span></span><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.isa" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.spike_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.spike_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.spike_pk">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_pk</span></span><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.spike_pk" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.SpikeTarget.spikepk_extra_args">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spikepk_extra_args</span></span><a class="headerlink" href="#mlonmcu.target.riscv.spike.SpikeTarget.spikepk_extra_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.spike.filter_unsupported_extensions">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.spike.</span></span><span class="sig-name descname"><span class="pre">filter_unsupported_extensions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#filter_unsupported_extensions"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.spike.filter_unsupported_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.util">
<span id="mlonmcu-target-riscv-util-module"></span><h2>mlonmcu.target.riscv.util module<a class="headerlink" href="#module-mlonmcu.target.riscv.util" title="Link to this heading"></a></h2>
<p>MLonMCU RISC-V utilities</p>
<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.util.join_extensions">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.util.</span></span><span class="sig-name descname"><span class="pre">join_extensions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">merge</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/util.html#join_extensions"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.util.join_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.util.sort_extensions_canonical">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.util.</span></span><span class="sig-name descname"><span class="pre">sort_extensions_canonical</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">extensions</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lower</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">unpack</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/util.html#sort_extensions_canonical"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.util.sort_extensions_canonical" title="Link to this definition"></a></dt>
<dd><p>Utility to get the canonical architecture name string.</p>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.util.split_extensions">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.util.</span></span><span class="sig-name descname"><span class="pre">split_extensions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">inp</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/util.html#split_extensions"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.util.split_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.util.update_extensions">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.util.</span></span><span class="sig-name descname"><span class="pre">update_extensions</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">embedded</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">compressed</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">atomic</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">multiply</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pext</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">pext_spec</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">vext</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">elen</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">embedded_vext</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">vlen</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">fpu</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">minimal</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext_spec</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext_zba</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext_zbb</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext_zbc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bext_zbs</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/util.html#update_extensions"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.util.update_extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.util.update_extensions_pulp">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.util.</span></span><span class="sig-name descname"><span class="pre">update_extensions_pulp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">exts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">xpulp_version</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/util.html#update_extensions_pulp"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.util.update_extensions_pulp" title="Link to this definition"></a></dt>
<dd></dd></dl>

</section>
<section id="module-mlonmcu.target.riscv.vicuna">
<span id="mlonmcu-target-riscv-vicuna-module"></span><h2>mlonmcu.target.riscv.vicuna module<a class="headerlink" href="#module-mlonmcu.target.riscv.vicuna" title="Link to this heading"></a></h2>
<p>MLonMCU Vicuna Target definitions</p>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.vicuna.</span></span><span class="sig-name descname"><span class="pre">VicunaTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'vicuna'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'abort_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">False,</span> <span class="pre">'core':</span> <span class="pre">'cv32e40x',</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'dc_line_width':</span> <span class="pre">None,</span> <span class="pre">'dc_size':</span> <span class="pre">0,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">True,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'extra_cycles':</span> <span class="pre">4096,</span> <span class="pre">'fpu':</span> <span class="pre">None,</span> <span class="pre">'ic_line_width':</span> <span class="pre">128,</span> <span class="pre">'ic_size':</span> <span class="pre">0,</span> <span class="pre">'mem_latency':</span> <span class="pre">1,</span> <span class="pre">'mem_size':</span> <span class="pre">524288,</span> <span class="pre">'mem_width':</span> <span class="pre">32,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'vmem_width':</span> <span class="pre">None,</span> <span class="pre">'vport_policy':</span> <span class="pre">None,</span> <span class="pre">'vproc_config':</span> <span class="pre">'compact',</span> <span class="pre">'vproc_pipelines':</span> <span class="pre">None,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'verilator.install_dir',</span> <span class="pre">'vicuna.src_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.abort_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">abort_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.abort_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.core">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">core</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.core" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.dc_line_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dc_line_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.dc_line_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.dc_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dc_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.dc_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.extra_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.extra_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.get_config_args">
<span class="sig-name descname"><span class="pre">get_config_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_config_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.get_config_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.ic_line_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ic_line_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.ic_line_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.ic_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ic_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.ic_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.mem_latency">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_latency</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.mem_latency" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.mem_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.mem_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.mem_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.mem_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.vicuna_src_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vicuna_src_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.vicuna_src_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.vmem_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vmem_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.vmem_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.vport_policy">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vport_policy</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.vport_policy" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.vproc_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vproc_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.vproc_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.VicunaTarget.vproc_pipelines">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vproc_pipelines</span></span><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.VicunaTarget.vproc_pipelines" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py data">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.vicuna.logger">
<span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.vicuna.</span></span><span class="sig-name descname"><span class="pre">logger</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">&lt;Logger</span> <span class="pre">mlonmcu</span> <span class="pre">(INFO)&gt;</span></em><a class="headerlink" href="#mlonmcu.target.riscv.vicuna.logger" title="Link to this definition"></a></dt>
<dd><section id="notes">
<h3>NOTES<a class="headerlink" href="#notes" title="Link to this heading"></a></h3>
<p># select the core to use as main processor (defaults to Ibex)
CORE     ?= ibex
CORE_DIR := $(SIM_DIR)/../$(CORE)/</p>
<p># memory initialization files
PROG_PATHS ?= progs.txt</p>
<p># trace file
TRACE_FILE ?= sim_trace.csv
TRACE_SIGS ?= ‘*’</p>
</section>
</dd></dl>

</section>
<section id="module-mlonmcu.target.riscv">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-mlonmcu.target.riscv" title="Link to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">AraRtlTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ara_rtl'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'limit_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'nr_lanes':</span> <span class="pre">4,</span> <span class="pre">'num_threads':</span> <span class="pre">4,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">4096,</span> <span class="pre">'xlen':</span> <span class="pre">64}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.OPTIONAL">
<span class="sig-name descname"><span class="pre">OPTIONAL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'llvm.install_dir',</span> <span class="pre">'mlif.toolchain',</span> <span class="pre">'questasim.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.OPTIONAL" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.src_dir',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'spike.install_dir',</span> <span class="pre">'verilator.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.ara_apps_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_apps_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.ara_apps_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.ara_hardware_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_hardware_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.ara_hardware_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.limit_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">limit_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.limit_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.nr_lanes">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">nr_lanes</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.nr_lanes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.num_threads">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">num_threads</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.num_threads" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara_rtl.html#AraRtlTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.questasim_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">questasim_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.questasim_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.spike_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.spike_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraRtlTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraRtlTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">AraTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ara'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'limit_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'nr_lanes':</span> <span class="pre">4,</span> <span class="pre">'num_threads':</span> <span class="pre">4,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">4096,</span> <span class="pre">'xlen':</span> <span class="pre">64}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.OPTIONAL">
<span class="sig-name descname"><span class="pre">OPTIONAL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.verilator_tb',</span> <span class="pre">'llvm.install_dir',</span> <span class="pre">'mlif.toolchain'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.OPTIONAL" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ara.src_dir',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'verilator.install_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.ara_apps_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_apps_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.ara_apps_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.ara_hardware_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_hardware_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.ara_hardware_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.ara_verilator_tb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ara_verilator_tb</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.ara_verilator_tb" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.limit_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">limit_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.limit_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.nr_lanes">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">nr_lanes</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.nr_lanes" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.num_threads">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">num_threads</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.num_threads" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">_</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ara.html#AraTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.AraTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.AraTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">COREVOVPSimTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'corev_ovpsim'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>TODO</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'end_to_end_cycles':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'none',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'processor':</span> <span class="pre">None,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'variant':</span> <span class="pre">None,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'trace',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'corev_ovpsim.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.end_to_end_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_to_end_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.end_to_end_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.get_default_ovpsim_args">
<span class="sig-name descname"><span class="pre">get_default_ovpsim_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_default_ovpsim_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.get_default_ovpsim_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.ovpsim_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ovpsim_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.ovpsim_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/corev_ovpsim.html#COREVOVPSimTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.processor">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">processor</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.processor" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.COREVOVPSimTarget.variant">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">variant</span></span><a class="headerlink" href="#mlonmcu.target.riscv.COREVOVPSimTarget.variant" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">CV32E40PTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'cv32e40p'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target for running CV32E40P programs in verilated RTL core.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'none',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'cv32e40p.verilator_executable',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/cv32e40p.html#CV32E40PTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.CV32E40PTarget.verilator_executable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_executable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.CV32E40PTarget.verilator_executable" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissPulpinoTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">EtissPulpinoTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'etiss_pulpino'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissPulpinoTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.etiss.EtissTarget" title="mlonmcu.target.riscv.etiss.EtissTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">EtissTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the ETISS simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissPulpinoTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'etiss.install_dir',</span> <span class="pre">'etiss.src_dir',</span> <span class="pre">'etissvp.script',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.EtissPulpinoTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissPulpinoTarget.get_ini_bool_config">
<span class="sig-name descname"><span class="pre">get_ini_bool_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget.get_ini_bool_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissPulpinoTarget.get_ini_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissPulpinoTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss_pulpino.html#EtissPulpinoTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissPulpinoTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">EtissTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'etiss'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a simple RISC-V VP running in the ETISS simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'allow_error':</span> <span class="pre">False,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'cpu_arch':</span> <span class="pre">None,</span> <span class="pre">'cycle_time_ps':</span> <span class="pre">31250,</span> <span class="pre">'debug_etiss':</span> <span class="pre">False,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevalu':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbi':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevbitmanip':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevhwlp':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmac':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevmem':</span> <span class="pre">False,</span> <span class="pre">'enable_xcorevsimd':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'extra_bool_config':</span> <span class="pre">{},</span> <span class="pre">'extra_int_config':</span> <span class="pre">{},</span> <span class="pre">'extra_plugin_config':</span> <span class="pre">{},</span> <span class="pre">'extra_string_config':</span> <span class="pre">{},</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'jit':</span> <span class="pre">None,</span> <span class="pre">'max_block_size':</span> <span class="pre">None,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.96,</span> <span class="pre">'plugins':</span> <span class="pre">[],</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'ram_size':</span> <span class="pre">67108864,</span> <span class="pre">'ram_start':</span> <span class="pre">8388608,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'rom_size':</span> <span class="pre">8388608,</span> <span class="pre">'rom_start':</span> <span class="pre">0,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'trace_memory':</span> <span class="pre">False,</span> <span class="pre">'verbose':</span> <span class="pre">False,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'etissdbg',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'trace',</span> <span class="pre">'vanilla_accelerator',</span> <span class="pre">'vext',</span> <span class="pre">'xcorev'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'etiss.install_dir',</span> <span class="pre">'etiss.src_dir',</span> <span class="pre">'etissvp.script',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.allow_error">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">allow_error</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.allow_error" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.cpu_arch">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">cpu_arch</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.cpu_arch" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.cycle_time_ps">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">cycle_time_ps</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.cycle_time_ps" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.debug_etiss">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">debug_etiss</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.debug_etiss" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_pext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_pext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_pext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevalu">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevalu</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevalu" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevbi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevbi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevbitmanip">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevbitmanip</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevbitmanip" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevhwlp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevhwlp</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevhwlp" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevmac">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmac</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevmac" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevmem">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevmem</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevmem" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.enable_xcorevsimd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_xcorevsimd</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.enable_xcorevsimd" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.etiss_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.etiss_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.etiss_script">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_script</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.etiss_script" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.etiss_src_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">etiss_src_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.etiss_src_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.extra_bool_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_bool_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.extra_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.extra_int_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_int_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.extra_int_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.extra_plugin_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_plugin_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.extra_plugin_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.extra_string_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_string_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.extra_string_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_ini_bool_config">
<span class="sig-name descname"><span class="pre">get_ini_bool_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_bool_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_ini_bool_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_ini_int_config">
<span class="sig-name descname"><span class="pre">get_ini_int_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_int_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_ini_int_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_ini_plugin_config">
<span class="sig-name descname"><span class="pre">get_ini_plugin_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_plugin_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_ini_plugin_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_ini_string_config">
<span class="sig-name descname"><span class="pre">get_ini_string_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_ini_string_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_ini_string_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.jit">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">jit</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.jit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.max_block_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">max_block_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.max_block_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.pext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.pext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.plugins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">plugins</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.plugins" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.ram_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ram_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.ram_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.ram_start">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ram_start</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.ram_start" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.rom_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rom_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.rom_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.rom_start">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rom_start</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.rom_start" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.trace_memory">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">trace_memory</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.trace_memory" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.verbose">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verbose</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.verbose" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.EtissTarget.write_ini">
<span class="sig-name descname"><span class="pre">write_ini</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">path</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/etiss.html#EtissTarget.write_ini"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.EtissTarget.write_ini" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">GvsocPulpTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'gvsoc_pulp'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">'ilp32',</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">['i',</span> <span class="pre">'m',</span> <span class="pre">'c'],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">None,</span> <span class="pre">'model':</span> <span class="pre">'pulp',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32,</span> <span class="pre">'xpulp_version':</span> <span class="pre">None}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'xpulp'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'gvsoc.exe',</span> <span class="pre">'pulp_freertos.config_dir',</span> <span class="pre">'pulp_freertos.install_dir',</span> <span class="pre">'pulp_freertos.support_dir',</span> <span class="pre">'pulp_gcc.install_dir',</span> <span class="pre">'pulp_gcc.name'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.abi">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">abi</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.abi" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.get_basic_gvsoc_simulating_arg">
<span class="sig-name descname"><span class="pre">get_basic_gvsoc_simulating_arg</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_basic_gvsoc_simulating_arg"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.get_basic_gvsoc_simulating_arg" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_folder">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gvsoc_folder</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_folder" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_preparation_env">
<span class="sig-name descname"><span class="pre">gvsoc_preparation_env</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.gvsoc_preparation_env"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_preparation_env" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_script">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gvsoc_script</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.gvsoc_script" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.model">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">model</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.model" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/gvsoc_pulp.html#GvsocPulpTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_config_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_config_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_config_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_support_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">pulp_freertos_support_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.pulp_freertos_support_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.GvsocPulpTarget.xpulp_version">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">xpulp_version</span></span><a class="headerlink" href="#mlonmcu.target.riscv.GvsocPulpTarget.xpulp_version" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">OVPSimTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'ovpsim'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget" title="mlonmcu.target.riscv.riscv_pext_target.RVPTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVPTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using an ARM FVP (fixed virtual platform) based on a Cortex M55 with EthosU support</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'bitmanip_spec':</span> <span class="pre">0.94,</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'end_to_end_cycles':</span> <span class="pre">True,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'gdbserver_attach':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_enable':</span> <span class="pre">False,</span> <span class="pre">'gdbserver_port':</span> <span class="pre">2222,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'variant':</span> <span class="pre">None,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'gdbserver',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'trace',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'ovpsim.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.end_to_end_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">end_to_end_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.end_to_end_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.gdbserver_attach">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_attach</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.gdbserver_attach" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.gdbserver_enable">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_enable</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.gdbserver_enable" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.gdbserver_port">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">gdbserver_port</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.gdbserver_port" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.get_default_ovpsim_args">
<span class="sig-name descname"><span class="pre">get_default_ovpsim_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_default_ovpsim_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.get_default_ovpsim_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.ovpsim_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ovpsim_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.ovpsim_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/ovpsim.html#OVPSimTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.OVPSimTarget.variant">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">variant</span></span><a class="headerlink" href="#mlonmcu.target.riscv.OVPSimTarget.variant" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">RiscvQemuTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'riscv_qemu'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv.RISCVTarget" title="mlonmcu.target.riscv.riscv.RISCVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVTarget</span></code></a></p>
<p>Target using a spike machine in the QEMU simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">0,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv32_qemu.exe',</span> <span class="pre">'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.attr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">attr</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.attr" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.elen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">elen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.elen" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.embedded_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">embedded_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.embedded_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.enable_vext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">enable_vext</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.enable_vext" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.get_cpu_str">
<span class="sig-name descname"><span class="pre">get_cpu_str</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_cpu_str"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.get_cpu_str" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.get_qemu_args">
<span class="sig-name descname"><span class="pre">get_qemu_args</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_qemu_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.get_qemu_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/riscv_qemu.html#RiscvQemuTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.riscv32_qemu_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">riscv32_qemu_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.riscv32_qemu_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.vext_spec">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vext_spec</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.vext_spec" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.RiscvQemuTarget.vlen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlen</span></span><a class="headerlink" href="#mlonmcu.target.riscv.RiscvQemuTarget.vlen" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">SpikeTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'spike'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_pext_target.RVPTarget" title="mlonmcu.target.riscv.riscv_pext_target.RVPTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVPTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a>, <a class="reference internal" href="#mlonmcu.target.riscv.riscv_bext_target.RVBTarget" title="mlonmcu.target.riscv.riscv_bext_target.RVBTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVBTarget</span></code></a></p>
<p>Target using the riscv-isa-sim (Spike) RISC-V simulator.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">True,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'bext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'bext_zba':</span> <span class="pre">False,</span> <span class="pre">'bext_zbb':</span> <span class="pre">False,</span> <span class="pre">'bext_zbc':</span> <span class="pre">False,</span> <span class="pre">'bext_zbs':</span> <span class="pre">False,</span> <span class="pre">'compressed':</span> <span class="pre">True,</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'elen':</span> <span class="pre">64,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">False,</span> <span class="pre">'enable_bext':</span> <span class="pre">False,</span> <span class="pre">'enable_pext':</span> <span class="pre">False,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'fpu':</span> <span class="pre">'double',</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'pext_spec':</span> <span class="pre">0.92,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'spikepk_extra_args':</span> <span class="pre">[],</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'bext',</span> <span class="pre">'cachesim',</span> <span class="pre">'log_instrs',</span> <span class="pre">'pext',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'spike.exe',</span> <span class="pre">'spike.pk'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute a executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.extensions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extensions</span></span><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.extensions" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.isa">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">isa</span></span><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.isa" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/spike.html#SpikeTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.spike_exe">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_exe</span></span><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.spike_exe" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.spike_pk">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spike_pk</span></span><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.spike_pk" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.SpikeTarget.spikepk_extra_args">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">spikepk_extra_args</span></span><a class="headerlink" href="#mlonmcu.target.riscv.SpikeTarget.spikepk_extra_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlonmcu.target.riscv.</span></span><span class="sig-name descname"><span class="pre">VicunaTarget</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'vicuna'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">features</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">config</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlonmcu.target.riscv.riscv_vext_target.RVVTarget" title="mlonmcu.target.riscv.riscv_vext_target.RVVTarget"><code class="xref py py-class docutils literal notranslate"><span class="pre">RVVTarget</span></code></a></p>
<p>Target using a Pulpino-like VP running in the GVSOC simulator</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.DEFAULTS">
<span class="sig-name descname"><span class="pre">DEFAULTS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'abi':</span> <span class="pre">None,</span> <span class="pre">'abort_cycles':</span> <span class="pre">10000000,</span> <span class="pre">'arch':</span> <span class="pre">None,</span> <span class="pre">'atomic':</span> <span class="pre">False,</span> <span class="pre">'attr':</span> <span class="pre">'',</span> <span class="pre">'compressed':</span> <span class="pre">False,</span> <span class="pre">'core':</span> <span class="pre">'cv32e40x',</span> <span class="pre">'cpu':</span> <span class="pre">None,</span> <span class="pre">'dc_line_width':</span> <span class="pre">None,</span> <span class="pre">'dc_size':</span> <span class="pre">0,</span> <span class="pre">'elen':</span> <span class="pre">32,</span> <span class="pre">'embedded':</span> <span class="pre">False,</span> <span class="pre">'embedded_vext':</span> <span class="pre">True,</span> <span class="pre">'enable_vext':</span> <span class="pre">False,</span> <span class="pre">'extensions':</span> <span class="pre">[],</span> <span class="pre">'extra_args':</span> <span class="pre">'',</span> <span class="pre">'extra_cycles':</span> <span class="pre">4096,</span> <span class="pre">'fpu':</span> <span class="pre">None,</span> <span class="pre">'ic_line_width':</span> <span class="pre">128,</span> <span class="pre">'ic_size':</span> <span class="pre">0,</span> <span class="pre">'mem_latency':</span> <span class="pre">1,</span> <span class="pre">'mem_size':</span> <span class="pre">524288,</span> <span class="pre">'mem_width':</span> <span class="pre">32,</span> <span class="pre">'multiply':</span> <span class="pre">True,</span> <span class="pre">'print_outputs':</span> <span class="pre">False,</span> <span class="pre">'repeat':</span> <span class="pre">None,</span> <span class="pre">'timeout_sec':</span> <span class="pre">0,</span> <span class="pre">'vext_spec':</span> <span class="pre">1.0,</span> <span class="pre">'vlen':</span> <span class="pre">128,</span> <span class="pre">'vmem_width':</span> <span class="pre">None,</span> <span class="pre">'vport_policy':</span> <span class="pre">None,</span> <span class="pre">'vproc_config':</span> <span class="pre">'compact',</span> <span class="pre">'vproc_pipelines':</span> <span class="pre">None,</span> <span class="pre">'xlen':</span> <span class="pre">32}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.DEFAULTS" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.FEATURES">
<span class="sig-name descname"><span class="pre">FEATURES</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'benchmark',</span> <span class="pre">'log_instrs',</span> <span class="pre">'vext'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.FEATURES" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.REQUIRED">
<span class="sig-name descname"><span class="pre">REQUIRED</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'riscv_gcc.install_dir',</span> <span class="pre">'riscv_gcc.name',</span> <span class="pre">'riscv_gcc.variant',</span> <span class="pre">'verilator.install_dir',</span> <span class="pre">'vicuna.src_dir'}</span></em><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.REQUIRED" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.abort_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">abort_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.abort_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.core">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">core</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.core" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.dc_line_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dc_line_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.dc_line_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.dc_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dc_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.dc_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.exec">
<span class="sig-name descname"><span class="pre">exec</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">program</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.exec"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.exec" title="Link to this definition"></a></dt>
<dd><p>Use target to execute an executable with given arguments</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.extra_cycles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">extra_cycles</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.extra_cycles" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.get_backend_config">
<span class="sig-name descname"><span class="pre">get_backend_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">backend</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_layouts</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimized_schedules</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_backend_config"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.get_backend_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.get_config_args">
<span class="sig-name descname"><span class="pre">get_config_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_config_args"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.get_config_args" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.get_metrics">
<span class="sig-name descname"><span class="pre">get_metrics</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">elf</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">directory</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">handle_exit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_metrics"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.get_metrics" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.get_platform_defs">
<span class="sig-name descname"><span class="pre">get_platform_defs</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">platform</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_platform_defs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.get_platform_defs" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.get_target_system">
<span class="sig-name descname"><span class="pre">get_target_system</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.get_target_system"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.get_target_system" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.ic_line_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ic_line_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.ic_line_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.ic_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ic_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.ic_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.mem_latency">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_latency</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.mem_latency" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.mem_size">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_size</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.mem_size" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.mem_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">mem_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.mem_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.parse_exit">
<span class="sig-name descname"><span class="pre">parse_exit</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.parse_exit"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.parse_exit" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.parse_stdout">
<span class="sig-name descname"><span class="pre">parse_stdout</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">out</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">metrics</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">exit_code</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.parse_stdout"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.parse_stdout" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.prepare_simulator">
<span class="sig-name descname"><span class="pre">prepare_simulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">cwd</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'/home/runner/work/mlonmcu/mlonmcu/docs'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/mlonmcu/target/riscv/vicuna.html#VicunaTarget.prepare_simulator"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.prepare_simulator" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.verilator_install_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilator_install_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.verilator_install_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.vicuna_src_dir">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vicuna_src_dir</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.vicuna_src_dir" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.vmem_width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vmem_width</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.vmem_width" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.vport_policy">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vport_policy</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.vport_policy" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.vproc_config">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vproc_config</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.vproc_config" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="mlonmcu.target.riscv.VicunaTarget.vproc_pipelines">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vproc_pipelines</span></span><a class="headerlink" href="#mlonmcu.target.riscv.VicunaTarget.vproc_pipelines" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="mlonmcu.target.arm.html" class="btn btn-neutral float-left" title="mlonmcu.target.arm package" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="mlonmcu.testing.html" class="btn btn-neutral float-right" title="mlonmcu.testing package" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021, TUM Department of Electrical and Computer Engineering - Chair of Electronic Design Automation.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>