{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719339735949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719339735949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 15:22:15 2024 " "Processing started: Tue Jun 25 15:22:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719339735949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719339735949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719339735950 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719339736104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736321 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_1bit " "Found entity 1: Mux4x1_1bit" {  } { { "../src/Mux4x1_1bit.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_1bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "../src/SEQ1.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath.v(187) " "Verilog HDL Module Instantiation warning at Datapath.v(187): ignored dangling comma in List of Port Connections" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1719339736328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_4bits " "Found entity 1: Mux4x1_4bits" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_7bits " "Found entity 1: Mux2x1_7bits" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7seg " "Found entity 1: Dec7seg" {  } { { "../src/Dec7seg.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Dec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_setup " "Found entity 1: Reg_setup" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_fgpa " "Found entity 1: Reg_fgpa" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_user " "Found entity 1: Reg_user" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/decseq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/decseq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecSeq " "Found entity 1: DecSeq" {  } { { "../src/DecSeq.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/DecSeq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter_round.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_round.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_divider " "Found entity 1: Counter_divider" {  } { { "../src/Counter_divide.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_FPGA " "Found entity 1: Counter_FPGA" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "../src/SEQ2.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "../src/SEQ3.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "../src/SEQ4.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_user " "Found entity 1: Counter_user" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719339736353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719339736353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nbtn_or Datapath.v(124) " "Verilog HDL Implicit Net warning at Datapath.v(124): created implicit net for \"nbtn_or\"" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719339736353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e2_and_ntnb Datapath.v(125) " "Verilog HDL Implicit Net warning at Datapath.v(125): created implicit net for \"e2_and_ntnb\"" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719339736353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719339736371 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr Topo.v(40) " "Output port \"ledr\" at Topo.v(40) has no driver" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719339736372 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "../src/Topo.v" "U0_DP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736373 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds Datapath.v(74) " "Output port \"leds\" at Datapath.v(74) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719339736374 "|Topo|Datapath:U0_DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "match Datapath.v(79) " "Output port \"match\" at Datapath.v(79) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719339736374 "|Topo|Datapath:U0_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:FSM\"" {  } { { "../src/Datapath.v" "FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(31) " "Verilog HDL assignment warning at FSM_clock.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(32) " "Verilog HDL assignment warning at FSM_clock.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(33) " "Verilog HDL assignment warning at FSM_clock.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FSM_clock.v(34) " "Verilog HDL assignment warning at FSM_clock.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c025Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c025Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c05Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c05Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c1Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2Hz FSM_clock.v(27) " "Verilog HDL Always Construct warning at FSM_clock.v(27): inferring latch(es) for variable \"c2Hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2Hz FSM_clock.v(27) " "Inferred latch for \"c2Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1Hz FSM_clock.v(27) " "Inferred latch for \"c1Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c05Hz FSM_clock.v(27) " "Inferred latch for \"c05Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c025Hz FSM_clock.v(27) " "Inferred latch for \"c025Hz\" at FSM_clock.v(27)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736375 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_4bits Datapath:U0_DP\|Mux4x1_4bits:MUX10 " "Elaborating entity \"Mux4x1_4bits\" for hierarchy \"Datapath:U0_DP\|Mux4x1_4bits:MUX10\"" {  } { { "../src/Datapath.v" "MUX10" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736376 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux4x1_4bits.v(36) " "Verilog HDL Always Construct warning at Mux4x1_4bits.v(36): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736376 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[0\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736376 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[1\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736376 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[2\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736376 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux4x1_4bits.v(39) " "Inferred latch for \"out\[3\]\" at Mux4x1_4bits.v(39)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736376 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:CT\"" {  } { { "../src/Datapath.v" "CT" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:CR\"" {  } { { "../src/Datapath.v" "CR" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_user Datapath:U0_DP\|Counter_user:C_USER " "Elaborating entity \"Counter_user\" for hierarchy \"Datapath:U0_DP\|Counter_user:C_USER\"" {  } { { "../src/Datapath.v" "C_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_FPGA Datapath:U0_DP\|Counter_FPGA:CFPGA " "Elaborating entity \"Counter_FPGA\" for hierarchy \"Datapath:U0_DP\|Counter_FPGA:CFPGA\"" {  } { { "../src/Datapath.v" "CFPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736386 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_FPGA.v(31) " "Verilog HDL Event Control warning at Counter_FPGA.v(31): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719339736386 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Counter_FPGA.v(50) " "Verilog HDL warning at Counter_FPGA.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 50 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1719339736386 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_FPGA.v(31) " "Verilog HDL Always Construct warning at Counter_FPGA.v(31): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736386 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_FPGA.v(31) " "Inferred latch for \"tc\" at Counter_FPGA.v(31)" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736386 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:S1 " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:S1\"" {  } { { "../src/Datapath.v" "S1" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:S2 " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:S2\"" {  } { { "../src/Datapath.v" "S2" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:S3 " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:S3\"" {  } { { "../src/Datapath.v" "S3" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:S4 " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:S4\"" {  } { { "../src/Datapath.v" "S4" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync Datapath:U0_DP\|ButtonSync:BTN " "Elaborating entity \"ButtonSync\" for hierarchy \"Datapath:U0_DP\|ButtonSync:BTN\"" {  } { { "../src/Datapath.v" "BTN" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica Datapath:U0_DP\|Logica:LG " "Elaborating entity \"Logica\" for hierarchy \"Datapath:U0_DP\|Logica:LG\"" {  } { { "../src/Datapath.v" "LG" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736391 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "points Logica.v(35) " "Output port \"points\" at Logica.v(35) has no driver" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719339736392 "|Topo|Datapath:U0_DP|Logica:LG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_setup Datapath:U0_DP\|Reg_setup:R_SETUP " "Elaborating entity \"Reg_setup\" for hierarchy \"Datapath:U0_DP\|Reg_setup:R_SETUP\"" {  } { { "../src/Datapath.v" "R_SETUP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736392 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw Reg_setup.v(45) " "Verilog HDL Always Construct warning at Reg_setup.v(45): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setup Reg_setup.v(36) " "Verilog HDL Always Construct warning at Reg_setup.v(36): inferring latch(es) for variable \"setup\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[0\] Reg_setup.v(36) " "Inferred latch for \"setup\[0\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[1\] Reg_setup.v(36) " "Inferred latch for \"setup\[1\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[2\] Reg_setup.v(36) " "Inferred latch for \"setup\[2\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[3\] Reg_setup.v(36) " "Inferred latch for \"setup\[3\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[4\] Reg_setup.v(36) " "Inferred latch for \"setup\[4\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[5\] Reg_setup.v(36) " "Inferred latch for \"setup\[5\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[6\] Reg_setup.v(36) " "Inferred latch for \"setup\[6\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[7\] Reg_setup.v(36) " "Inferred latch for \"setup\[7\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736393 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_fgpa Datapath:U0_DP\|Reg_fgpa:R_FPGA " "Elaborating entity \"Reg_fgpa\" for hierarchy \"Datapath:U0_DP\|Reg_fgpa:R_FPGA\"" {  } { { "../src/Datapath.v" "R_FPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736393 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(45) " "Verilog HDL Always Construct warning at Reg_fpga.v(45): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(46) " "Verilog HDL Always Construct warning at Reg_fpga.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Reg_fpga.v(46) " "Verilog HDL assignment warning at Reg_fpga.v(46): truncated value with size 5 to match size of target (4)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] Reg_fpga.v(41) " "Inferred latch for \"q3\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] Reg_fpga.v(41) " "Inferred latch for \"q3\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] Reg_fpga.v(41) " "Inferred latch for \"q3\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] Reg_fpga.v(41) " "Inferred latch for \"q3\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_fpga.v(41) " "Inferred latch for \"q\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736394 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_fpga.v(41) " "Inferred latch for \"q\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_fpga.v(41) " "Inferred latch for \"q\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_fpga.v(41) " "Inferred latch for \"q\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_fpga.v(41) " "Inferred latch for \"q\[4\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_fpga.v(41) " "Inferred latch for \"q\[5\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_fpga.v(41) " "Inferred latch for \"q\[6\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_fpga.v(41) " "Inferred latch for \"q\[7\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_fpga.v(41) " "Inferred latch for \"q\[8\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_fpga.v(41) " "Inferred latch for \"q\[9\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_fpga.v(41) " "Inferred latch for \"q\[10\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_fpga.v(41) " "Inferred latch for \"q\[11\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_fpga.v(41) " "Inferred latch for \"q\[12\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_fpga.v(41) " "Inferred latch for \"q\[13\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_fpga.v(41) " "Inferred latch for \"q\[14\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_fpga.v(41) " "Inferred latch for \"q\[15\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_fpga.v(41) " "Inferred latch for \"q\[16\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_fpga.v(41) " "Inferred latch for \"q\[17\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_fpga.v(41) " "Inferred latch for \"q\[18\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_fpga.v(41) " "Inferred latch for \"q\[19\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_fpga.v(41) " "Inferred latch for \"q\[20\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_fpga.v(41) " "Inferred latch for \"q\[21\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_fpga.v(41) " "Inferred latch for \"q\[22\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_fpga.v(41) " "Inferred latch for \"q\[23\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_fpga.v(41) " "Inferred latch for \"q\[24\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_fpga.v(41) " "Inferred latch for \"q\[25\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_fpga.v(41) " "Inferred latch for \"q\[26\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_fpga.v(41) " "Inferred latch for \"q\[27\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_fpga.v(41) " "Inferred latch for \"q\[28\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_fpga.v(41) " "Inferred latch for \"q\[29\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_fpga.v(41) " "Inferred latch for \"q\[30\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_fpga.v(41) " "Inferred latch for \"q\[31\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_fpga.v(41) " "Inferred latch for \"q\[32\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_fpga.v(41) " "Inferred latch for \"q\[33\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_fpga.v(41) " "Inferred latch for \"q\[34\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_fpga.v(41) " "Inferred latch for \"q\[35\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_fpga.v(41) " "Inferred latch for \"q\[36\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_fpga.v(41) " "Inferred latch for \"q\[37\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_fpga.v(41) " "Inferred latch for \"q\[38\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736395 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_fpga.v(41) " "Inferred latch for \"q\[39\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_fpga.v(41) " "Inferred latch for \"q\[40\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_fpga.v(41) " "Inferred latch for \"q\[41\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_fpga.v(41) " "Inferred latch for \"q\[42\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_fpga.v(41) " "Inferred latch for \"q\[43\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_fpga.v(41) " "Inferred latch for \"q\[44\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_fpga.v(41) " "Inferred latch for \"q\[45\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_fpga.v(41) " "Inferred latch for \"q\[46\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_fpga.v(41) " "Inferred latch for \"q\[47\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_fpga.v(41) " "Inferred latch for \"q\[48\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_fpga.v(41) " "Inferred latch for \"q\[49\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_fpga.v(41) " "Inferred latch for \"q\[50\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_fpga.v(41) " "Inferred latch for \"q\[51\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_fpga.v(41) " "Inferred latch for \"q\[52\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_fpga.v(41) " "Inferred latch for \"q\[53\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_fpga.v(41) " "Inferred latch for \"q\[54\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_fpga.v(41) " "Inferred latch for \"q\[55\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_fpga.v(41) " "Inferred latch for \"q\[56\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_fpga.v(41) " "Inferred latch for \"q\[57\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_fpga.v(41) " "Inferred latch for \"q\[58\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_fpga.v(41) " "Inferred latch for \"q\[59\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_fpga.v(41) " "Inferred latch for \"q\[60\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_fpga.v(41) " "Inferred latch for \"q\[61\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_fpga.v(41) " "Inferred latch for \"q\[62\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_fpga.v(41) " "Inferred latch for \"q\[63\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_user Datapath:U0_DP\|Reg_user:R_USER " "Elaborating entity \"Reg_user\" for hierarchy \"Datapath:U0_DP\|Reg_user:R_USER\"" {  } { { "../src/Datapath.v" "R_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736397 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_user.v(40) " "Verilog HDL Always Construct warning at Reg_user.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_user.v(36) " "Verilog HDL Always Construct warning at Reg_user.v(36): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_user.v(36) " "Inferred latch for \"q\[0\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_user.v(36) " "Inferred latch for \"q\[1\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_user.v(36) " "Inferred latch for \"q\[2\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_user.v(36) " "Inferred latch for \"q\[3\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_user.v(36) " "Inferred latch for \"q\[4\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_user.v(36) " "Inferred latch for \"q\[5\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_user.v(36) " "Inferred latch for \"q\[6\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_user.v(36) " "Inferred latch for \"q\[7\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_user.v(36) " "Inferred latch for \"q\[8\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_user.v(36) " "Inferred latch for \"q\[9\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_user.v(36) " "Inferred latch for \"q\[10\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_user.v(36) " "Inferred latch for \"q\[11\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_user.v(36) " "Inferred latch for \"q\[12\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_user.v(36) " "Inferred latch for \"q\[13\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_user.v(36) " "Inferred latch for \"q\[14\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_user.v(36) " "Inferred latch for \"q\[15\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_user.v(36) " "Inferred latch for \"q\[16\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_user.v(36) " "Inferred latch for \"q\[17\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_user.v(36) " "Inferred latch for \"q\[18\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_user.v(36) " "Inferred latch for \"q\[19\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_user.v(36) " "Inferred latch for \"q\[20\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_user.v(36) " "Inferred latch for \"q\[21\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_user.v(36) " "Inferred latch for \"q\[22\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_user.v(36) " "Inferred latch for \"q\[23\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_user.v(36) " "Inferred latch for \"q\[24\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_user.v(36) " "Inferred latch for \"q\[25\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_user.v(36) " "Inferred latch for \"q\[26\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_user.v(36) " "Inferred latch for \"q\[27\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_user.v(36) " "Inferred latch for \"q\[28\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_user.v(36) " "Inferred latch for \"q\[29\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736399 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_user.v(36) " "Inferred latch for \"q\[30\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_user.v(36) " "Inferred latch for \"q\[31\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_user.v(36) " "Inferred latch for \"q\[32\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_user.v(36) " "Inferred latch for \"q\[33\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_user.v(36) " "Inferred latch for \"q\[34\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_user.v(36) " "Inferred latch for \"q\[35\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_user.v(36) " "Inferred latch for \"q\[36\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_user.v(36) " "Inferred latch for \"q\[37\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_user.v(36) " "Inferred latch for \"q\[38\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_user.v(36) " "Inferred latch for \"q\[39\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_user.v(36) " "Inferred latch for \"q\[40\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_user.v(36) " "Inferred latch for \"q\[41\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_user.v(36) " "Inferred latch for \"q\[42\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_user.v(36) " "Inferred latch for \"q\[43\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_user.v(36) " "Inferred latch for \"q\[44\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_user.v(36) " "Inferred latch for \"q\[45\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_user.v(36) " "Inferred latch for \"q\[46\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_user.v(36) " "Inferred latch for \"q\[47\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_user.v(36) " "Inferred latch for \"q\[48\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_user.v(36) " "Inferred latch for \"q\[49\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_user.v(36) " "Inferred latch for \"q\[50\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_user.v(36) " "Inferred latch for \"q\[51\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_user.v(36) " "Inferred latch for \"q\[52\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_user.v(36) " "Inferred latch for \"q\[53\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_user.v(36) " "Inferred latch for \"q\[54\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_user.v(36) " "Inferred latch for \"q\[55\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_user.v(36) " "Inferred latch for \"q\[56\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_user.v(36) " "Inferred latch for \"q\[57\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_user.v(36) " "Inferred latch for \"q\[58\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_user.v(36) " "Inferred latch for \"q\[59\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_user.v(36) " "Inferred latch for \"q\[60\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_user.v(36) " "Inferred latch for \"q\[61\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_user.v(36) " "Inferred latch for \"q\[62\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_user.v(36) " "Inferred latch for \"q\[63\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736400 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_7bits Datapath:U0_DP\|Mux2x1_7bits:MUX0 " "Elaborating entity \"Mux2x1_7bits\" for hierarchy \"Datapath:U0_DP\|Mux2x1_7bits:MUX0\"" {  } { { "../src/Datapath.v" "MUX0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736401 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux2x1_7bits.v(32) " "Verilog HDL Always Construct warning at Mux2x1_7bits.v(32): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719339736401 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[0\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[1\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[2\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[3\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[4\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[5\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux2x1_7bits.v(32) " "Inferred latch for \"out\[6\]\" at Mux2x1_7bits.v(32)" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719339736402 "|Topo|Datapath:U0_DP|Mux2x1_7bits:MUX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7seg Datapath:U0_DP\|Dec7seg:DEC0 " "Elaborating entity \"Dec7seg\" for hierarchy \"Datapath:U0_DP\|Dec7seg:DEC0\"" {  } { { "../src/Datapath.v" "DEC0" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:U1_FSM " "Elaborating entity \"Controle\" for hierarchy \"Controle:U1_FSM\"" {  } { { "../src/Topo.v" "U1_FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719339736407 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enter Controle.v(66) " "Verilog HDL Always Construct warning at Controle.v(66): variable \"enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719339736408 "|Topo|Controle:U1_FSM"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719339736671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] " "Latch Datapath:U0_DP\|Reg_setup:R_SETUP\|setup\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_FSM\|state.setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM\|state.setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719339736696 ""}  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719339736696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719339736713 "|Topo|hex5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719339736713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719339736780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719339736845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719339736956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719339736956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719339736994 "|Topo|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719339736994 "|Topo|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719339736994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719339736994 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719339736994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719339736994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719339736994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719339737007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 15:22:17 2024 " "Processing ended: Tue Jun 25 15:22:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719339737007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719339737007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719339737007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719339737007 ""}
