<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_rtl_core.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_ast.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_nativelink.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_msim.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_tb.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_mlab.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_model.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_coef_int.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_input.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="simulation/submodules/FIR_ofc_fir_compiler_ii_0_param.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file path="simulation/FIR_ofc.vhd" type="VHDL" />
 <topLevel name="FIR_ofc" />
 <deviceFamily name="cyclonev" />
</simPackage>
