
AquaSmart_22420.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0800c280  0800c280  0001c280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c354  0800c354  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  0800c354  0800c354  0001c354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c35c  0800c35c  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c35c  0800c35c  0001c35c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c360  0800c360  0001c360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800c364  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005214  20000134  0800c498  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005348  0800c498  00025348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029bdf  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005439  00000000  00000000  00049d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001af0  00000000  00000000  0004f180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018b8  00000000  00000000  00050c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000281e2  00000000  00000000  00052528  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b8ea  00000000  00000000  0007a70a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9cd6  00000000  00000000  00095ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016fcca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070e0  00000000  00000000  0016fd48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000134 	.word	0x20000134
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c268 	.word	0x0800c268

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000138 	.word	0x20000138
 80001cc:	0800c268 	.word	0x0800c268

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <send_data>:
//{
//	return(HAL_GetTick() >= +LoRa_timer);
//}

void send_data(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0
	 sensor_buf_t data;

	 data = ringbuf_get(&data_ring_buff);
 80004d6:	463b      	mov	r3, r7
 80004d8:	4903      	ldr	r1, [pc, #12]	; (80004e8 <send_data+0x18>)
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 fe65 	bl	80011aa <ringbuf_get>
	 /*
	  *
	  * LORA COMM.
	  *
	  * */
}
 80004e0:	bf00      	nop
 80004e2:	3720      	adds	r7, #32
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20004a80 	.word	0x20004a80

080004ec <LoRa_initialization>:
//	  {-1, NULL, -1, NULL },
//};

//fsm_t* LoRa_initialization(uint16_t period)
void LoRa_initialization(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
//	fsm_t* fsm_LoRa;
	ringbuf_init(&data_ring_buff, RBUF_SIZE);
 80004f0:	2103      	movs	r1, #3
 80004f2:	4802      	ldr	r0, [pc, #8]	; (80004fc <LoRa_initialization+0x10>)
 80004f4:	f000 fdfc 	bl	80010f0 <ringbuf_init>
//	fsm_LoRa = fsm_new(send_wireless);
//	LoRa_timer = HAL_GetTick() + period;
//	LoRa_period = period;

//	return fsm_LoRa;
}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	20004a80 	.word	0x20004a80

08000500 <save_new_data>:

void save_new_data(sensor_buf_t data)
{
 8000500:	b084      	sub	sp, #16
 8000502:	b5b0      	push	{r4, r5, r7, lr}
 8000504:	b086      	sub	sp, #24
 8000506:	af06      	add	r7, sp, #24
 8000508:	f107 0410 	add.w	r4, r7, #16
 800050c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ringbuf_put(&data_ring_buff, data);
 8000510:	466d      	mov	r5, sp
 8000512:	f107 041c 	add.w	r4, r7, #28
 8000516:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000518:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800051a:	6823      	ldr	r3, [r4, #0]
 800051c:	602b      	str	r3, [r5, #0]
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000524:	4804      	ldr	r0, [pc, #16]	; (8000538 <save_new_data+0x38>)
 8000526:	f000 fe00 	bl	800112a <ringbuf_put>
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000532:	b004      	add	sp, #16
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	20004a80 	.word	0x20004a80

0800053c <PreSleepProcessing>:
void PreSleepProcessing(uint32_t *ulExpectedIdleTime);
void PostSleepProcessing(uint32_t *ulExpectedIdleTime);

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
/* place for user code */ 
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <fsm_init>:
  fsm_init (this, tt);
  return this;
}

void fsm_init (fsm_t* this, fsm_trans_t* tt)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
  this->tt = tt;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	683a      	ldr	r2, [r7, #0]
 8000572:	605a      	str	r2, [r3, #4]
  this->current_state = tt->orig_state;
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	601a      	str	r2, [r3, #0]
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr

08000588 <fsm_fire>:

void fsm_fire (fsm_t* this)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  fsm_trans_t* t;
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	60fb      	str	r3, [r7, #12]
 8000596:	e01c      	b.n	80005d2 <fsm_fire+0x4a>
    if ((this->current_state == t->orig_state) && t->in(this)) {
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d113      	bne.n	80005cc <fsm_fire+0x44>
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	6878      	ldr	r0, [r7, #4]
 80005aa:	4798      	blx	r3
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00c      	beq.n	80005cc <fsm_fire+0x44>
      this->current_state = t->dest_state;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	689a      	ldr	r2, [r3, #8]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]
      if (t->out)
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	68db      	ldr	r3, [r3, #12]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d00c      	beq.n	80005dc <fsm_fire+0x54>
        t->out(this);
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	6878      	ldr	r0, [r7, #4]
 80005c8:	4798      	blx	r3
      break;
 80005ca:	e007      	b.n	80005dc <fsm_fire+0x54>
  for (t = this->tt; t->orig_state >= 0; ++t) {
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	3310      	adds	r3, #16
 80005d0:	60fb      	str	r3, [r7, #12]
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	dade      	bge.n	8000598 <fsm_fire+0x10>
    }
  }
}
 80005da:	e000      	b.n	80005de <fsm_fire+0x56>
      break;
 80005dc:	bf00      	nop
}
 80005de:	bf00      	nop
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <data_saved>:
	  Saving,
	  Sleeping,
	  Setup
}sensor_state;

int data_saved(fsm_t* this){ return 1; }
 80005e6:	b480      	push	{r7}
 80005e8:	b083      	sub	sp, #12
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <error>:

int error (fsm_t* this) {
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	689b      	ldr	r3, [r3, #8]
 800060c:	60bb      	str	r3, [r7, #8]
	if (config->data_average <= 0 || config->data_average > config->threshold_Max)
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	889b      	ldrh	r3, [r3, #4]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d005      	beq.n	8000622 <error+0x26>
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	889a      	ldrh	r2, [r3, #4]
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800061e:	429a      	cmp	r2, r3
 8000620:	d901      	bls.n	8000626 <error+0x2a>
		return 1;
 8000622:	2301      	movs	r3, #1
 8000624:	e000      	b.n	8000628 <error+0x2c>
	else return 0;
 8000626:	2300      	movs	r3, #0
}
 8000628:	4618      	mov	r0, r3
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <no_error>:

int no_error (fsm_t* this) {
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	60bb      	str	r3, [r7, #8]
	if (config->data_average > 0 && config->data_average <= config->threshold_Max)
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	889b      	ldrh	r3, [r3, #4]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d007      	beq.n	800065e <no_error+0x2a>
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	889a      	ldrh	r2, [r3, #4]
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000656:	429a      	cmp	r2, r3
 8000658:	d801      	bhi.n	800065e <no_error+0x2a>
		return 1;
 800065a:	2301      	movs	r3, #1
 800065c:	e000      	b.n	8000660 <no_error+0x2c>
	else return 0;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <timer_sleep>:

int timer_sleep (fsm_t* this) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	60bb      	str	r3, [r7, #8]
	if(config->active && HAL_GetTick()>=config->sleep_timer) return 1;
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d008      	beq.n	8000698 <timer_sleep+0x2c>
 8000686:	f001 f837 	bl	80016f8 <HAL_GetTick>
 800068a:	4602      	mov	r2, r0
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	429a      	cmp	r2, r3
 8000692:	d301      	bcc.n	8000698 <timer_sleep+0x2c>
 8000694:	2301      	movs	r3, #1
 8000696:	e000      	b.n	800069a <timer_sleep+0x2e>
	else return 0;
 8000698:	2300      	movs	r3, #0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <timer_setup>:

int timer_setup (fsm_t* this) {
 80006a2:	b580      	push	{r7, lr}
 80006a4:	b084      	sub	sp, #16
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	689b      	ldr	r3, [r3, #8]
 80006b2:	60bb      	str	r3, [r7, #8]
	return (HAL_GetTick()>config->setup_timer);
 80006b4:	f001 f820 	bl	80016f8 <HAL_GetTick>
 80006b8:	4602      	mov	r2, r0
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	429a      	cmp	r2, r3
 80006c0:	bf8c      	ite	hi
 80006c2:	2301      	movhi	r3, #1
 80006c4:	2300      	movls	r3, #0
 80006c6:	b2db      	uxtb	r3, r3
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <warned>:

int warned (fsm_t* this) {
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	689b      	ldr	r3, [r3, #8]
 80006e0:	60bb      	str	r3, [r7, #8]
	return (config->warning_count < 2);
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	691b      	ldr	r3, [r3, #16]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	bfd4      	ite	le
 80006ea:	2301      	movle	r3, #1
 80006ec:	2300      	movgt	r3, #0
 80006ee:	b2db      	uxtb	r3, r3
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr

080006fc <contador>:

int contador (fsm_t* this) {
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	60bb      	str	r3, [r7, #8]
	if(config->measure_count>=(config->measure_average))
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	7e1b      	ldrb	r3, [r3, #24]
 8000712:	b29a      	uxth	r2, r3
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000718:	429a      	cmp	r2, r3
 800071a:	d301      	bcc.n	8000720 <contador+0x24>
		return 1;
 800071c:	2301      	movs	r3, #1
 800071e:	e000      	b.n	8000722 <contador+0x26>
	else return 0;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	3714      	adds	r7, #20
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <timer_measure>:


int timer_measure (fsm_t* this) {
 800072e:	b580      	push	{r7, lr}
 8000730:	b086      	sub	sp, #24
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
	long debug = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	613b      	str	r3, [r7, #16]
	sensor_t* config = punt->param;
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	60fb      	str	r3, [r7, #12]

	debug = HAL_GetTick();
 8000744:	f000 ffd8 	bl	80016f8 <HAL_GetTick>
 8000748:	4603      	mov	r3, r0
 800074a:	617b      	str	r3, [r7, #20]
	if(config->measure_count>=(config->measure_average))
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	7e1b      	ldrb	r3, [r3, #24]
 8000750:	b29a      	uxth	r2, r3
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000756:	429a      	cmp	r2, r3
 8000758:	d301      	bcc.n	800075e <timer_measure+0x30>
	return 0;
 800075a:	2300      	movs	r3, #0
 800075c:	e009      	b.n	8000772 <timer_measure+0x44>
	else return (HAL_GetTick()>=(config->measure_timer));
 800075e:	f000 ffcb 	bl	80016f8 <HAL_GetTick>
 8000762:	4602      	mov	r2, r0
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	695b      	ldr	r3, [r3, #20]
 8000768:	429a      	cmp	r2, r3
 800076a:	bf2c      	ite	cs
 800076c:	2301      	movcs	r3, #1
 800076e:	2300      	movcc	r3, #0
 8000770:	b2db      	uxtb	r3, r3
}
 8000772:	4618      	mov	r0, r3
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <warning_limit>:

int warning_limit (fsm_t* this) {
 800077a:	b480      	push	{r7}
 800077c:	b085      	sub	sp, #20
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	689b      	ldr	r3, [r3, #8]
 800078a:	60bb      	str	r3, [r7, #8]
	return(config->warning_count >= 2);
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	691b      	ldr	r3, [r3, #16]
 8000790:	2b01      	cmp	r3, #1
 8000792:	bfcc      	ite	gt
 8000794:	2301      	movgt	r3, #1
 8000796:	2300      	movle	r3, #0
 8000798:	b2db      	uxtb	r3, r3
}
 800079a:	4618      	mov	r0, r3
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
	...

080007a8 <measuring>:

void measuring (fsm_t* this) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	uint16_t data=0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	82fb      	strh	r3, [r7, #22]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	613b      	str	r3, [r7, #16]
	sensor_t* config = punt->param;
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	689b      	ldr	r3, [r3, #8]
 80007bc:	60fb      	str	r3, [r7, #12]

	data = HAL_ADC_GetValue(&hadc1);
 80007be:	4812      	ldr	r0, [pc, #72]	; (8000808 <measuring+0x60>)
 80007c0:	f001 f905 	bl	80019ce <HAL_ADC_GetValue>
 80007c4:	4603      	mov	r3, r0
 80007c6:	82fb      	strh	r3, [r7, #22]

	config->data_recovered = config->data_recovered + data;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	885a      	ldrh	r2, [r3, #2]
 80007cc:	8afb      	ldrh	r3, [r7, #22]
 80007ce:	4413      	add	r3, r2
 80007d0:	b29a      	uxth	r2, r3
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	805a      	strh	r2, [r3, #2]
	config->measure_count = config->measure_count +1;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	7e1b      	ldrb	r3, [r3, #24]
 80007da:	3301      	adds	r3, #1
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	761a      	strb	r2, [r3, #24]
	config->measure_timer = HAL_GetTick()+ config->measure_period;
 80007e2:	f000 ff89 	bl	80016f8 <HAL_GetTick>
 80007e6:	4602      	mov	r2, r0
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80007ec:	4413      	add	r3, r2
 80007ee:	461a      	mov	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	615a      	str	r2, [r3, #20]

	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007fa:	4804      	ldr	r0, [pc, #16]	; (800080c <measuring+0x64>)
 80007fc:	f001 fdbe 	bl	800237c <HAL_GPIO_WritePin>
}
 8000800:	bf00      	nop
 8000802:	3718      	adds	r7, #24
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20004aec 	.word	0x20004aec
 800080c:	40020c00 	.word	0x40020c00

08000810 <process_data>:

void process_data (fsm_t* this) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	60bb      	str	r3, [r7, #8]
	config->data_average = config->data_recovered/config->measure_count;
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	885b      	ldrh	r3, [r3, #2]
 8000826:	461a      	mov	r2, r3
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	7e1b      	ldrb	r3, [r3, #24]
 800082c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000830:	b29a      	uxth	r2, r3
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	809a      	strh	r2, [r3, #4]
	HAL_ADC_Stop(&hadc1);
 8000836:	4819      	ldr	r0, [pc, #100]	; (800089c <process_data+0x8c>)
 8000838:	f001 f896 	bl	8001968 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, 1);
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000842:	4817      	ldr	r0, [pc, #92]	; (80008a0 <process_data+0x90>)
 8000844:	f001 fd9a 	bl	800237c <HAL_GPIO_WritePin>

	if (config->data_average <= config->threshold_H && config->data_average >= config->threshold_L)
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	889a      	ldrh	r2, [r3, #4]
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	8c1b      	ldrh	r3, [r3, #32]
 8000850:	429a      	cmp	r2, r3
 8000852:	d812      	bhi.n	800087a <process_data+0x6a>
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	889a      	ldrh	r2, [r3, #4]
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	8bdb      	ldrh	r3, [r3, #30]
 800085c:	429a      	cmp	r2, r3
 800085e:	d30c      	bcc.n	800087a <process_data+0x6a>
	{
		config->alarm = 0;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	2200      	movs	r2, #0
 8000864:	719a      	strb	r2, [r3, #6]
		config->alarm = FALSE;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	2200      	movs	r2, #0
 800086a:	719a      	strb	r2, [r3, #6]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000872:	480b      	ldr	r0, [pc, #44]	; (80008a0 <process_data+0x90>)
 8000874:	f001 fd82 	bl	800237c <HAL_GPIO_WritePin>
 8000878:	e00b      	b.n	8000892 <process_data+0x82>
	}
	else
	{
		config->alarm = 1;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	2201      	movs	r2, #1
 800087e:	719a      	strb	r2, [r3, #6]
		config->alarm = TRUE;
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	2201      	movs	r2, #1
 8000884:	719a      	strb	r2, [r3, #6]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088c:	4804      	ldr	r0, [pc, #16]	; (80008a0 <process_data+0x90>)
 800088e:	f001 fd75 	bl	800237c <HAL_GPIO_WritePin>

	}

}
 8000892:	bf00      	nop
 8000894:	3710      	adds	r7, #16
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20004aec 	.word	0x20004aec
 80008a0:	40020c00 	.word	0x40020c00

080008a4 <alert>:
void alert (fsm_t* this) {
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	60bb      	str	r3, [r7, #8]
	config->warning_count = config->warning_count +1;
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	691b      	ldr	r3, [r3, #16]
 80008ba:	1c5a      	adds	r2, r3, #1
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	611a      	str	r2, [r3, #16]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <sleep>:

void sleep (fsm_t* this) { // led orange
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	689b      	ldr	r3, [r3, #8]
 80008dc:	60bb      	str	r3, [r7, #8]
	config->sleep_timer = HAL_GetTick()+config->sleep_period;
 80008de:	f000 ff0b 	bl	80016f8 <HAL_GetTick>
 80008e2:	4602      	mov	r2, r0
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80008e8:	4413      	add	r3, r2
 80008ea:	461a      	mov	r2, r3
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	60da      	str	r2, [r3, #12]

	HAL_GPIO_WritePin(GPIOD, config->supply_Pin, RESET);
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	8b9b      	ldrh	r3, [r3, #28]
 80008f4:	2200      	movs	r2, #0
 80008f6:	4619      	mov	r1, r3
 80008f8:	4817      	ldr	r0, [pc, #92]	; (8000958 <sleep+0x8c>)
 80008fa:	f001 fd3f 	bl	800237c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000904:	4814      	ldr	r0, [pc, #80]	; (8000958 <sleep+0x8c>)
 8000906:	f001 fd39 	bl	800237c <HAL_GPIO_WritePin>

	if(config->warning_count >= 2)
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	691b      	ldr	r3, [r3, #16]
 800090e:	2b01      	cmp	r3, #1
 8000910:	dd0f      	ble.n	8000932 <sleep+0x66>
	{
		config->error = TRUE;
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	2201      	movs	r2, #1
 8000916:	71da      	strb	r2, [r3, #7]
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, SET);
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800091e:	480e      	ldr	r0, [pc, #56]	; (8000958 <sleep+0x8c>)
 8000920:	f001 fd2c 	bl	800237c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092a:	480b      	ldr	r0, [pc, #44]	; (8000958 <sleep+0x8c>)
 800092c:	f001 fd26 	bl	800237c <HAL_GPIO_WritePin>
	{
		config->error = FALSE;
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, SET);
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, RESET);
	}
}
 8000930:	e00e      	b.n	8000950 <sleep+0x84>
		config->error = FALSE;
 8000932:	68bb      	ldr	r3, [r7, #8]
 8000934:	2200      	movs	r2, #0
 8000936:	71da      	strb	r2, [r3, #7]
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, SET);
 8000938:	2201      	movs	r2, #1
 800093a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800093e:	4806      	ldr	r0, [pc, #24]	; (8000958 <sleep+0x8c>)
 8000940:	f001 fd1c 	bl	800237c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800094a:	4803      	ldr	r0, [pc, #12]	; (8000958 <sleep+0x8c>)
 800094c:	f001 fd16 	bl	800237c <HAL_GPIO_WritePin>
}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40020c00 	.word	0x40020c00

0800095c <setting_up>:

void setting_up (fsm_t* this) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	60fb      	str	r3, [r7, #12]
	sensor_t* config = punt->param;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	60bb      	str	r3, [r7, #8]
	config->measure_count = 0;
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	2200      	movs	r2, #0
 8000972:	761a      	strb	r2, [r3, #24]
	config->warning_count = 0;
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
	config->data_recovered = 0;
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	2200      	movs	r2, #0
 800097e:	805a      	strh	r2, [r3, #2]
	config->data_average = 0;
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	2200      	movs	r2, #0
 8000984:	809a      	strh	r2, [r3, #4]
	config->setup_timer = HAL_GetTick() + config->setup_period;
 8000986:	f000 feb7 	bl	80016f8 <HAL_GetTick>
 800098a:	4602      	mov	r2, r0
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000990:	4413      	add	r3, r2
 8000992:	461a      	mov	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(GPIOD, config->supply_Pin, SET);
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	8b9b      	ldrh	r3, [r3, #28]
 800099c:	2201      	movs	r2, #1
 800099e:	4619      	mov	r1, r3
 80009a0:	480a      	ldr	r0, [pc, #40]	; (80009cc <setting_up+0x70>)
 80009a2:	f001 fceb 	bl	800237c <HAL_GPIO_WritePin>
	HAL_ADC_Start(&hadc1);
 80009a6:	480a      	ldr	r0, [pc, #40]	; (80009d0 <setting_up+0x74>)
 80009a8:	f000 ff18 	bl	80017dc <HAL_ADC_Start>

	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, SET);
 80009ac:	2201      	movs	r2, #1
 80009ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009b2:	4806      	ldr	r0, [pc, #24]	; (80009cc <setting_up+0x70>)
 80009b4:	f001 fce2 	bl	800237c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009be:	4803      	ldr	r0, [pc, #12]	; (80009cc <setting_up+0x70>)
 80009c0:	f001 fcdc 	bl	800237c <HAL_GPIO_WritePin>

}
 80009c4:	bf00      	nop
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40020c00 	.word	0x40020c00
 80009d0:	20004aec 	.word	0x20004aec

080009d4 <save_data>:

void save_data (fsm_t* this)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b091      	sub	sp, #68	; 0x44
 80009d8:	af04      	add	r7, sp, #16
 80009da:	6078      	str	r0, [r7, #4]
	sensor_buf_t data2save;

	fsm_sensor_t* punt = (fsm_sensor_t*) this;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	62fb      	str	r3, [r7, #44]	; 0x2c
	sensor_t* config = punt->param;
 80009e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	62bb      	str	r3, [r7, #40]	; 0x28

	data2save.ID = config->ID;
 80009e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009e8:	8b5b      	ldrh	r3, [r3, #26]
 80009ea:	813b      	strh	r3, [r7, #8]
	data2save.alarm = config->alarm;
 80009ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009ee:	799b      	ldrb	r3, [r3, #6]
 80009f0:	733b      	strb	r3, [r7, #12]
	data2save.error = config->error;
 80009f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009f4:	79db      	ldrb	r3, [r3, #7]
 80009f6:	737b      	strb	r3, [r7, #13]
	data2save.measure = config->data_average;
 80009f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fa:	889b      	ldrh	r3, [r3, #4]
 80009fc:	817b      	strh	r3, [r7, #10]
	data2save.threshold_H = config->threshold_H;
 80009fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a00:	8c1b      	ldrh	r3, [r3, #32]
 8000a02:	823b      	strh	r3, [r7, #16]
	data2save.threshold_L = config->threshold_L;
 8000a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a06:	8bdb      	ldrh	r3, [r3, #30]
 8000a08:	81fb      	strh	r3, [r7, #14]
//	data2save.timestamp =

	save_new_data(data2save);
 8000a0a:	466c      	mov	r4, sp
 8000a0c:	f107 0318 	add.w	r3, r7, #24
 8000a10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000a16:	f107 0308 	add.w	r3, r7, #8
 8000a1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a1c:	f7ff fd70 	bl	8000500 <save_new_data>
}
 8000a20:	bf00      	nop
 8000a22:	3734      	adds	r7, #52	; 0x34
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd90      	pop	{r4, r7, pc}

08000a28 <fsm_sensor_init>:
  fsm_param_init (fl, param);
  return fl;
}
#endif

void fsm_sensor_init (fsm_sensor_t* f, sensor_t* c) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  fsm_init ((fsm_t*)f, trans_sensor);
 8000a32:	4905      	ldr	r1, [pc, #20]	; (8000a48 <fsm_sensor_init+0x20>)
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fd95 	bl	8000564 <fsm_init>
  f->param = c;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	609a      	str	r2, [r3, #8]
}
 8000a40:	bf00      	nop
 8000a42:	3708      	adds	r7, #8
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	20000000 	.word	0x20000000

08000a4c <sensor_initialization>:


void sensor_initialization(sensor_t* sensor, uint16_t ID, uint16_t supply_Pin, uint16_t threshold_L, uint16_t threshold_H, uint16_t threshold_Max, uint16_t setup_period, uint16_t sleep_period, uint16_t measure_period, uint16_t measure_average)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	4608      	mov	r0, r1
 8000a56:	4611      	mov	r1, r2
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	817b      	strh	r3, [r7, #10]
 8000a5e:	460b      	mov	r3, r1
 8000a60:	813b      	strh	r3, [r7, #8]
 8000a62:	4613      	mov	r3, r2
 8000a64:	80fb      	strh	r3, [r7, #6]
	/*SENSOR CONTROL*/
	sensor->active = TRUE;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2201      	movs	r2, #1
 8000a6a:	701a      	strb	r2, [r3, #0]
	sensor->data_recovered = 0;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	805a      	strh	r2, [r3, #2]
	sensor->data_average = 0;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2200      	movs	r2, #0
 8000a76:	809a      	strh	r2, [r3, #4]
	sensor->alarm = FALSE;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	719a      	strb	r2, [r3, #6]
	sensor->error = FALSE;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	2200      	movs	r2, #0
 8000a82:	71da      	strb	r2, [r3, #7]
	sensor->setup_timer = 0;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
	sensor->sleep_timer = 0;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
	sensor->warning_count = 0;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
	sensor->measure_timer = 0;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
	sensor->measure_count = 0;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	761a      	strb	r2, [r3, #24]

	/*SENSOR PARAMS*/
	sensor->ID = ID;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	897a      	ldrh	r2, [r7, #10]
 8000aa6:	835a      	strh	r2, [r3, #26]
	sensor->supply_Pin = supply_Pin;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	893a      	ldrh	r2, [r7, #8]
 8000aac:	839a      	strh	r2, [r3, #28]
	sensor->threshold_L = threshold_L;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	88fa      	ldrh	r2, [r7, #6]
 8000ab2:	83da      	strh	r2, [r3, #30]
	sensor->threshold_H = threshold_H;
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	8b3a      	ldrh	r2, [r7, #24]
 8000ab8:	841a      	strh	r2, [r3, #32]
	sensor->threshold_Max = threshold_Max;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	8bba      	ldrh	r2, [r7, #28]
 8000abe:	845a      	strh	r2, [r3, #34]	; 0x22
	sensor->setup_period = setup_period;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	8c3a      	ldrh	r2, [r7, #32]
 8000ac4:	849a      	strh	r2, [r3, #36]	; 0x24
	sensor->sleep_period = sleep_period;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000aca:	84da      	strh	r2, [r3, #38]	; 0x26
	sensor->measure_period = measure_period;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000ad0:	851a      	strh	r2, [r3, #40]	; 0x28
	sensor->measure_average = measure_average;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000ad6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8000ad8:	bf00      	nop
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aea:	f000 fd9f 	bl	800162c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aee:	f000 f83d 	bl	8000b6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af2:	f000 f9a5 	bl	8000e40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000af6:	f000 f90f 	bl	8000d18 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000afa:	f000 f93b 	bl	8000d74 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000afe:	f000 f969 	bl	8000dd4 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000b02:	f000 f8b5 	bl	8000c70 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  LoRa_initialization();
 8000b06:	f7ff fcf1 	bl	80004ec <LoRa_initialization>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b0a:	f007 fdaf 	bl	800866c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b0e:	4a0e      	ldr	r2, [pc, #56]	; (8000b48 <main+0x64>)
 8000b10:	2100      	movs	r1, #0
 8000b12:	480e      	ldr	r0, [pc, #56]	; (8000b4c <main+0x68>)
 8000b14:	f007 fe3c 	bl	8008790 <osThreadNew>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	4b0d      	ldr	r3, [pc, #52]	; (8000b50 <main+0x6c>)
 8000b1c:	601a      	str	r2, [r3, #0]

  /* creation of myTaskMeasure */
  myTaskMeasureHandle = osThreadNew(StartTaskMeasure, &fsm_s1, &myTaskMeasure_attributes);
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	4a0c      	ldr	r2, [pc, #48]	; (8000b54 <main+0x70>)
 8000b22:	4619      	mov	r1, r3
 8000b24:	480c      	ldr	r0, [pc, #48]	; (8000b58 <main+0x74>)
 8000b26:	f007 fe33 	bl	8008790 <osThreadNew>
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <main+0x78>)
 8000b2e:	601a      	str	r2, [r3, #0]

  /* creation of myTaskLoRa */
  myTaskLoRaHandle = osThreadNew(StartTaskLoRa, NULL, &myTaskLoRa_attributes);
 8000b30:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <main+0x7c>)
 8000b32:	2100      	movs	r1, #0
 8000b34:	480b      	ldr	r0, [pc, #44]	; (8000b64 <main+0x80>)
 8000b36:	f007 fe2b 	bl	8008790 <osThreadNew>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <main+0x84>)
 8000b3e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b40:	f007 fdc8 	bl	80086d4 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <main+0x60>
 8000b46:	bf00      	nop
 8000b48:	0800c2d0 	.word	0x0800c2d0
 8000b4c:	0800103d 	.word	0x0800103d
 8000b50:	20004b38 	.word	0x20004b38
 8000b54:	0800c2f4 	.word	0x0800c2f4
 8000b58:	08001051 	.word	0x08001051
 8000b5c:	20004b90 	.word	0x20004b90
 8000b60:	0800c318 	.word	0x0800c318
 8000b64:	080010bb 	.word	0x080010bb
 8000b68:	20004b34 	.word	0x20004b34

08000b6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b098      	sub	sp, #96	; 0x60
 8000b70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b76:	2230      	movs	r2, #48	; 0x30
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f00b fab1 	bl	800c0e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	4b31      	ldr	r3, [pc, #196]	; (8000c68 <SystemClock_Config+0xfc>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba6:	4a30      	ldr	r2, [pc, #192]	; (8000c68 <SystemClock_Config+0xfc>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bac:	6413      	str	r3, [r2, #64]	; 0x40
 8000bae:	4b2e      	ldr	r3, [pc, #184]	; (8000c68 <SystemClock_Config+0xfc>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bba:	2300      	movs	r3, #0
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	4b2b      	ldr	r3, [pc, #172]	; (8000c6c <SystemClock_Config+0x100>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a2a      	ldr	r2, [pc, #168]	; (8000c6c <SystemClock_Config+0x100>)
 8000bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	4b28      	ldr	r3, [pc, #160]	; (8000c6c <SystemClock_Config+0x100>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000bda:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000bde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be0:	2302      	movs	r3, #2
 8000be2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000be4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000be8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000bea:	2308      	movs	r3, #8
 8000bec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000bee:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000bf2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000bf8:	2307      	movs	r3, #7
 8000bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c00:	4618      	mov	r0, r3
 8000c02:	f003 fe9d 	bl	8004940 <HAL_RCC_OscConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000c0c:	f000 fa69 	bl	80010e2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c10:	230f      	movs	r3, #15
 8000c12:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c14:	2302      	movs	r3, #2
 8000c16:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c26:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c28:	f107 031c 	add.w	r3, r7, #28
 8000c2c:	2105      	movs	r1, #5
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f004 f8f6 	bl	8004e20 <HAL_RCC_ClockConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000c3a:	f000 fa52 	bl	80010e2 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c42:	23c0      	movs	r3, #192	; 0xc0
 8000c44:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f004 fac4 	bl	80051dc <HAL_RCCEx_PeriphCLKConfig>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000c5a:	f000 fa42 	bl	80010e2 <Error_Handler>
  }
}
 8000c5e:	bf00      	nop
 8000c60:	3760      	adds	r7, #96	; 0x60
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40007000 	.word	0x40007000

08000c70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c76:	463b      	mov	r3, r7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000c82:	4b22      	ldr	r3, [pc, #136]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000c84:	4a22      	ldr	r2, [pc, #136]	; (8000d10 <MX_ADC1_Init+0xa0>)
 8000c86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c88:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000c8a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000c90:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000c92:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c96:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c9e:	4b1b      	ldr	r3, [pc, #108]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ca4:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cac:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cb2:	4b16      	ldr	r3, [pc, #88]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cb4:	4a17      	ldr	r2, [pc, #92]	; (8000d14 <MX_ADC1_Init+0xa4>)
 8000cb6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cc4:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd2:	480e      	ldr	r0, [pc, #56]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cd4:	f000 fd3e 	bl	8001754 <HAL_ADC_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000cde:	f000 fa00 	bl	80010e2 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4806      	ldr	r0, [pc, #24]	; (8000d0c <MX_ADC1_Init+0x9c>)
 8000cf4:	f000 fe78 	bl	80019e8 <HAL_ADC_ConfigChannel>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000cfe:	f000 f9f0 	bl	80010e2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20004aec 	.word	0x20004aec
 8000d10:	40012000 	.word	0x40012000
 8000d14:	0f000001 	.word	0x0f000001

08000d18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d1e:	4a13      	ldr	r2, [pc, #76]	; (8000d6c <MX_I2C1_Init+0x54>)
 8000d20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d22:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d24:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <MX_I2C1_Init+0x58>)
 8000d26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d42:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <MX_I2C1_Init+0x50>)
 8000d56:	f003 f81b 	bl	8003d90 <HAL_I2C_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d60:	f000 f9bf 	bl	80010e2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20004b3c 	.word	0x20004b3c
 8000d6c:	40005400 	.word	0x40005400
 8000d70:	000186a0 	.word	0x000186a0

08000d74 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000d78:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d7a:	4a14      	ldr	r2, [pc, #80]	; (8000dcc <MX_I2S3_Init+0x58>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d84:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d86:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000d92:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d98:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000d9c:	4a0c      	ldr	r2, [pc, #48]	; (8000dd0 <MX_I2S3_Init+0x5c>)
 8000d9e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <MX_I2S3_Init+0x54>)
 8000db4:	f003 f924 	bl	8004000 <HAL_I2S_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000dbe:	f000 f990 	bl	80010e2 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20004bec 	.word	0x20004bec
 8000dcc:	40003c00 	.word	0x40003c00
 8000dd0:	00017700 	.word	0x00017700

08000dd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000dda:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <MX_SPI1_Init+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000dde:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000de0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000de4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000de6:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000df2:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e04:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e06:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e12:	4b09      	ldr	r3, [pc, #36]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e1e:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e20:	220a      	movs	r2, #10
 8000e22:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e24:	4804      	ldr	r0, [pc, #16]	; (8000e38 <MX_SPI1_Init+0x64>)
 8000e26:	f004 fb17 	bl	8005458 <HAL_SPI_Init>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e30:	f000 f957 	bl	80010e2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20004b94 	.word	0x20004b94
 8000e3c:	40013000 	.word	0x40013000

08000e40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08c      	sub	sp, #48	; 0x30
 8000e44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	f107 031c 	add.w	r3, r7, #28
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
 8000e5a:	4b71      	ldr	r3, [pc, #452]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	4a70      	ldr	r2, [pc, #448]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e60:	f043 0310 	orr.w	r3, r3, #16
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30
 8000e66:	4b6e      	ldr	r3, [pc, #440]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	f003 0310 	and.w	r3, r3, #16
 8000e6e:	61bb      	str	r3, [r7, #24]
 8000e70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	617b      	str	r3, [r7, #20]
 8000e76:	4b6a      	ldr	r3, [pc, #424]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	4a69      	ldr	r2, [pc, #420]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	6313      	str	r3, [r2, #48]	; 0x30
 8000e82:	4b67      	ldr	r3, [pc, #412]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	617b      	str	r3, [r7, #20]
 8000e8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	4b63      	ldr	r3, [pc, #396]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	4a62      	ldr	r2, [pc, #392]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9e:	4b60      	ldr	r3, [pc, #384]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b5c      	ldr	r3, [pc, #368]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a5b      	ldr	r2, [pc, #364]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b59      	ldr	r3, [pc, #356]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	4b55      	ldr	r3, [pc, #340]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	4a54      	ldr	r2, [pc, #336]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed6:	4b52      	ldr	r3, [pc, #328]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b4e      	ldr	r3, [pc, #312]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	4a4d      	ldr	r2, [pc, #308]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000eec:	f043 0308 	orr.w	r3, r3, #8
 8000ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef2:	4b4b      	ldr	r3, [pc, #300]	; (8001020 <MX_GPIO_Init+0x1e0>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2108      	movs	r1, #8
 8000f02:	4848      	ldr	r0, [pc, #288]	; (8001024 <MX_GPIO_Init+0x1e4>)
 8000f04:	f001 fa3a 	bl	800237c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4846      	ldr	r0, [pc, #280]	; (8001028 <MX_GPIO_Init+0x1e8>)
 8000f0e:	f001 fa35 	bl	800237c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000f12:	2200      	movs	r2, #0
 8000f14:	f24f 0112 	movw	r1, #61458	; 0xf012
 8000f18:	4844      	ldr	r0, [pc, #272]	; (800102c <MX_GPIO_Init+0x1ec>)
 8000f1a:	f001 fa2f 	bl	800237c <HAL_GPIO_WritePin>
                          |Sensor_Supply_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000f1e:	2308      	movs	r3, #8
 8000f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 031c 	add.w	r3, r7, #28
 8000f32:	4619      	mov	r1, r3
 8000f34:	483b      	ldr	r0, [pc, #236]	; (8001024 <MX_GPIO_Init+0x1e4>)
 8000f36:	f001 f887 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 031c 	add.w	r3, r7, #28
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4835      	ldr	r0, [pc, #212]	; (8001028 <MX_GPIO_Init+0x1e8>)
 8000f52:	f001 f879 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000f56:	2308      	movs	r3, #8
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f66:	2305      	movs	r3, #5
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	482d      	ldr	r0, [pc, #180]	; (8001028 <MX_GPIO_Init+0x1e8>)
 8000f72:	f001 f869 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f76:	2301      	movs	r3, #1
 8000f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f7a:	4b2d      	ldr	r3, [pc, #180]	; (8001030 <MX_GPIO_Init+0x1f0>)
 8000f7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	4619      	mov	r1, r3
 8000f88:	482a      	ldr	r0, [pc, #168]	; (8001034 <MX_GPIO_Init+0x1f4>)
 8000f8a:	f001 f85d 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000f8e:	2304      	movs	r3, #4
 8000f90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f92:	2300      	movs	r3, #0
 8000f94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4825      	ldr	r0, [pc, #148]	; (8001038 <MX_GPIO_Init+0x1f8>)
 8000fa2:	f001 f851 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000fa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fb8:	2305      	movs	r3, #5
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	481d      	ldr	r0, [pc, #116]	; (8001038 <MX_GPIO_Init+0x1f8>)
 8000fc4:	f001 f840 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Sensor_Supply_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000fc8:	f24f 0312 	movw	r3, #61458	; 0xf012
 8000fcc:	61fb      	str	r3, [r7, #28]
                          |Sensor_Supply_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4812      	ldr	r0, [pc, #72]	; (800102c <MX_GPIO_Init+0x1ec>)
 8000fe2:	f001 f831 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000fe6:	2320      	movs	r3, #32
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fea:	2300      	movs	r3, #0
 8000fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ff2:	f107 031c 	add.w	r3, r7, #28
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_GPIO_Init+0x1ec>)
 8000ffa:	f001 f825 	bl	8002048 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <MX_GPIO_Init+0x1f0>)
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800100a:	f107 031c 	add.w	r3, r7, #28
 800100e:	4619      	mov	r1, r3
 8001010:	4804      	ldr	r0, [pc, #16]	; (8001024 <MX_GPIO_Init+0x1e4>)
 8001012:	f001 f819 	bl	8002048 <HAL_GPIO_Init>

}
 8001016:	bf00      	nop
 8001018:	3730      	adds	r7, #48	; 0x30
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	40021000 	.word	0x40021000
 8001028:	40020800 	.word	0x40020800
 800102c:	40020c00 	.word	0x40020c00
 8001030:	10120000 	.word	0x10120000
 8001034:	40020000 	.word	0x40020000
 8001038:	40020400 	.word	0x40020400

0800103c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001044:	f00a fd06 	bl	800ba54 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001048:	2001      	movs	r0, #1
 800104a:	f007 fc47 	bl	80088dc <osDelay>
 800104e:	e7fb      	b.n	8001048 <StartDefaultTask+0xc>

08001050 <StartTaskMeasure>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskMeasure */
void StartTaskMeasure(void *argument)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b096      	sub	sp, #88	; 0x58
 8001054:	af06      	add	r7, sp, #24
 8001056:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskMeasure */

	uint32_t tDelay = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	63fb      	str	r3, [r7, #60]	; 0x3c
	sensor_t sensor1;

    fsm_sensor_t* fsm_s1 = (fsm_sensor_t*)argument;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38

    sensor_initialization(&sensor1, ID_ph_sensor, Sensor_Supply_Pin, range_ph_acido, range_ph_basico, range_ph_max, ph_setup_period, ph_sleep_period, ph_measure_period, ph_average);
 8001060:	f107 000c 	add.w	r0, r7, #12
 8001064:	2304      	movs	r3, #4
 8001066:	9305      	str	r3, [sp, #20]
 8001068:	f44f 7316 	mov.w	r3, #600	; 0x258
 800106c:	9304      	str	r3, [sp, #16]
 800106e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001072:	9303      	str	r3, [sp, #12]
 8001074:	2332      	movs	r3, #50	; 0x32
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	f44f 7361 	mov.w	r3, #900	; 0x384
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001088:	2202      	movs	r2, #2
 800108a:	2101      	movs	r1, #1
 800108c:	f7ff fcde 	bl	8000a4c <sensor_initialization>

    fsm_sensor_init(fsm_s1, &sensor1);
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4619      	mov	r1, r3
 8001096:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001098:	f7ff fcc6 	bl	8000a28 <fsm_sensor_init>

    tDelay = osKernelGetTickCount();
 800109c:	f007 fb50 	bl	8008740 <osKernelGetTickCount>
 80010a0:	63f8      	str	r0, [r7, #60]	; 0x3c
/* Infinite loop */
  /* Infinite loop */
  for(;;)
  {
	fsm_fire(&(fsm_s1->fsm));
 80010a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa6f 	bl	8000588 <fsm_fire>

//	HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
    tDelay += pdMS_TO_TICKS(MEASURE_TIME);
 80010aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ac:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 80010b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    osDelayUntil(tDelay);
 80010b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010b4:	f007 fc40 	bl	8008938 <osDelayUntil>
	fsm_fire(&(fsm_s1->fsm));
 80010b8:	e7f3      	b.n	80010a2 <StartTaskMeasure+0x52>

080010ba <StartTaskLoRa>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLoRa */
void StartTaskLoRa(void *argument)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b084      	sub	sp, #16
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLoRa */
  uint32_t tDelay = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]

  tDelay = osKernelGetTickCount();
 80010c6:	f007 fb3b 	bl	8008740 <osKernelGetTickCount>
 80010ca:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {

    send_data();
 80010cc:	f7ff fa00 	bl	80004d0 <send_data>

	tDelay += pdMS_TO_TICKS(SEND_DATA_TIME);
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80010d6:	3310      	adds	r3, #16
 80010d8:	60fb      	str	r3, [r7, #12]
    osDelayUntil(tDelay);
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f007 fc2c 	bl	8008938 <osDelayUntil>
    send_data();
 80010e0:	e7f4      	b.n	80010cc <StartTaskLoRa+0x12>

080010e2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <ringbuf_init>:
#define NEXT(A) (A+1)==(RBUF_SIZE)?0:A+1 //Si la siguiente posici�n es el tama�o m�ximo del buffer se apunta al primero de nuevo.


/*RingBuffer initialization*/
void ringbuf_init(rbuf_t *_this, int size)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
   rbuf_t *p = (rbuf_t*)_this->buf;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	60fb      	str	r3, [r7, #12]

   if( (p == NULL) || (size!=sizeof(_this->buf))){
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <ringbuf_init+0x1a>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b60      	cmp	r3, #96	; 0x60
 8001108:	d003      	beq.n	8001112 <ringbuf_init+0x22>

	 p=NULL;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
     size = sizeof(_this->buf);
 800110e:	2360      	movs	r3, #96	; 0x60
 8001110:	603b      	str	r3, [r7, #0]
   }
  _this->head = 0;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	661a      	str	r2, [r3, #96]	; 0x60
  _this->tail = 0;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <ringbuf_put>:

/*RingBuffer put value*/
void ringbuf_put(rbuf_t* _this, sensor_buf_t item)
{
 800112a:	b084      	sub	sp, #16
 800112c:	b4b0      	push	{r4, r5, r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	f107 001c 	add.w	r0, r7, #28
 8001138:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if(NEXT(_this->head) != 0){
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001140:	2b02      	cmp	r3, #2
 8001142:	d018      	beq.n	8001176 <ringbuf_put+0x4c>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800114c:	d013      	beq.n	8001176 <ringbuf_put+0x4c>
  _this->buf[_this->head] = item;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	015b      	lsls	r3, r3, #5
 8001156:	4413      	add	r3, r2
 8001158:	461d      	mov	r5, r3
 800115a:	f107 041c 	add.w	r4, r7, #28
 800115e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001162:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001166:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  _this->head++;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	661a      	str	r2, [r3, #96]	; 0x60
 8001174:	e013      	b.n	800119e <ringbuf_put+0x74>
  }
  else
  {
  _this->buf[_this->head] = item;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	015b      	lsls	r3, r3, #5
 800117e:	4413      	add	r3, r2
 8001180:	461d      	mov	r5, r3
 8001182:	f107 041c 	add.w	r4, r7, #28
 8001186:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001188:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800118e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  _this->head = 0;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	661a      	str	r2, [r3, #96]	; 0x60
  _this->tail = RBUF_SIZE - 1; /*Full buffer, reload.*/
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2202      	movs	r2, #2
 800119c:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bcb0      	pop	{r4, r5, r7}
 80011a6:	b004      	add	sp, #16
 80011a8:	4770      	bx	lr

080011aa <ringbuf_get>:
//  }
//}

/*RingBuffer Get value*/
sensor_buf_t ringbuf_get(rbuf_t* _this)
{
 80011aa:	b4b0      	push	{r4, r5, r7}
 80011ac:	b08b      	sub	sp, #44	; 0x2c
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
 80011b2:	6039      	str	r1, [r7, #0]
	sensor_buf_t item;

	if (_this->tail != _this->head)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	429a      	cmp	r2, r3
 80011be:	d01f      	beq.n	8001200 <ringbuf_get+0x56>
	{
		item = _this->buf[_this->tail];
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	015b      	lsls	r3, r3, #5
 80011c8:	4413      	add	r3, r2
 80011ca:	f107 0408 	add.w	r4, r7, #8
 80011ce:	461d      	mov	r5, r3
 80011d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80011d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		if (NEXT(_this->tail) != 0)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d00a      	beq.n	80011fa <ringbuf_get+0x50>
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80011e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ec:	d005      	beq.n	80011fa <ringbuf_get+0x50>
		{
			_this->tail++;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	665a      	str	r2, [r3, #100]	; 0x64
 80011f8:	e002      	b.n	8001200 <ringbuf_get+0x56>
		}
		else
		{
			_this->tail = 0;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2200      	movs	r2, #0
 80011fe:	665a      	str	r2, [r3, #100]	; 0x64
		}
    }
	return item;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	461d      	mov	r5, r3
 8001204:	f107 0408 	add.w	r4, r7, #8
 8001208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800120a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800120c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001210:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	372c      	adds	r7, #44	; 0x2c
 8001218:	46bd      	mov	sp, r7
 800121a:	bcb0      	pop	{r4, r5, r7}
 800121c:	4770      	bx	lr
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_MspInit+0x54>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a11      	ldr	r2, [pc, #68]	; (8001274 <HAL_MspInit+0x54>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <HAL_MspInit+0x54>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_MspInit+0x54>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <HAL_MspInit+0x54>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	; 0x40
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_MspInit+0x54>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	210f      	movs	r1, #15
 8001262:	f06f 0001 	mvn.w	r0, #1
 8001266:	f000 feb8 	bl	8001fda <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800

08001278 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <HAL_ADC_MspInit+0x7c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d127      	bne.n	80012ea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a2:	4a15      	ldr	r2, [pc, #84]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012a8:	6453      	str	r3, [r2, #68]	; 0x44
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a0e      	ldr	r2, [pc, #56]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <HAL_ADC_MspInit+0x80>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012d2:	2302      	movs	r3, #2
 80012d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d6:	2303      	movs	r3, #3
 80012d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <HAL_ADC_MspInit+0x84>)
 80012e6:	f000 feaf 	bl	8002048 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	; 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40012000 	.word	0x40012000
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020000 	.word	0x40020000

08001300 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08a      	sub	sp, #40	; 0x28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a19      	ldr	r2, [pc, #100]	; (8001384 <HAL_I2C_MspInit+0x84>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d12c      	bne.n	800137c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	4b18      	ldr	r3, [pc, #96]	; (8001388 <HAL_I2C_MspInit+0x88>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a17      	ldr	r2, [pc, #92]	; (8001388 <HAL_I2C_MspInit+0x88>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_I2C_MspInit+0x88>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	613b      	str	r3, [r7, #16]
 800133c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800133e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001344:	2312      	movs	r3, #18
 8001346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001348:	2301      	movs	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001350:	2304      	movs	r3, #4
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4619      	mov	r1, r3
 800135a:	480c      	ldr	r0, [pc, #48]	; (800138c <HAL_I2C_MspInit+0x8c>)
 800135c:	f000 fe74 	bl	8002048 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <HAL_I2C_MspInit+0x88>)
 8001366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001368:	4a07      	ldr	r2, [pc, #28]	; (8001388 <HAL_I2C_MspInit+0x88>)
 800136a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800136e:	6413      	str	r3, [r2, #64]	; 0x40
 8001370:	4b05      	ldr	r3, [pc, #20]	; (8001388 <HAL_I2C_MspInit+0x88>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800137c:	bf00      	nop
 800137e:	3728      	adds	r7, #40	; 0x28
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40005400 	.word	0x40005400
 8001388:	40023800 	.word	0x40023800
 800138c:	40020400 	.word	0x40020400

08001390 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08a      	sub	sp, #40	; 0x28
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a28      	ldr	r2, [pc, #160]	; (8001450 <HAL_I2S_MspInit+0xc0>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d14a      	bne.n	8001448 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b27      	ldr	r3, [pc, #156]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	4a26      	ldr	r2, [pc, #152]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013c0:	6413      	str	r3, [r2, #64]	; 0x40
 80013c2:	4b24      	ldr	r3, [pc, #144]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b20      	ldr	r3, [pc, #128]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a1f      	ldr	r2, [pc, #124]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b19      	ldr	r3, [pc, #100]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a18      	ldr	r2, [pc, #96]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013f4:	f043 0304 	orr.w	r3, r3, #4
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <HAL_I2S_MspInit+0xc4>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001406:	2310      	movs	r3, #16
 8001408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001412:	2300      	movs	r3, #0
 8001414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001416:	2306      	movs	r3, #6
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	480d      	ldr	r0, [pc, #52]	; (8001458 <HAL_I2S_MspInit+0xc8>)
 8001422:	f000 fe11 	bl	8002048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001426:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800142a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142c:	2302      	movs	r3, #2
 800142e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001438:	2306      	movs	r3, #6
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <HAL_I2S_MspInit+0xcc>)
 8001444:	f000 fe00 	bl	8002048 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001448:	bf00      	nop
 800144a:	3728      	adds	r7, #40	; 0x28
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40003c00 	.word	0x40003c00
 8001454:	40023800 	.word	0x40023800
 8001458:	40020000 	.word	0x40020000
 800145c:	40020800 	.word	0x40020800

08001460 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	; (80014e4 <HAL_SPI_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12b      	bne.n	80014da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	4a17      	ldr	r2, [pc, #92]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 800148c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001490:	6453      	str	r3, [r2, #68]	; 0x44
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001496:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a10      	ldr	r2, [pc, #64]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <HAL_SPI_MspInit+0x88>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80014ba:	23e0      	movs	r3, #224	; 0xe0
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ca:	2305      	movs	r3, #5
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <HAL_SPI_MspInit+0x8c>)
 80014d6:	f000 fdb7 	bl	8002048 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	; 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40013000 	.word	0x40013000
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000

080014f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001502:	e7fe      	b.n	8001502 <HardFault_Handler+0x4>

08001504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001508:	e7fe      	b.n	8001508 <MemManage_Handler+0x4>

0800150a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150e:	e7fe      	b.n	800150e <BusFault_Handler+0x4>

08001510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001514:	e7fe      	b.n	8001514 <UsageFault_Handler+0x4>

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001528:	f000 f8d2 	bl	80016d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800152c:	f009 f972 	bl	800a814 <xTaskGetSchedulerState>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	d001      	beq.n	800153a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001536:	f009 ff47 	bl	800b3c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001544:	4802      	ldr	r0, [pc, #8]	; (8001550 <OTG_FS_IRQHandler+0x10>)
 8001546:	f001 f9c1 	bl	80028cc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20005080 	.word	0x20005080

08001554 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <_sbrk+0x50>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <_sbrk+0x16>
		heap_end = &end;
 8001564:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <_sbrk+0x50>)
 8001566:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <_sbrk+0x54>)
 8001568:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <_sbrk+0x50>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001570:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <_sbrk+0x50>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	466a      	mov	r2, sp
 800157a:	4293      	cmp	r3, r2
 800157c:	d907      	bls.n	800158e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800157e:	f00a fd6b 	bl	800c058 <__errno>
 8001582:	4602      	mov	r2, r0
 8001584:	230c      	movs	r3, #12
 8001586:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e006      	b.n	800159c <_sbrk+0x48>
	}

	heap_end += incr;
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <_sbrk+0x50>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	4a03      	ldr	r2, [pc, #12]	; (80015a4 <_sbrk+0x50>)
 8001598:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000150 	.word	0x20000150
 80015a8:	20005348 	.word	0x20005348

080015ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <SystemInit+0x28>)
 80015b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015b6:	4a07      	ldr	r2, [pc, #28]	; (80015d4 <SystemInit+0x28>)
 80015b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <SystemInit+0x28>)
 80015c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015c6:	609a      	str	r2, [r3, #8]
#endif
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001610 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015de:	e003      	b.n	80015e8 <LoopCopyDataInit>

080015e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015e0:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80015e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015e6:	3104      	adds	r1, #4

080015e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015f0:	d3f6      	bcc.n	80015e0 <CopyDataInit>
  ldr  r2, =_sbss
 80015f2:	4a0b      	ldr	r2, [pc, #44]	; (8001620 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015f4:	e002      	b.n	80015fc <LoopFillZerobss>

080015f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015f8:	f842 3b04 	str.w	r3, [r2], #4

080015fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015fc:	4b09      	ldr	r3, [pc, #36]	; (8001624 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001600:	d3f9      	bcc.n	80015f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001602:	f7ff ffd3 	bl	80015ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001606:	f00a fd2d 	bl	800c064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800160a:	f7ff fa6b 	bl	8000ae4 <main>
  bx  lr    
 800160e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001610:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001614:	0800c364 	.word	0x0800c364
  ldr  r0, =_sdata
 8001618:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800161c:	20000134 	.word	0x20000134
  ldr  r2, =_sbss
 8001620:	20000134 	.word	0x20000134
  ldr  r3, = _ebss
 8001624:	20005348 	.word	0x20005348

08001628 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC_IRQHandler>
	...

0800162c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001630:	4b0e      	ldr	r3, [pc, #56]	; (800166c <HAL_Init+0x40>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0d      	ldr	r2, [pc, #52]	; (800166c <HAL_Init+0x40>)
 8001636:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800163a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <HAL_Init+0x40>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0a      	ldr	r2, [pc, #40]	; (800166c <HAL_Init+0x40>)
 8001642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001646:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <HAL_Init+0x40>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <HAL_Init+0x40>)
 800164e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001652:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001654:	2003      	movs	r0, #3
 8001656:	f000 fcb5 	bl	8001fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165a:	200f      	movs	r0, #15
 800165c:	f000 f808 	bl	8001670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001660:	f7ff fdde 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023c00 	.word	0x40023c00

08001670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <HAL_InitTick+0x54>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <HAL_InitTick+0x58>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001686:	fbb3 f3f1 	udiv	r3, r3, r1
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f000 fccd 	bl	800202e <HAL_SYSTICK_Config>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e00e      	b.n	80016bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b0f      	cmp	r3, #15
 80016a2:	d80a      	bhi.n	80016ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a4:	2200      	movs	r2, #0
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f000 fc95 	bl	8001fda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b0:	4a06      	ldr	r2, [pc, #24]	; (80016cc <HAL_InitTick+0x5c>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200000a0 	.word	0x200000a0
 80016c8:	200000a8 	.word	0x200000a8
 80016cc:	200000a4 	.word	0x200000a4

080016d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_IncTick+0x20>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_IncTick+0x24>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	4a04      	ldr	r2, [pc, #16]	; (80016f4 <HAL_IncTick+0x24>)
 80016e2:	6013      	str	r3, [r2, #0]
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	200000a8 	.word	0x200000a8
 80016f4:	20004c34 	.word	0x20004c34

080016f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return uwTick;
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <HAL_GetTick+0x14>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20004c34 	.word	0x20004c34

08001710 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001718:	f7ff ffee 	bl	80016f8 <HAL_GetTick>
 800171c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001728:	d005      	beq.n	8001736 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_Delay+0x40>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001736:	bf00      	nop
 8001738:	f7ff ffde 	bl	80016f8 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	429a      	cmp	r2, r3
 8001746:	d8f7      	bhi.n	8001738 <HAL_Delay+0x28>
  {
  }
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200000a8 	.word	0x200000a8

08001754 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e033      	b.n	80017d2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	2b00      	cmp	r3, #0
 8001770:	d109      	bne.n	8001786 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7ff fd80 	bl	8001278 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	2b00      	cmp	r3, #0
 8001790:	d118      	bne.n	80017c4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800179a:	f023 0302 	bic.w	r3, r3, #2
 800179e:	f043 0202 	orr.w	r2, r3, #2
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 fa40 	bl	8001c2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	f023 0303 	bic.w	r3, r3, #3
 80017ba:	f043 0201 	orr.w	r2, r3, #1
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	641a      	str	r2, [r3, #64]	; 0x40
 80017c2:	e001      	b.n	80017c8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d101      	bne.n	80017f6 <HAL_ADC_Start+0x1a>
 80017f2:	2302      	movs	r3, #2
 80017f4:	e0a5      	b.n	8001942 <HAL_ADC_Start+0x166>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b01      	cmp	r3, #1
 800180a:	d018      	beq.n	800183e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0201 	orr.w	r2, r2, #1
 800181a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800181c:	4b4c      	ldr	r3, [pc, #304]	; (8001950 <HAL_ADC_Start+0x174>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a4c      	ldr	r2, [pc, #304]	; (8001954 <HAL_ADC_Start+0x178>)
 8001822:	fba2 2303 	umull	r2, r3, r2, r3
 8001826:	0c9a      	lsrs	r2, r3, #18
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001830:	e002      	b.n	8001838 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	3b01      	subs	r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1f9      	bne.n	8001832 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b01      	cmp	r3, #1
 800184a:	d179      	bne.n	8001940 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001850:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001854:	f023 0301 	bic.w	r3, r3, #1
 8001858:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800186a:	2b00      	cmp	r3, #0
 800186c:	d007      	beq.n	800187e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001876:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800188a:	d106      	bne.n	800189a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001890:	f023 0206 	bic.w	r2, r3, #6
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	645a      	str	r2, [r3, #68]	; 0x44
 8001898:	e002      	b.n	80018a0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018a8:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <HAL_ADC_Start+0x17c>)
 80018aa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80018b4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 031f 	and.w	r3, r3, #31
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d12a      	bne.n	8001918 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a25      	ldr	r2, [pc, #148]	; (800195c <HAL_ADC_Start+0x180>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d015      	beq.n	80018f8 <HAL_ADC_Start+0x11c>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a23      	ldr	r2, [pc, #140]	; (8001960 <HAL_ADC_Start+0x184>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d105      	bne.n	80018e2 <HAL_ADC_Start+0x106>
 80018d6:	4b20      	ldr	r3, [pc, #128]	; (8001958 <HAL_ADC_Start+0x17c>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 031f 	and.w	r3, r3, #31
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00a      	beq.n	80018f8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1f      	ldr	r2, [pc, #124]	; (8001964 <HAL_ADC_Start+0x188>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d129      	bne.n	8001940 <HAL_ADC_Start+0x164>
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <HAL_ADC_Start+0x17c>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 031f 	and.w	r3, r3, #31
 80018f4:	2b0f      	cmp	r3, #15
 80018f6:	d823      	bhi.n	8001940 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d11c      	bne.n	8001940 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	e013      	b.n	8001940 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0f      	ldr	r2, [pc, #60]	; (800195c <HAL_ADC_Start+0x180>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d10e      	bne.n	8001940 <HAL_ADC_Start+0x164>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d107      	bne.n	8001940 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800193e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	200000a0 	.word	0x200000a0
 8001954:	431bde83 	.word	0x431bde83
 8001958:	40012300 	.word	0x40012300
 800195c:	40012000 	.word	0x40012000
 8001960:	40012100 	.word	0x40012100
 8001964:	40012200 	.word	0x40012200

08001968 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_ADC_Stop+0x16>
 800197a:	2302      	movs	r3, #2
 800197c:	e021      	b.n	80019c2 <HAL_ADC_Stop+0x5a>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f022 0201 	bic.w	r2, r2, #1
 8001994:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d109      	bne.n	80019b8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	f043 0201 	orr.w	r2, r3, #1
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d101      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x1c>
 8001a00:	2302      	movs	r3, #2
 8001a02:	e105      	b.n	8001c10 <HAL_ADC_ConfigChannel+0x228>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b09      	cmp	r3, #9
 8001a12:	d925      	bls.n	8001a60 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68d9      	ldr	r1, [r3, #12]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	461a      	mov	r2, r3
 8001a22:	4613      	mov	r3, r2
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	4413      	add	r3, r2
 8001a28:	3b1e      	subs	r3, #30
 8001a2a:	2207      	movs	r2, #7
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43da      	mvns	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	400a      	ands	r2, r1
 8001a38:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68d9      	ldr	r1, [r3, #12]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	4403      	add	r3, r0
 8001a52:	3b1e      	subs	r3, #30
 8001a54:	409a      	lsls	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	e022      	b.n	8001aa6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6919      	ldr	r1, [r3, #16]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	2207      	movs	r2, #7
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	400a      	ands	r2, r1
 8001a82:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6919      	ldr	r1, [r3, #16]
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4618      	mov	r0, r3
 8001a96:	4603      	mov	r3, r0
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	4403      	add	r3, r0
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b06      	cmp	r3, #6
 8001aac:	d824      	bhi.n	8001af8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	3b05      	subs	r3, #5
 8001ac0:	221f      	movs	r2, #31
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	400a      	ands	r2, r1
 8001ace:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	4618      	mov	r0, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3b05      	subs	r3, #5
 8001aea:	fa00 f203 	lsl.w	r2, r0, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	635a      	str	r2, [r3, #52]	; 0x34
 8001af6:	e04c      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b0c      	cmp	r3, #12
 8001afe:	d824      	bhi.n	8001b4a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	3b23      	subs	r3, #35	; 0x23
 8001b12:	221f      	movs	r2, #31
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43da      	mvns	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	400a      	ands	r2, r1
 8001b20:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	4618      	mov	r0, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	3b23      	subs	r3, #35	; 0x23
 8001b3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	631a      	str	r2, [r3, #48]	; 0x30
 8001b48:	e023      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	3b41      	subs	r3, #65	; 0x41
 8001b5c:	221f      	movs	r2, #31
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	400a      	ands	r2, r1
 8001b6a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	4618      	mov	r0, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4413      	add	r3, r2
 8001b84:	3b41      	subs	r3, #65	; 0x41
 8001b86:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b92:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <HAL_ADC_ConfigChannel+0x234>)
 8001b94:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a21      	ldr	r2, [pc, #132]	; (8001c20 <HAL_ADC_ConfigChannel+0x238>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d109      	bne.n	8001bb4 <HAL_ADC_ConfigChannel+0x1cc>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b12      	cmp	r3, #18
 8001ba6:	d105      	bne.n	8001bb4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a19      	ldr	r2, [pc, #100]	; (8001c20 <HAL_ADC_ConfigChannel+0x238>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d123      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x21e>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d003      	beq.n	8001bce <HAL_ADC_ConfigChannel+0x1e6>
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b11      	cmp	r3, #17
 8001bcc:	d11b      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b10      	cmp	r3, #16
 8001be0:	d111      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001be2:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <HAL_ADC_ConfigChannel+0x23c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a10      	ldr	r2, [pc, #64]	; (8001c28 <HAL_ADC_ConfigChannel+0x240>)
 8001be8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bec:	0c9a      	lsrs	r2, r3, #18
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001bf8:	e002      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f9      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3714      	adds	r7, #20
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	40012300 	.word	0x40012300
 8001c20:	40012000 	.word	0x40012000
 8001c24:	200000a0 	.word	0x200000a0
 8001c28:	431bde83 	.word	0x431bde83

08001c2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c34:	4b79      	ldr	r3, [pc, #484]	; (8001e1c <ADC_Init+0x1f0>)
 8001c36:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6859      	ldr	r1, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	021a      	lsls	r2, r3, #8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001c84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6859      	ldr	r1, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ca6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6899      	ldr	r1, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68da      	ldr	r2, [r3, #12]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbe:	4a58      	ldr	r2, [pc, #352]	; (8001e20 <ADC_Init+0x1f4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d022      	beq.n	8001d0a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001cd2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6899      	ldr	r1, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001cf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6899      	ldr	r1, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	e00f      	b.n	8001d2a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d28:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0202 	bic.w	r2, r2, #2
 8001d38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6899      	ldr	r1, [r3, #8]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7e1b      	ldrb	r3, [r3, #24]
 8001d44:	005a      	lsls	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d01b      	beq.n	8001d90 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d66:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001d76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6859      	ldr	r1, [r3, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	3b01      	subs	r3, #1
 8001d84:	035a      	lsls	r2, r3, #13
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	e007      	b.n	8001da0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d9e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001dae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	051a      	lsls	r2, r3, #20
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6899      	ldr	r1, [r3, #8]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001de2:	025a      	lsls	r2, r3, #9
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6899      	ldr	r1, [r3, #8]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	029a      	lsls	r2, r3, #10
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	609a      	str	r2, [r3, #8]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40012300 	.word	0x40012300
 8001e20:	0f000001 	.word	0x0f000001

08001e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e34:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e40:	4013      	ands	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e56:	4a04      	ldr	r2, [pc, #16]	; (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	60d3      	str	r3, [r2, #12]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <__NVIC_GetPriorityGrouping+0x18>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	f003 0307 	and.w	r3, r3, #7
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	db0b      	blt.n	8001eb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	f003 021f 	and.w	r2, r3, #31
 8001ea0:	4907      	ldr	r1, [pc, #28]	; (8001ec0 <__NVIC_EnableIRQ+0x38>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000e100 	.word	0xe000e100

08001ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	6039      	str	r1, [r7, #0]
 8001ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	db0a      	blt.n	8001eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	490c      	ldr	r1, [pc, #48]	; (8001f10 <__NVIC_SetPriority+0x4c>)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	0112      	lsls	r2, r2, #4
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eec:	e00a      	b.n	8001f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	b2da      	uxtb	r2, r3
 8001ef2:	4908      	ldr	r1, [pc, #32]	; (8001f14 <__NVIC_SetPriority+0x50>)
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	3b04      	subs	r3, #4
 8001efc:	0112      	lsls	r2, r2, #4
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	440b      	add	r3, r1
 8001f02:	761a      	strb	r2, [r3, #24]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000e100 	.word	0xe000e100
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	; 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f1c3 0307 	rsb	r3, r3, #7
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	bf28      	it	cs
 8001f36:	2304      	movcs	r3, #4
 8001f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d902      	bls.n	8001f48 <NVIC_EncodePriority+0x30>
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	3b03      	subs	r3, #3
 8001f46:	e000      	b.n	8001f4a <NVIC_EncodePriority+0x32>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43da      	mvns	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f60:	f04f 31ff 	mov.w	r1, #4294967295
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	43d9      	mvns	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f70:	4313      	orrs	r3, r2
         );
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3724      	adds	r7, #36	; 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f90:	d301      	bcc.n	8001f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f92:	2301      	movs	r3, #1
 8001f94:	e00f      	b.n	8001fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f96:	4a0a      	ldr	r2, [pc, #40]	; (8001fc0 <SysTick_Config+0x40>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f9e:	210f      	movs	r1, #15
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa4:	f7ff ff8e 	bl	8001ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa8:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <SysTick_Config+0x40>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fae:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <SysTick_Config+0x40>)
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	e000e010 	.word	0xe000e010

08001fc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff ff29 	bl	8001e24 <__NVIC_SetPriorityGrouping>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fec:	f7ff ff3e 	bl	8001e6c <__NVIC_GetPriorityGrouping>
 8001ff0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	68b9      	ldr	r1, [r7, #8]
 8001ff6:	6978      	ldr	r0, [r7, #20]
 8001ff8:	f7ff ff8e 	bl	8001f18 <NVIC_EncodePriority>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff5d 	bl	8001ec4 <__NVIC_SetPriority>
}
 800200a:	bf00      	nop
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff31 	bl	8001e88 <__NVIC_EnableIRQ>
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ffa2 	bl	8001f80 <SysTick_Config>
 800203c:	4603      	mov	r3, r0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002048:	b480      	push	{r7}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800205a:	2300      	movs	r3, #0
 800205c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800205e:	2300      	movs	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
 8002062:	e16b      	b.n	800233c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002064:	2201      	movs	r2, #1
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	697a      	ldr	r2, [r7, #20]
 8002074:	4013      	ands	r3, r2
 8002076:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	429a      	cmp	r2, r3
 800207e:	f040 815a 	bne.w	8002336 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d00b      	beq.n	80020a2 <HAL_GPIO_Init+0x5a>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d007      	beq.n	80020a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002096:	2b11      	cmp	r3, #17
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b12      	cmp	r3, #18
 80020a0:	d130      	bne.n	8002104 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	2203      	movs	r2, #3
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43db      	mvns	r3, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4013      	ands	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020d8:	2201      	movs	r2, #1
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	091b      	lsrs	r3, r3, #4
 80020ee:	f003 0201 	and.w	r2, r3, #1
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	2203      	movs	r2, #3
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0xfc>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b12      	cmp	r3, #18
 8002142:	d123      	bne.n	800218c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	08da      	lsrs	r2, r3, #3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3208      	adds	r2, #8
 800214c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002150:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	220f      	movs	r2, #15
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4313      	orrs	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	08da      	lsrs	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3208      	adds	r2, #8
 8002186:	69b9      	ldr	r1, [r7, #24]
 8002188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	2203      	movs	r2, #3
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0203 	and.w	r2, r3, #3
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80b4 	beq.w	8002336 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b5f      	ldr	r3, [pc, #380]	; (8002350 <HAL_GPIO_Init+0x308>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	4a5e      	ldr	r2, [pc, #376]	; (8002350 <HAL_GPIO_Init+0x308>)
 80021d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021dc:	6453      	str	r3, [r2, #68]	; 0x44
 80021de:	4b5c      	ldr	r3, [pc, #368]	; (8002350 <HAL_GPIO_Init+0x308>)
 80021e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021ea:	4a5a      	ldr	r2, [pc, #360]	; (8002354 <HAL_GPIO_Init+0x30c>)
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	089b      	lsrs	r3, r3, #2
 80021f0:	3302      	adds	r3, #2
 80021f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	220f      	movs	r2, #15
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4013      	ands	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a51      	ldr	r2, [pc, #324]	; (8002358 <HAL_GPIO_Init+0x310>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d02b      	beq.n	800226e <HAL_GPIO_Init+0x226>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a50      	ldr	r2, [pc, #320]	; (800235c <HAL_GPIO_Init+0x314>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d025      	beq.n	800226a <HAL_GPIO_Init+0x222>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4f      	ldr	r2, [pc, #316]	; (8002360 <HAL_GPIO_Init+0x318>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d01f      	beq.n	8002266 <HAL_GPIO_Init+0x21e>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4e      	ldr	r2, [pc, #312]	; (8002364 <HAL_GPIO_Init+0x31c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d019      	beq.n	8002262 <HAL_GPIO_Init+0x21a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a4d      	ldr	r2, [pc, #308]	; (8002368 <HAL_GPIO_Init+0x320>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d013      	beq.n	800225e <HAL_GPIO_Init+0x216>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a4c      	ldr	r2, [pc, #304]	; (800236c <HAL_GPIO_Init+0x324>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00d      	beq.n	800225a <HAL_GPIO_Init+0x212>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4b      	ldr	r2, [pc, #300]	; (8002370 <HAL_GPIO_Init+0x328>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d007      	beq.n	8002256 <HAL_GPIO_Init+0x20e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4a      	ldr	r2, [pc, #296]	; (8002374 <HAL_GPIO_Init+0x32c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d101      	bne.n	8002252 <HAL_GPIO_Init+0x20a>
 800224e:	2307      	movs	r3, #7
 8002250:	e00e      	b.n	8002270 <HAL_GPIO_Init+0x228>
 8002252:	2308      	movs	r3, #8
 8002254:	e00c      	b.n	8002270 <HAL_GPIO_Init+0x228>
 8002256:	2306      	movs	r3, #6
 8002258:	e00a      	b.n	8002270 <HAL_GPIO_Init+0x228>
 800225a:	2305      	movs	r3, #5
 800225c:	e008      	b.n	8002270 <HAL_GPIO_Init+0x228>
 800225e:	2304      	movs	r3, #4
 8002260:	e006      	b.n	8002270 <HAL_GPIO_Init+0x228>
 8002262:	2303      	movs	r3, #3
 8002264:	e004      	b.n	8002270 <HAL_GPIO_Init+0x228>
 8002266:	2302      	movs	r3, #2
 8002268:	e002      	b.n	8002270 <HAL_GPIO_Init+0x228>
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <HAL_GPIO_Init+0x228>
 800226e:	2300      	movs	r3, #0
 8002270:	69fa      	ldr	r2, [r7, #28]
 8002272:	f002 0203 	and.w	r2, r2, #3
 8002276:	0092      	lsls	r2, r2, #2
 8002278:	4093      	lsls	r3, r2
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002280:	4934      	ldr	r1, [pc, #208]	; (8002354 <HAL_GPIO_Init+0x30c>)
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	089b      	lsrs	r3, r3, #2
 8002286:	3302      	adds	r3, #2
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800228e:	4b3a      	ldr	r3, [pc, #232]	; (8002378 <HAL_GPIO_Init+0x330>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	43db      	mvns	r3, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4013      	ands	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022b2:	4a31      	ldr	r2, [pc, #196]	; (8002378 <HAL_GPIO_Init+0x330>)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80022b8:	4b2f      	ldr	r3, [pc, #188]	; (8002378 <HAL_GPIO_Init+0x330>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022dc:	4a26      	ldr	r2, [pc, #152]	; (8002378 <HAL_GPIO_Init+0x330>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022e2:	4b25      	ldr	r3, [pc, #148]	; (8002378 <HAL_GPIO_Init+0x330>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002306:	4a1c      	ldr	r2, [pc, #112]	; (8002378 <HAL_GPIO_Init+0x330>)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800230c:	4b1a      	ldr	r3, [pc, #104]	; (8002378 <HAL_GPIO_Init+0x330>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	43db      	mvns	r3, r3
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4013      	ands	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002330:	4a11      	ldr	r2, [pc, #68]	; (8002378 <HAL_GPIO_Init+0x330>)
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3301      	adds	r3, #1
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	2b0f      	cmp	r3, #15
 8002340:	f67f ae90 	bls.w	8002064 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002344:	bf00      	nop
 8002346:	3724      	adds	r7, #36	; 0x24
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40023800 	.word	0x40023800
 8002354:	40013800 	.word	0x40013800
 8002358:	40020000 	.word	0x40020000
 800235c:	40020400 	.word	0x40020400
 8002360:	40020800 	.word	0x40020800
 8002364:	40020c00 	.word	0x40020c00
 8002368:	40021000 	.word	0x40021000
 800236c:	40021400 	.word	0x40021400
 8002370:	40021800 	.word	0x40021800
 8002374:	40021c00 	.word	0x40021c00
 8002378:	40013c00 	.word	0x40013c00

0800237c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	460b      	mov	r3, r1
 8002386:	807b      	strh	r3, [r7, #2]
 8002388:	4613      	mov	r3, r2
 800238a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800238c:	787b      	ldrb	r3, [r7, #1]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002392:	887a      	ldrh	r2, [r7, #2]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002398:	e003      	b.n	80023a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800239a:	887b      	ldrh	r3, [r7, #2]
 800239c:	041a      	lsls	r2, r3, #16
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	619a      	str	r2, [r3, #24]
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80023ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b0:	b08f      	sub	sp, #60	; 0x3c
 80023b2:	af0a      	add	r7, sp, #40	; 0x28
 80023b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e054      	b.n	800246a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d106      	bne.n	80023e0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f009 fb8e 	bl	800bafc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2203      	movs	r2, #3
 80023e4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d102      	bne.n	80023fa <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f003 f900 	bl	8005604 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	687e      	ldr	r6, [r7, #4]
 800240c:	466d      	mov	r5, sp
 800240e:	f106 0410 	add.w	r4, r6, #16
 8002412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800241a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800241e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002422:	1d33      	adds	r3, r6, #4
 8002424:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002426:	6838      	ldr	r0, [r7, #0]
 8002428:	f003 f87a 	bl	8005520 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2101      	movs	r1, #1
 8002432:	4618      	mov	r0, r3
 8002434:	f003 f8f7 	bl	8005626 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	603b      	str	r3, [r7, #0]
 800243e:	687e      	ldr	r6, [r7, #4]
 8002440:	466d      	mov	r5, sp
 8002442:	f106 0410 	add.w	r4, r6, #16
 8002446:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002448:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800244a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800244c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800244e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002452:	e885 0003 	stmia.w	r5, {r0, r1}
 8002456:	1d33      	adds	r3, r6, #4
 8002458:	cb0e      	ldmia	r3, {r1, r2, r3}
 800245a:	6838      	ldr	r0, [r7, #0]
 800245c:	f003 fa0a 	bl	8005874 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002472 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002472:	b590      	push	{r4, r7, lr}
 8002474:	b089      	sub	sp, #36	; 0x24
 8002476:	af04      	add	r7, sp, #16
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	4608      	mov	r0, r1
 800247c:	4611      	mov	r1, r2
 800247e:	461a      	mov	r2, r3
 8002480:	4603      	mov	r3, r0
 8002482:	70fb      	strb	r3, [r7, #3]
 8002484:	460b      	mov	r3, r1
 8002486:	70bb      	strb	r3, [r7, #2]
 8002488:	4613      	mov	r3, r2
 800248a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_HCD_HC_Init+0x28>
 8002496:	2302      	movs	r3, #2
 8002498:	e07f      	b.n	800259a <HAL_HCD_HC_Init+0x128>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	440b      	add	r3, r1
 80024b0:	333d      	adds	r3, #61	; 0x3d
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80024b6:	78fa      	ldrb	r2, [r7, #3]
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	4613      	mov	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	440b      	add	r3, r1
 80024c4:	3338      	adds	r3, #56	; 0x38
 80024c6:	787a      	ldrb	r2, [r7, #1]
 80024c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80024ca:	78fa      	ldrb	r2, [r7, #3]
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	440b      	add	r3, r1
 80024d8:	3340      	adds	r3, #64	; 0x40
 80024da:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80024dc:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80024de:	78fa      	ldrb	r2, [r7, #3]
 80024e0:	6879      	ldr	r1, [r7, #4]
 80024e2:	4613      	mov	r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	4413      	add	r3, r2
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	440b      	add	r3, r1
 80024ec:	3339      	adds	r3, #57	; 0x39
 80024ee:	78fa      	ldrb	r2, [r7, #3]
 80024f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80024f2:	78fa      	ldrb	r2, [r7, #3]
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	440b      	add	r3, r1
 8002500:	333f      	adds	r3, #63	; 0x3f
 8002502:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002506:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002508:	78fa      	ldrb	r2, [r7, #3]
 800250a:	78bb      	ldrb	r3, [r7, #2]
 800250c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002510:	b2d8      	uxtb	r0, r3
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	440b      	add	r3, r1
 800251e:	333a      	adds	r3, #58	; 0x3a
 8002520:	4602      	mov	r2, r0
 8002522:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002524:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002528:	2b00      	cmp	r3, #0
 800252a:	da0a      	bge.n	8002542 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	440b      	add	r3, r1
 800253a:	333b      	adds	r3, #59	; 0x3b
 800253c:	2201      	movs	r2, #1
 800253e:	701a      	strb	r2, [r3, #0]
 8002540:	e009      	b.n	8002556 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	440b      	add	r3, r1
 8002550:	333b      	adds	r3, #59	; 0x3b
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002556:	78fa      	ldrb	r2, [r7, #3]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	4413      	add	r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	440b      	add	r3, r1
 8002564:	333c      	adds	r3, #60	; 0x3c
 8002566:	f897 2020 	ldrb.w	r2, [r7, #32]
 800256a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6818      	ldr	r0, [r3, #0]
 8002570:	787c      	ldrb	r4, [r7, #1]
 8002572:	78ba      	ldrb	r2, [r7, #2]
 8002574:	78f9      	ldrb	r1, [r7, #3]
 8002576:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002578:	9302      	str	r3, [sp, #8]
 800257a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	4623      	mov	r3, r4
 8002588:	f003 faf6 	bl	8005b78 <USB_HC_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}

080025a2 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b084      	sub	sp, #16
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	460b      	mov	r3, r1
 80025ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d101      	bne.n	80025c0 <HAL_HCD_HC_Halt+0x1e>
 80025bc:	2302      	movs	r3, #2
 80025be:	e00f      	b.n	80025e0 <HAL_HCD_HC_Halt+0x3e>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	4611      	mov	r1, r2
 80025d0:	4618      	mov	r0, r3
 80025d2:	f003 fd30 	bl	8006036 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	4608      	mov	r0, r1
 80025f2:	4611      	mov	r1, r2
 80025f4:	461a      	mov	r2, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	70fb      	strb	r3, [r7, #3]
 80025fa:	460b      	mov	r3, r1
 80025fc:	70bb      	strb	r3, [r7, #2]
 80025fe:	4613      	mov	r3, r2
 8002600:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002602:	78fa      	ldrb	r2, [r7, #3]
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	440b      	add	r3, r1
 8002610:	333b      	adds	r3, #59	; 0x3b
 8002612:	78ba      	ldrb	r2, [r7, #2]
 8002614:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002616:	78fa      	ldrb	r2, [r7, #3]
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	440b      	add	r3, r1
 8002624:	333f      	adds	r3, #63	; 0x3f
 8002626:	787a      	ldrb	r2, [r7, #1]
 8002628:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800262a:	7c3b      	ldrb	r3, [r7, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d114      	bne.n	800265a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002630:	78fa      	ldrb	r2, [r7, #3]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	440b      	add	r3, r1
 800263e:	3342      	adds	r3, #66	; 0x42
 8002640:	2203      	movs	r2, #3
 8002642:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	440b      	add	r3, r1
 8002652:	333d      	adds	r3, #61	; 0x3d
 8002654:	7f3a      	ldrb	r2, [r7, #28]
 8002656:	701a      	strb	r2, [r3, #0]
 8002658:	e009      	b.n	800266e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800265a:	78fa      	ldrb	r2, [r7, #3]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	440b      	add	r3, r1
 8002668:	3342      	adds	r3, #66	; 0x42
 800266a:	2202      	movs	r2, #2
 800266c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800266e:	787b      	ldrb	r3, [r7, #1]
 8002670:	2b03      	cmp	r3, #3
 8002672:	f200 80d6 	bhi.w	8002822 <HAL_HCD_HC_SubmitRequest+0x23a>
 8002676:	a201      	add	r2, pc, #4	; (adr r2, 800267c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267c:	0800268d 	.word	0x0800268d
 8002680:	0800280d 	.word	0x0800280d
 8002684:	080026f9 	.word	0x080026f9
 8002688:	08002783 	.word	0x08002783
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800268c:	7c3b      	ldrb	r3, [r7, #16]
 800268e:	2b01      	cmp	r3, #1
 8002690:	f040 80c9 	bne.w	8002826 <HAL_HCD_HC_SubmitRequest+0x23e>
 8002694:	78bb      	ldrb	r3, [r7, #2]
 8002696:	2b00      	cmp	r3, #0
 8002698:	f040 80c5 	bne.w	8002826 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 800269c:	8b3b      	ldrh	r3, [r7, #24]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d109      	bne.n	80026b6 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80026a2:	78fa      	ldrb	r2, [r7, #3]
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	440b      	add	r3, r1
 80026b0:	3351      	adds	r3, #81	; 0x51
 80026b2:	2201      	movs	r2, #1
 80026b4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	440b      	add	r3, r1
 80026c4:	3351      	adds	r3, #81	; 0x51
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10a      	bne.n	80026e2 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	440b      	add	r3, r1
 80026da:	3342      	adds	r3, #66	; 0x42
 80026dc:	2200      	movs	r2, #0
 80026de:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80026e0:	e0a1      	b.n	8002826 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026e2:	78fa      	ldrb	r2, [r7, #3]
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	440b      	add	r3, r1
 80026f0:	3342      	adds	r3, #66	; 0x42
 80026f2:	2202      	movs	r2, #2
 80026f4:	701a      	strb	r2, [r3, #0]
      break;
 80026f6:	e096      	b.n	8002826 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80026f8:	78bb      	ldrb	r3, [r7, #2]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d120      	bne.n	8002740 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026fe:	78fa      	ldrb	r2, [r7, #3]
 8002700:	6879      	ldr	r1, [r7, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	440b      	add	r3, r1
 800270c:	3351      	adds	r3, #81	; 0x51
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10a      	bne.n	800272a <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002714:	78fa      	ldrb	r2, [r7, #3]
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	440b      	add	r3, r1
 8002722:	3342      	adds	r3, #66	; 0x42
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002728:	e07e      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800272a:	78fa      	ldrb	r2, [r7, #3]
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	440b      	add	r3, r1
 8002738:	3342      	adds	r3, #66	; 0x42
 800273a:	2202      	movs	r2, #2
 800273c:	701a      	strb	r2, [r3, #0]
      break;
 800273e:	e073      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002740:	78fa      	ldrb	r2, [r7, #3]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	440b      	add	r3, r1
 800274e:	3350      	adds	r3, #80	; 0x50
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10a      	bne.n	800276c <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002756:	78fa      	ldrb	r2, [r7, #3]
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	440b      	add	r3, r1
 8002764:	3342      	adds	r3, #66	; 0x42
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
      break;
 800276a:	e05d      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800276c:	78fa      	ldrb	r2, [r7, #3]
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	440b      	add	r3, r1
 800277a:	3342      	adds	r3, #66	; 0x42
 800277c:	2202      	movs	r2, #2
 800277e:	701a      	strb	r2, [r3, #0]
      break;
 8002780:	e052      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002782:	78bb      	ldrb	r3, [r7, #2]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d120      	bne.n	80027ca <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002788:	78fa      	ldrb	r2, [r7, #3]
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	440b      	add	r3, r1
 8002796:	3351      	adds	r3, #81	; 0x51
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10a      	bne.n	80027b4 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800279e:	78fa      	ldrb	r2, [r7, #3]
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	440b      	add	r3, r1
 80027ac:	3342      	adds	r3, #66	; 0x42
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80027b2:	e039      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	440b      	add	r3, r1
 80027c2:	3342      	adds	r3, #66	; 0x42
 80027c4:	2202      	movs	r2, #2
 80027c6:	701a      	strb	r2, [r3, #0]
      break;
 80027c8:	e02e      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	440b      	add	r3, r1
 80027d8:	3350      	adds	r3, #80	; 0x50
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10a      	bne.n	80027f6 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027e0:	78fa      	ldrb	r2, [r7, #3]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	440b      	add	r3, r1
 80027ee:	3342      	adds	r3, #66	; 0x42
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
      break;
 80027f4:	e018      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027f6:	78fa      	ldrb	r2, [r7, #3]
 80027f8:	6879      	ldr	r1, [r7, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	440b      	add	r3, r1
 8002804:	3342      	adds	r3, #66	; 0x42
 8002806:	2202      	movs	r2, #2
 8002808:	701a      	strb	r2, [r3, #0]
      break;
 800280a:	e00d      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800280c:	78fa      	ldrb	r2, [r7, #3]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	440b      	add	r3, r1
 800281a:	3342      	adds	r3, #66	; 0x42
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
      break;
 8002820:	e002      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8002822:	bf00      	nop
 8002824:	e000      	b.n	8002828 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8002826:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002828:	78fa      	ldrb	r2, [r7, #3]
 800282a:	6879      	ldr	r1, [r7, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	440b      	add	r3, r1
 8002836:	3344      	adds	r3, #68	; 0x44
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800283c:	78fa      	ldrb	r2, [r7, #3]
 800283e:	8b39      	ldrh	r1, [r7, #24]
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	00db      	lsls	r3, r3, #3
 800284a:	4403      	add	r3, r0
 800284c:	3348      	adds	r3, #72	; 0x48
 800284e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4413      	add	r3, r2
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	440b      	add	r3, r1
 800285e:	335c      	adds	r3, #92	; 0x5c
 8002860:	2200      	movs	r2, #0
 8002862:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	440b      	add	r3, r1
 8002872:	334c      	adds	r3, #76	; 0x4c
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002878:	78fa      	ldrb	r2, [r7, #3]
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	00db      	lsls	r3, r3, #3
 8002884:	440b      	add	r3, r1
 8002886:	3339      	adds	r3, #57	; 0x39
 8002888:	78fa      	ldrb	r2, [r7, #3]
 800288a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800288c:	78fa      	ldrb	r2, [r7, #3]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	440b      	add	r3, r1
 800289a:	335d      	adds	r3, #93	; 0x5d
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6818      	ldr	r0, [r3, #0]
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	4613      	mov	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	3338      	adds	r3, #56	; 0x38
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	18d1      	adds	r1, r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	461a      	mov	r2, r3
 80028bc:	f003 fa66 	bl	8005d8c <USB_HC_StartXfer>
 80028c0:	4603      	mov	r3, r0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop

080028cc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f002 ff83 	bl	80057ee <USB_GetMode>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	f040 80ef 	bne.w	8002ace <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f002 ff67 	bl	80057c8 <USB_ReadInterrupts>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 80e5 	beq.w	8002acc <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f002 ff5e 	bl	80057c8 <USB_ReadInterrupts>
 800290c:	4603      	mov	r3, r0
 800290e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002912:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002916:	d104      	bne.n	8002922 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002920:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f002 ff4e 	bl	80057c8 <USB_ReadInterrupts>
 800292c:	4603      	mov	r3, r0
 800292e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002936:	d104      	bne.n	8002942 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002940:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f002 ff3e 	bl	80057c8 <USB_ReadInterrupts>
 800294c:	4603      	mov	r3, r0
 800294e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002952:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002956:	d104      	bne.n	8002962 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002960:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f002 ff2e 	bl	80057c8 <USB_ReadInterrupts>
 800296c:	4603      	mov	r3, r0
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b02      	cmp	r3, #2
 8002974:	d103      	bne.n	800297e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2202      	movs	r2, #2
 800297c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f002 ff20 	bl	80057c8 <USB_ReadInterrupts>
 8002988:	4603      	mov	r3, r0
 800298a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800298e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002992:	d115      	bne.n	80029c0 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800299c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d108      	bne.n	80029c0 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f009 f922 	bl	800bbf8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2101      	movs	r1, #1
 80029ba:	4618      	mov	r0, r3
 80029bc:	f003 f816 	bl	80059ec <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f002 feff 	bl	80057c8 <USB_ReadInterrupts>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d4:	d102      	bne.n	80029dc <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f001 f966 	bl	8003ca8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f002 fef1 	bl	80057c8 <USB_ReadInterrupts>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f003 0308 	and.w	r3, r3, #8
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d106      	bne.n	80029fe <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f009 f8e5 	bl	800bbc0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2208      	movs	r2, #8
 80029fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f002 fee0 	bl	80057c8 <USB_ReadInterrupts>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a12:	d138      	bne.n	8002a86 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f003 fafb 	bl	8006014 <USB_HC_ReadInterrupt>
 8002a1e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	e025      	b.n	8002a72 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d018      	beq.n	8002a6c <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	015a      	lsls	r2, r3, #5
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4413      	add	r3, r2
 8002a42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a50:	d106      	bne.n	8002a60 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	4619      	mov	r1, r3
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f8cf 	bl	8002bfc <HCD_HC_IN_IRQHandler>
 8002a5e:	e005      	b.n	8002a6c <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	4619      	mov	r1, r3
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 fcfd 	bl	8003466 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d3d4      	bcc.n	8002a26 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f002 fe9c 	bl	80057c8 <USB_ReadInterrupts>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b10      	cmp	r3, #16
 8002a98:	d101      	bne.n	8002a9e <HAL_HCD_IRQHandler+0x1d2>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_HCD_IRQHandler+0x1d4>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d014      	beq.n	8002ace <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699a      	ldr	r2, [r3, #24]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0210 	bic.w	r2, r2, #16
 8002ab2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f001 f84b 	bl	8003b50 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	699a      	ldr	r2, [r3, #24]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f042 0210 	orr.w	r2, r2, #16
 8002ac8:	619a      	str	r2, [r3, #24]
 8002aca:	e000      	b.n	8002ace <HAL_HCD_IRQHandler+0x202>
      return;
 8002acc:	bf00      	nop
    }
  }
}
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <HAL_HCD_Start+0x16>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e013      	b.n	8002b12 <HAL_HCD_Start+0x3e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f002 fd73 	bl	80055e2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2101      	movs	r1, #1
 8002b02:	4618      	mov	r0, r3
 8002b04:	f002 ffd6 	bl	8005ab4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <HAL_HCD_Stop+0x16>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e00d      	b.n	8002b4c <HAL_HCD_Stop+0x32>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f003 fbb5 	bl	80062ac <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f002 ff7d 	bl	8005a60 <USB_ResetPort>
 8002b66:	4603      	mov	r3, r0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	440b      	add	r3, r1
 8002b8a:	335c      	adds	r3, #92	; 0x5c
 8002b8c:	781b      	ldrb	r3, [r3, #0]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002ba6:	78fa      	ldrb	r2, [r7, #3]
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	440b      	add	r3, r1
 8002bb4:	334c      	adds	r3, #76	; 0x4c
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f002 ffbf 	bl	8005b54 <USB_GetCurrentFrame>
 8002bd6:	4603      	mov	r3, r0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f002 ff9a 	bl	8005b26 <USB_GetHostSpeed>
 8002bf2:	4603      	mov	r3, r0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002c12:	78fb      	ldrb	r3, [r7, #3]
 8002c14:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	015a      	lsls	r2, r3, #5
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d119      	bne.n	8002c60 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	2304      	movs	r3, #4
 8002c3c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	015a      	lsls	r2, r3, #5
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	4413      	add	r3, r2
 8002c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	0151      	lsls	r1, r2, #5
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	440a      	add	r2, r1
 8002c54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c58:	f043 0302 	orr.w	r3, r3, #2
 8002c5c:	60d3      	str	r3, [r2, #12]
 8002c5e:	e0ce      	b.n	8002dfe <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c76:	d12c      	bne.n	8002cd2 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	015a      	lsls	r2, r3, #5
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	4413      	add	r3, r2
 8002c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c84:	461a      	mov	r2, r3
 8002c86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	335d      	adds	r3, #93	; 0x5d
 8002c9c:	2207      	movs	r2, #7
 8002c9e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	0151      	lsls	r1, r2, #5
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	440a      	add	r2, r1
 8002cb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cba:	f043 0302 	orr.w	r3, r3, #2
 8002cbe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	4611      	mov	r1, r2
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f003 f9b3 	bl	8006036 <USB_HC_Halt>
 8002cd0:	e095      	b.n	8002dfe <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	015a      	lsls	r2, r3, #5
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4413      	add	r3, r2
 8002cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d109      	bne.n	8002cfc <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	015a      	lsls	r2, r3, #5
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4413      	add	r3, r2
 8002cf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	2320      	movs	r3, #32
 8002cf8:	6093      	str	r3, [r2, #8]
 8002cfa:	e080      	b.n	8002dfe <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	015a      	lsls	r2, r3, #5
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	4413      	add	r3, r2
 8002d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d134      	bne.n	8002d7c <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	015a      	lsls	r2, r3, #5
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4413      	add	r3, r2
 8002d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	0151      	lsls	r1, r2, #5
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	440a      	add	r2, r1
 8002d28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d2c:	f043 0302 	orr.w	r3, r3, #2
 8002d30:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	335d      	adds	r3, #93	; 0x5d
 8002d42:	2205      	movs	r2, #5
 8002d44:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	015a      	lsls	r2, r3, #5
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d52:	461a      	mov	r2, r3
 8002d54:	2310      	movs	r3, #16
 8002d56:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d64:	461a      	mov	r2, r3
 8002d66:	2308      	movs	r3, #8
 8002d68:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f003 f95e 	bl	8006036 <USB_HC_Halt>
 8002d7a:	e040      	b.n	8002dfe <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	015a      	lsls	r2, r3, #5
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	4413      	add	r3, r2
 8002d84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d92:	d134      	bne.n	8002dfe <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	015a      	lsls	r2, r3, #5
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	0151      	lsls	r1, r2, #5
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	440a      	add	r2, r1
 8002daa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dae:	f043 0302 	orr.w	r3, r3, #2
 8002db2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f003 f939 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	2310      	movs	r3, #16
 8002dd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	440b      	add	r3, r1
 8002de4:	335d      	adds	r3, #93	; 0x5d
 8002de6:	2208      	movs	r2, #8
 8002de8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	015a      	lsls	r2, r3, #5
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4413      	add	r3, r2
 8002df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df6:	461a      	mov	r2, r3
 8002df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dfc:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e14:	d122      	bne.n	8002e5c <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	015a      	lsls	r2, r3, #5
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	0151      	lsls	r1, r2, #5
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	440a      	add	r2, r1
 8002e2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e30:	f043 0302 	orr.w	r3, r3, #2
 8002e34:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4618      	mov	r0, r3
 8002e42:	f003 f8f8 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	015a      	lsls	r2, r3, #5
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e52:	461a      	mov	r2, r3
 8002e54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e58:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002e5a:	e300      	b.n	800345e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	015a      	lsls	r2, r3, #5
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	4413      	add	r3, r2
 8002e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	f040 80fd 	bne.w	800306e <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01b      	beq.n	8002eb4 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	4613      	mov	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	4413      	add	r3, r2
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	440b      	add	r3, r1
 8002e8a:	3348      	adds	r3, #72	; 0x48
 8002e8c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	0159      	lsls	r1, r3, #5
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	440b      	add	r3, r1
 8002e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002ea0:	1ad1      	subs	r1, r2, r3
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	4403      	add	r3, r0
 8002eb0:	334c      	adds	r3, #76	; 0x4c
 8002eb2:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	440b      	add	r3, r1
 8002ec2:	335d      	adds	r3, #93	; 0x5d
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3358      	adds	r3, #88	; 0x58
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	015a      	lsls	r2, r3, #5
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ee8:	461a      	mov	r2, r3
 8002eea:	2301      	movs	r3, #1
 8002eec:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	440b      	add	r3, r1
 8002efc:	333f      	adds	r3, #63	; 0x3f
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00a      	beq.n	8002f1a <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	440b      	add	r3, r1
 8002f12:	333f      	adds	r3, #63	; 0x3f
 8002f14:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d121      	bne.n	8002f5e <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	015a      	lsls	r2, r3, #5
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	4413      	add	r3, r2
 8002f22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	0151      	lsls	r1, r2, #5
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	440a      	add	r2, r1
 8002f30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f34:	f043 0302 	orr.w	r3, r3, #2
 8002f38:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	4611      	mov	r1, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f003 f876 	bl	8006036 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	015a      	lsls	r2, r3, #5
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	4413      	add	r3, r2
 8002f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f56:	461a      	mov	r2, r3
 8002f58:	2310      	movs	r3, #16
 8002f5a:	6093      	str	r3, [r2, #8]
 8002f5c:	e070      	b.n	8003040 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	4613      	mov	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	00db      	lsls	r3, r3, #3
 8002f6a:	440b      	add	r3, r1
 8002f6c:	333f      	adds	r3, #63	; 0x3f
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d12a      	bne.n	8002fca <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	015a      	lsls	r2, r3, #5
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	0151      	lsls	r1, r2, #5
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	440a      	add	r2, r1
 8002f8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f8e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f92:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	440b      	add	r3, r1
 8002fa2:	335c      	adds	r3, #92	; 0x5c
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	b2d8      	uxtb	r0, r3
 8002fac:	6879      	ldr	r1, [r7, #4]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	00db      	lsls	r3, r3, #3
 8002fb8:	440b      	add	r3, r1
 8002fba:	335c      	adds	r3, #92	; 0x5c
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4601      	mov	r1, r0
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f008 fe26 	bl	800bc14 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002fc8:	e03a      	b.n	8003040 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	440b      	add	r3, r1
 8002fd8:	333f      	adds	r3, #63	; 0x3f
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d12f      	bne.n	8003040 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	440b      	add	r3, r1
 8002fee:	335c      	adds	r3, #92	; 0x5c
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	4413      	add	r3, r2
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	440b      	add	r3, r1
 8003002:	3350      	adds	r3, #80	; 0x50
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	f083 0301 	eor.w	r3, r3, #1
 800300a:	b2d8      	uxtb	r0, r3
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4613      	mov	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	440b      	add	r3, r1
 800301a:	3350      	adds	r3, #80	; 0x50
 800301c:	4602      	mov	r2, r0
 800301e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	b2d8      	uxtb	r0, r3
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	335c      	adds	r3, #92	; 0x5c
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	4601      	mov	r1, r0
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f008 fdea 	bl	800bc14 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	4613      	mov	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4413      	add	r3, r2
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	440b      	add	r3, r1
 800304e:	3350      	adds	r3, #80	; 0x50
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	f083 0301 	eor.w	r3, r3, #1
 8003056:	b2d8      	uxtb	r0, r3
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	440b      	add	r3, r1
 8003066:	3350      	adds	r3, #80	; 0x50
 8003068:	4602      	mov	r2, r0
 800306a:	701a      	strb	r2, [r3, #0]
}
 800306c:	e1f7      	b.n	800345e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	015a      	lsls	r2, r3, #5
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4413      	add	r3, r2
 8003076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b02      	cmp	r3, #2
 8003082:	f040 811a 	bne.w	80032ba <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	015a      	lsls	r2, r3, #5
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4413      	add	r3, r2
 800308e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	0151      	lsls	r1, r2, #5
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	440a      	add	r2, r1
 800309c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030a0:	f023 0302 	bic.w	r3, r3, #2
 80030a4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4613      	mov	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	440b      	add	r3, r1
 80030b4:	335d      	adds	r3, #93	; 0x5d
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d10a      	bne.n	80030d2 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80030bc:	6879      	ldr	r1, [r7, #4]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	440b      	add	r3, r1
 80030ca:	335c      	adds	r3, #92	; 0x5c
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
 80030d0:	e0d9      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4613      	mov	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	00db      	lsls	r3, r3, #3
 80030de:	440b      	add	r3, r1
 80030e0:	335d      	adds	r3, #93	; 0x5d
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b05      	cmp	r3, #5
 80030e6:	d10a      	bne.n	80030fe <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	440b      	add	r3, r1
 80030f6:	335c      	adds	r3, #92	; 0x5c
 80030f8:	2205      	movs	r2, #5
 80030fa:	701a      	strb	r2, [r3, #0]
 80030fc:	e0c3      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	440b      	add	r3, r1
 800310c:	335d      	adds	r3, #93	; 0x5d
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b06      	cmp	r3, #6
 8003112:	d00a      	beq.n	800312a <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003114:	6879      	ldr	r1, [r7, #4]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	440b      	add	r3, r1
 8003122:	335d      	adds	r3, #93	; 0x5d
 8003124:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003126:	2b08      	cmp	r3, #8
 8003128:	d156      	bne.n	80031d8 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	440b      	add	r3, r1
 8003138:	3358      	adds	r3, #88	; 0x58
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	1c59      	adds	r1, r3, #1
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	4613      	mov	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4413      	add	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4403      	add	r3, r0
 800314c:	3358      	adds	r3, #88	; 0x58
 800314e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	440b      	add	r3, r1
 800315e:	3358      	adds	r3, #88	; 0x58
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d914      	bls.n	8003190 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	440b      	add	r3, r1
 8003174:	3358      	adds	r3, #88	; 0x58
 8003176:	2200      	movs	r2, #0
 8003178:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	4613      	mov	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4413      	add	r3, r2
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	440b      	add	r3, r1
 8003188:	335c      	adds	r3, #92	; 0x5c
 800318a:	2204      	movs	r2, #4
 800318c:	701a      	strb	r2, [r3, #0]
 800318e:	e009      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003190:	6879      	ldr	r1, [r7, #4]
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	440b      	add	r3, r1
 800319e:	335c      	adds	r3, #92	; 0x5c
 80031a0:	2202      	movs	r2, #2
 80031a2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	015a      	lsls	r2, r3, #5
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	4413      	add	r3, r2
 80031ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80031ba:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031c2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	015a      	lsls	r2, r3, #5
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4413      	add	r3, r2
 80031cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d0:	461a      	mov	r2, r3
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e056      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	440b      	add	r3, r1
 80031e6:	335d      	adds	r3, #93	; 0x5d
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d123      	bne.n	8003236 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	440b      	add	r3, r1
 80031fc:	335c      	adds	r3, #92	; 0x5c
 80031fe:	2202      	movs	r2, #2
 8003200:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	015a      	lsls	r2, r3, #5
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4413      	add	r3, r2
 800320a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003218:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003220:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4413      	add	r3, r2
 800322a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800322e:	461a      	mov	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	e027      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	440b      	add	r3, r1
 8003244:	335d      	adds	r3, #93	; 0x5d
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b07      	cmp	r3, #7
 800324a:	d11c      	bne.n	8003286 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	440b      	add	r3, r1
 800325a:	3358      	adds	r3, #88	; 0x58
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	1c59      	adds	r1, r3, #1
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	4613      	mov	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4403      	add	r3, r0
 800326e:	3358      	adds	r3, #88	; 0x58
 8003270:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4613      	mov	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	440b      	add	r3, r1
 8003280:	335c      	adds	r3, #92	; 0x5c
 8003282:	2204      	movs	r2, #4
 8003284:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	015a      	lsls	r2, r3, #5
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	4413      	add	r3, r2
 800328e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003292:	461a      	mov	r2, r3
 8003294:	2302      	movs	r3, #2
 8003296:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	b2d8      	uxtb	r0, r3
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	440b      	add	r3, r1
 80032aa:	335c      	adds	r3, #92	; 0x5c
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	4601      	mov	r1, r0
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f008 fcae 	bl	800bc14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80032b8:	e0d1      	b.n	800345e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	015a      	lsls	r2, r3, #5
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	4413      	add	r3, r2
 80032c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032cc:	2b80      	cmp	r3, #128	; 0x80
 80032ce:	d13e      	bne.n	800334e <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	015a      	lsls	r2, r3, #5
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	4413      	add	r3, r2
 80032d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	0151      	lsls	r1, r2, #5
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	440a      	add	r2, r1
 80032e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032ea:	f043 0302 	orr.w	r3, r3, #2
 80032ee:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	4613      	mov	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	4413      	add	r3, r2
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	440b      	add	r3, r1
 80032fe:	3358      	adds	r3, #88	; 0x58
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	1c59      	adds	r1, r3, #1
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4403      	add	r3, r0
 8003312:	3358      	adds	r3, #88	; 0x58
 8003314:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	4613      	mov	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4413      	add	r3, r2
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	440b      	add	r3, r1
 8003324:	335d      	adds	r3, #93	; 0x5d
 8003326:	2206      	movs	r2, #6
 8003328:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	4611      	mov	r1, r2
 8003334:	4618      	mov	r0, r3
 8003336:	f002 fe7e 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4413      	add	r3, r2
 8003342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003346:	461a      	mov	r2, r3
 8003348:	2380      	movs	r3, #128	; 0x80
 800334a:	6093      	str	r3, [r2, #8]
}
 800334c:	e087      	b.n	800345e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	015a      	lsls	r2, r3, #5
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4413      	add	r3, r2
 8003356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 0310 	and.w	r3, r3, #16
 8003360:	2b10      	cmp	r3, #16
 8003362:	d17c      	bne.n	800345e <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	4613      	mov	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4413      	add	r3, r2
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	440b      	add	r3, r1
 8003372:	333f      	adds	r3, #63	; 0x3f
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d122      	bne.n	80033c0 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4613      	mov	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	00db      	lsls	r3, r3, #3
 8003386:	440b      	add	r3, r1
 8003388:	3358      	adds	r3, #88	; 0x58
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	015a      	lsls	r2, r3, #5
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	4413      	add	r3, r2
 8003396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	0151      	lsls	r1, r2, #5
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	440a      	add	r2, r1
 80033a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033a8:	f043 0302 	orr.w	r3, r3, #2
 80033ac:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f002 fe3c 	bl	8006036 <USB_HC_Halt>
 80033be:	e045      	b.n	800344c <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033c0:	6879      	ldr	r1, [r7, #4]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	440b      	add	r3, r1
 80033ce:	333f      	adds	r3, #63	; 0x3f
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4613      	mov	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	440b      	add	r3, r1
 80033e4:	333f      	adds	r3, #63	; 0x3f
 80033e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d12f      	bne.n	800344c <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	440b      	add	r3, r1
 80033fa:	3358      	adds	r3, #88	; 0x58
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d121      	bne.n	800344c <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	440b      	add	r3, r1
 8003416:	335d      	adds	r3, #93	; 0x5d
 8003418:	2203      	movs	r2, #3
 800341a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	015a      	lsls	r2, r3, #5
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4413      	add	r3, r2
 8003424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	0151      	lsls	r1, r2, #5
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	440a      	add	r2, r1
 8003432:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003436:	f043 0302 	orr.w	r3, r3, #2
 800343a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	4611      	mov	r1, r2
 8003446:	4618      	mov	r0, r3
 8003448:	f002 fdf5 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4413      	add	r3, r2
 8003454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003458:	461a      	mov	r2, r3
 800345a:	2310      	movs	r3, #16
 800345c:	6093      	str	r3, [r2, #8]
}
 800345e:	bf00      	nop
 8003460:	3718      	adds	r7, #24
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
 800346e:	460b      	mov	r3, r1
 8003470:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	015a      	lsls	r2, r3, #5
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4413      	add	r3, r2
 8003488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b04      	cmp	r3, #4
 8003494:	d119      	bne.n	80034ca <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	015a      	lsls	r2, r3, #5
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	4413      	add	r3, r2
 800349e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a2:	461a      	mov	r2, r3
 80034a4:	2304      	movs	r3, #4
 80034a6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	015a      	lsls	r2, r3, #5
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	4413      	add	r3, r2
 80034b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	0151      	lsls	r1, r2, #5
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	440a      	add	r2, r1
 80034be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034c2:	f043 0302 	orr.w	r3, r3, #2
 80034c6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80034c8:	e33e      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	015a      	lsls	r2, r3, #5
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4413      	add	r3, r2
 80034d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f003 0320 	and.w	r3, r3, #32
 80034dc:	2b20      	cmp	r3, #32
 80034de:	d141      	bne.n	8003564 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	015a      	lsls	r2, r3, #5
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	4413      	add	r3, r2
 80034e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ec:	461a      	mov	r2, r3
 80034ee:	2320      	movs	r3, #32
 80034f0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4613      	mov	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	440b      	add	r3, r1
 8003500:	333d      	adds	r3, #61	; 0x3d
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	2b01      	cmp	r3, #1
 8003506:	f040 831f 	bne.w	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	4613      	mov	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	4413      	add	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	440b      	add	r3, r1
 8003518:	333d      	adds	r3, #61	; 0x3d
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4613      	mov	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	440b      	add	r3, r1
 800352c:	335c      	adds	r3, #92	; 0x5c
 800352e:	2202      	movs	r2, #2
 8003530:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	015a      	lsls	r2, r3, #5
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4413      	add	r3, r2
 800353a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	0151      	lsls	r1, r2, #5
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	440a      	add	r2, r1
 8003548:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	b2d2      	uxtb	r2, r2
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f002 fd6a 	bl	8006036 <USB_HC_Halt>
}
 8003562:	e2f1      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	015a      	lsls	r2, r3, #5
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4413      	add	r3, r2
 800356c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003576:	2b40      	cmp	r3, #64	; 0x40
 8003578:	d13f      	bne.n	80035fa <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	440b      	add	r3, r1
 8003588:	335d      	adds	r3, #93	; 0x5d
 800358a:	2204      	movs	r2, #4
 800358c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	440b      	add	r3, r1
 800359c:	333d      	adds	r3, #61	; 0x3d
 800359e:	2201      	movs	r2, #1
 80035a0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	440b      	add	r3, r1
 80035b0:	3358      	adds	r3, #88	; 0x58
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	015a      	lsls	r2, r3, #5
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4413      	add	r3, r2
 80035be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	0151      	lsls	r1, r2, #5
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	440a      	add	r2, r1
 80035cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035d0:	f043 0302 	orr.w	r3, r3, #2
 80035d4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	b2d2      	uxtb	r2, r2
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f002 fd28 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	015a      	lsls	r2, r3, #5
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4413      	add	r3, r2
 80035ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f2:	461a      	mov	r2, r3
 80035f4:	2340      	movs	r3, #64	; 0x40
 80035f6:	6093      	str	r3, [r2, #8]
}
 80035f8:	e2a6      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	015a      	lsls	r2, r3, #5
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4413      	add	r3, r2
 8003602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800360c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003610:	d122      	bne.n	8003658 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	015a      	lsls	r2, r3, #5
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4413      	add	r3, r2
 800361a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	0151      	lsls	r1, r2, #5
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	440a      	add	r2, r1
 8003628:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800362c:	f043 0302 	orr.w	r3, r3, #2
 8003630:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	4611      	mov	r1, r2
 800363c:	4618      	mov	r0, r3
 800363e:	f002 fcfa 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	015a      	lsls	r2, r3, #5
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	4413      	add	r3, r2
 800364a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800364e:	461a      	mov	r2, r3
 8003650:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003654:	6093      	str	r3, [r2, #8]
}
 8003656:	e277      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	015a      	lsls	r2, r3, #5
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4413      	add	r3, r2
 8003660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b01      	cmp	r3, #1
 800366c:	d135      	bne.n	80036da <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	440b      	add	r3, r1
 800367c:	3358      	adds	r3, #88	; 0x58
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4413      	add	r3, r2
 800368a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	0151      	lsls	r1, r2, #5
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	440a      	add	r2, r1
 8003698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800369c:	f043 0302 	orr.w	r3, r3, #2
 80036a0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	4611      	mov	r1, r2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f002 fcc2 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	015a      	lsls	r2, r3, #5
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	4413      	add	r3, r2
 80036ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036be:	461a      	mov	r2, r3
 80036c0:	2301      	movs	r3, #1
 80036c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	4613      	mov	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	440b      	add	r3, r1
 80036d2:	335d      	adds	r3, #93	; 0x5d
 80036d4:	2201      	movs	r2, #1
 80036d6:	701a      	strb	r2, [r3, #0]
}
 80036d8:	e236      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	015a      	lsls	r2, r3, #5
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	4413      	add	r3, r2
 80036e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b08      	cmp	r3, #8
 80036ee:	d12b      	bne.n	8003748 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	015a      	lsls	r2, r3, #5
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4413      	add	r3, r2
 80036f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036fc:	461a      	mov	r2, r3
 80036fe:	2308      	movs	r3, #8
 8003700:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	015a      	lsls	r2, r3, #5
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4413      	add	r3, r2
 800370a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	0151      	lsls	r1, r2, #5
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	440a      	add	r2, r1
 8003718:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800371c:	f043 0302 	orr.w	r3, r3, #2
 8003720:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	b2d2      	uxtb	r2, r2
 800372a:	4611      	mov	r1, r2
 800372c:	4618      	mov	r0, r3
 800372e:	f002 fc82 	bl	8006036 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	4613      	mov	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	440b      	add	r3, r1
 8003740:	335d      	adds	r3, #93	; 0x5d
 8003742:	2205      	movs	r2, #5
 8003744:	701a      	strb	r2, [r3, #0]
}
 8003746:	e1ff      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	015a      	lsls	r2, r3, #5
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4413      	add	r3, r2
 8003750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	2b10      	cmp	r3, #16
 800375c:	d155      	bne.n	800380a <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	4613      	mov	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4413      	add	r3, r2
 8003768:	00db      	lsls	r3, r3, #3
 800376a:	440b      	add	r3, r1
 800376c:	3358      	adds	r3, #88	; 0x58
 800376e:	2200      	movs	r2, #0
 8003770:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4613      	mov	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	00db      	lsls	r3, r3, #3
 800377e:	440b      	add	r3, r1
 8003780:	335d      	adds	r3, #93	; 0x5d
 8003782:	2203      	movs	r2, #3
 8003784:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	440b      	add	r3, r1
 8003794:	333d      	adds	r3, #61	; 0x3d
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d114      	bne.n	80037c6 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	440b      	add	r3, r1
 80037aa:	333c      	adds	r3, #60	; 0x3c
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d109      	bne.n	80037c6 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	4613      	mov	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	4413      	add	r3, r2
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	440b      	add	r3, r1
 80037c0:	333d      	adds	r3, #61	; 0x3d
 80037c2:	2201      	movs	r2, #1
 80037c4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	015a      	lsls	r2, r3, #5
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4413      	add	r3, r2
 80037ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	0151      	lsls	r1, r2, #5
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	440a      	add	r2, r1
 80037dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037e0:	f043 0302 	orr.w	r3, r3, #2
 80037e4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	b2d2      	uxtb	r2, r2
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f002 fc20 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	015a      	lsls	r2, r3, #5
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4413      	add	r3, r2
 80037fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003802:	461a      	mov	r2, r3
 8003804:	2310      	movs	r3, #16
 8003806:	6093      	str	r3, [r2, #8]
}
 8003808:	e19e      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800381c:	2b80      	cmp	r3, #128	; 0x80
 800381e:	d12b      	bne.n	8003878 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	015a      	lsls	r2, r3, #5
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	4413      	add	r3, r2
 8003828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	0151      	lsls	r1, r2, #5
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	440a      	add	r2, r1
 8003836:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800383a:	f043 0302 	orr.w	r3, r3, #2
 800383e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	4611      	mov	r1, r2
 800384a:	4618      	mov	r0, r3
 800384c:	f002 fbf3 	bl	8006036 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4613      	mov	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4413      	add	r3, r2
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	440b      	add	r3, r1
 800385e:	335d      	adds	r3, #93	; 0x5d
 8003860:	2206      	movs	r2, #6
 8003862:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
 800386c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003870:	461a      	mov	r2, r3
 8003872:	2380      	movs	r3, #128	; 0x80
 8003874:	6093      	str	r3, [r2, #8]
}
 8003876:	e167      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	015a      	lsls	r2, r3, #5
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	4413      	add	r3, r2
 8003880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800388a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388e:	d135      	bne.n	80038fc <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	015a      	lsls	r2, r3, #5
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	4413      	add	r3, r2
 8003898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	0151      	lsls	r1, r2, #5
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	440a      	add	r2, r1
 80038a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038aa:	f043 0302 	orr.w	r3, r3, #2
 80038ae:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	4611      	mov	r1, r2
 80038ba:	4618      	mov	r0, r3
 80038bc:	f002 fbbb 	bl	8006036 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	015a      	lsls	r2, r3, #5
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4413      	add	r3, r2
 80038c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038cc:	461a      	mov	r2, r3
 80038ce:	2310      	movs	r3, #16
 80038d0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	015a      	lsls	r2, r3, #5
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4413      	add	r3, r2
 80038da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038de:	461a      	mov	r2, r3
 80038e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	00db      	lsls	r3, r3, #3
 80038f2:	440b      	add	r3, r1
 80038f4:	335d      	adds	r3, #93	; 0x5d
 80038f6:	2208      	movs	r2, #8
 80038f8:	701a      	strb	r2, [r3, #0]
}
 80038fa:	e125      	b.n	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	4413      	add	r3, r2
 8003904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b02      	cmp	r3, #2
 8003910:	f040 811a 	bne.w	8003b48 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4413      	add	r3, r2
 800391c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	0151      	lsls	r1, r2, #5
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	440a      	add	r2, r1
 800392a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800392e:	f023 0302 	bic.w	r3, r3, #2
 8003932:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	4613      	mov	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4413      	add	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	440b      	add	r3, r1
 8003942:	335d      	adds	r3, #93	; 0x5d
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d137      	bne.n	80039ba <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	4613      	mov	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4413      	add	r3, r2
 8003954:	00db      	lsls	r3, r3, #3
 8003956:	440b      	add	r3, r1
 8003958:	335c      	adds	r3, #92	; 0x5c
 800395a:	2201      	movs	r2, #1
 800395c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	333f      	adds	r3, #63	; 0x3f
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d00b      	beq.n	800398c <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	333f      	adds	r3, #63	; 0x3f
 8003984:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003986:	2b03      	cmp	r3, #3
 8003988:	f040 80c5 	bne.w	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	4613      	mov	r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	4413      	add	r3, r2
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	440b      	add	r3, r1
 800399a:	3351      	adds	r3, #81	; 0x51
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	f083 0301 	eor.w	r3, r3, #1
 80039a2:	b2d8      	uxtb	r0, r3
 80039a4:	6879      	ldr	r1, [r7, #4]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	440b      	add	r3, r1
 80039b2:	3351      	adds	r3, #81	; 0x51
 80039b4:	4602      	mov	r2, r0
 80039b6:	701a      	strb	r2, [r3, #0]
 80039b8:	e0ad      	b.n	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80039ba:	6879      	ldr	r1, [r7, #4]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	335d      	adds	r3, #93	; 0x5d
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d10a      	bne.n	80039e6 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	335c      	adds	r3, #92	; 0x5c
 80039e0:	2202      	movs	r2, #2
 80039e2:	701a      	strb	r2, [r3, #0]
 80039e4:	e097      	b.n	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	440b      	add	r3, r1
 80039f4:	335d      	adds	r3, #93	; 0x5d
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b04      	cmp	r3, #4
 80039fa:	d10a      	bne.n	8003a12 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	440b      	add	r3, r1
 8003a0a:	335c      	adds	r3, #92	; 0x5c
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	701a      	strb	r2, [r3, #0]
 8003a10:	e081      	b.n	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4613      	mov	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	4413      	add	r3, r2
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	440b      	add	r3, r1
 8003a20:	335d      	adds	r3, #93	; 0x5d
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b05      	cmp	r3, #5
 8003a26:	d10a      	bne.n	8003a3e <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	4413      	add	r3, r2
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	440b      	add	r3, r1
 8003a36:	335c      	adds	r3, #92	; 0x5c
 8003a38:	2205      	movs	r2, #5
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e06b      	b.n	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4613      	mov	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	440b      	add	r3, r1
 8003a4c:	335d      	adds	r3, #93	; 0x5d
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b06      	cmp	r3, #6
 8003a52:	d00a      	beq.n	8003a6a <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	440b      	add	r3, r1
 8003a62:	335d      	adds	r3, #93	; 0x5d
 8003a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d155      	bne.n	8003b16 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	440b      	add	r3, r1
 8003a78:	3358      	adds	r3, #88	; 0x58
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	1c59      	adds	r1, r3, #1
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4613      	mov	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	00db      	lsls	r3, r3, #3
 8003a8a:	4403      	add	r3, r0
 8003a8c:	3358      	adds	r3, #88	; 0x58
 8003a8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3358      	adds	r3, #88	; 0x58
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d914      	bls.n	8003ad0 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003aa6:	6879      	ldr	r1, [r7, #4]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	440b      	add	r3, r1
 8003ab4:	3358      	adds	r3, #88	; 0x58
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	440b      	add	r3, r1
 8003ac8:	335c      	adds	r3, #92	; 0x5c
 8003aca:	2204      	movs	r2, #4
 8003acc:	701a      	strb	r2, [r3, #0]
 8003ace:	e009      	b.n	8003ae4 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	440b      	add	r3, r1
 8003ade:	335c      	adds	r3, #92	; 0x5c
 8003ae0:	2202      	movs	r2, #2
 8003ae2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	015a      	lsls	r2, r3, #5
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4413      	add	r3, r2
 8003aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003afa:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b02:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	015a      	lsls	r2, r3, #5
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b10:	461a      	mov	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b22:	461a      	mov	r2, r3
 8003b24:	2302      	movs	r3, #2
 8003b26:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	b2d8      	uxtb	r0, r3
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	335c      	adds	r3, #92	; 0x5c
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	4601      	mov	r1, r0
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f008 f866 	bl	800bc14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003b48:	bf00      	nop
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08a      	sub	sp, #40	; 0x28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 030f 	and.w	r3, r3, #15
 8003b70:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	0c5b      	lsrs	r3, r3, #17
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	091b      	lsrs	r3, r3, #4
 8003b80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b84:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d003      	beq.n	8003b94 <HCD_RXQLVL_IRQHandler+0x44>
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	f000 8082 	beq.w	8003c96 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003b92:	e083      	b.n	8003c9c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d07f      	beq.n	8003c9a <HCD_RXQLVL_IRQHandler+0x14a>
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	440b      	add	r3, r1
 8003ba8:	3344      	adds	r3, #68	; 0x44
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d074      	beq.n	8003c9a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	440b      	add	r3, r1
 8003bc2:	3344      	adds	r3, #68	; 0x44
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	b292      	uxth	r2, r2
 8003bca:	4619      	mov	r1, r3
 8003bcc:	f001 fdd3 	bl	8005776 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	440b      	add	r3, r1
 8003bde:	3344      	adds	r3, #68	; 0x44
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	18d1      	adds	r1, r2, r3
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4403      	add	r3, r0
 8003bf4:	3344      	adds	r3, #68	; 0x44
 8003bf6:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4413      	add	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	440b      	add	r3, r1
 8003c06:	334c      	adds	r3, #76	; 0x4c
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	18d1      	adds	r1, r2, r3
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4403      	add	r3, r0
 8003c1c:	334c      	adds	r3, #76	; 0x4c
 8003c1e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	015a      	lsls	r2, r3, #5
 8003c24:	6a3b      	ldr	r3, [r7, #32]
 8003c26:	4413      	add	r3, r2
 8003c28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2c:	691a      	ldr	r2, [r3, #16]
 8003c2e:	4b1d      	ldr	r3, [pc, #116]	; (8003ca4 <HCD_RXQLVL_IRQHandler+0x154>)
 8003c30:	4013      	ands	r3, r2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d031      	beq.n	8003c9a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	015a      	lsls	r2, r3, #5
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003c4c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c54:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	015a      	lsls	r2, r3, #5
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c62:	461a      	mov	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003c68:	6879      	ldr	r1, [r7, #4]
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	440b      	add	r3, r1
 8003c76:	3350      	adds	r3, #80	; 0x50
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	f083 0301 	eor.w	r3, r3, #1
 8003c7e:	b2d8      	uxtb	r0, r3
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4613      	mov	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4413      	add	r3, r2
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	440b      	add	r3, r1
 8003c8e:	3350      	adds	r3, #80	; 0x50
 8003c90:	4602      	mov	r2, r0
 8003c92:	701a      	strb	r2, [r3, #0]
      break;
 8003c94:	e001      	b.n	8003c9a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8003c96:	bf00      	nop
 8003c98:	e000      	b.n	8003c9c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003c9a:	bf00      	nop
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	3728      	adds	r7, #40	; 0x28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	1ff80000 	.word	0x1ff80000

08003ca8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003cd4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d10b      	bne.n	8003cf8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d102      	bne.n	8003cf0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f007 ff76 	bl	800bbdc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f043 0302 	orr.w	r3, r3, #2
 8003cf6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d132      	bne.n	8003d68 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	f043 0308 	orr.w	r3, r3, #8
 8003d08:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d126      	bne.n	8003d62 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d113      	bne.n	8003d44 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003d22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d26:	d106      	bne.n	8003d36 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2102      	movs	r1, #2
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f001 fe5c 	bl	80059ec <USB_InitFSLSPClkSel>
 8003d34:	e011      	b.n	8003d5a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f001 fe55 	bl	80059ec <USB_InitFSLSPClkSel>
 8003d42:	e00a      	b.n	8003d5a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d106      	bne.n	8003d5a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d52:	461a      	mov	r2, r3
 8003d54:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003d58:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f007 ff6c 	bl	800bc38 <HAL_HCD_PortEnabled_Callback>
 8003d60:	e002      	b.n	8003d68 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f007 ff76 	bl	800bc54 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b20      	cmp	r3, #32
 8003d70:	d103      	bne.n	8003d7a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f043 0320 	orr.w	r3, r3, #32
 8003d78:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003d80:	461a      	mov	r2, r3
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	6013      	str	r3, [r2, #0]
}
 8003d86:	bf00      	nop
 8003d88:	3718      	adds	r7, #24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
	...

08003d90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e11f      	b.n	8003fe2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d106      	bne.n	8003dbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7fd faa2 	bl	8001300 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2224      	movs	r2, #36	; 0x24
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0201 	bic.w	r2, r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003de2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003df2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003df4:	f001 f9de 	bl	80051b4 <HAL_RCC_GetPCLK1Freq>
 8003df8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	4a7b      	ldr	r2, [pc, #492]	; (8003fec <HAL_I2C_Init+0x25c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d807      	bhi.n	8003e14 <HAL_I2C_Init+0x84>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a7a      	ldr	r2, [pc, #488]	; (8003ff0 <HAL_I2C_Init+0x260>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	bf94      	ite	ls
 8003e0c:	2301      	movls	r3, #1
 8003e0e:	2300      	movhi	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	e006      	b.n	8003e22 <HAL_I2C_Init+0x92>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4a77      	ldr	r2, [pc, #476]	; (8003ff4 <HAL_I2C_Init+0x264>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	bf94      	ite	ls
 8003e1c:	2301      	movls	r3, #1
 8003e1e:	2300      	movhi	r3, #0
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e0db      	b.n	8003fe2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	4a72      	ldr	r2, [pc, #456]	; (8003ff8 <HAL_I2C_Init+0x268>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	0c9b      	lsrs	r3, r3, #18
 8003e34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	4a64      	ldr	r2, [pc, #400]	; (8003fec <HAL_I2C_Init+0x25c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d802      	bhi.n	8003e64 <HAL_I2C_Init+0xd4>
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	3301      	adds	r3, #1
 8003e62:	e009      	b.n	8003e78 <HAL_I2C_Init+0xe8>
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e6a:	fb02 f303 	mul.w	r3, r2, r3
 8003e6e:	4a63      	ldr	r2, [pc, #396]	; (8003ffc <HAL_I2C_Init+0x26c>)
 8003e70:	fba2 2303 	umull	r2, r3, r2, r3
 8003e74:	099b      	lsrs	r3, r3, #6
 8003e76:	3301      	adds	r3, #1
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	4956      	ldr	r1, [pc, #344]	; (8003fec <HAL_I2C_Init+0x25c>)
 8003e94:	428b      	cmp	r3, r1
 8003e96:	d80d      	bhi.n	8003eb4 <HAL_I2C_Init+0x124>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1e59      	subs	r1, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	bf38      	it	cc
 8003eb0:	2304      	movcc	r3, #4
 8003eb2:	e04f      	b.n	8003f54 <HAL_I2C_Init+0x1c4>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d111      	bne.n	8003ee0 <HAL_I2C_Init+0x150>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1e58      	subs	r0, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6859      	ldr	r1, [r3, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	440b      	add	r3, r1
 8003eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	e012      	b.n	8003f06 <HAL_I2C_Init+0x176>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	1e58      	subs	r0, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6859      	ldr	r1, [r3, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	0099      	lsls	r1, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <HAL_I2C_Init+0x17e>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e022      	b.n	8003f54 <HAL_I2C_Init+0x1c4>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10e      	bne.n	8003f34 <HAL_I2C_Init+0x1a4>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1e58      	subs	r0, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6859      	ldr	r1, [r3, #4]
 8003f1e:	460b      	mov	r3, r1
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	440b      	add	r3, r1
 8003f24:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f28:	3301      	adds	r3, #1
 8003f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f32:	e00f      	b.n	8003f54 <HAL_I2C_Init+0x1c4>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1e58      	subs	r0, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	0099      	lsls	r1, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	6809      	ldr	r1, [r1, #0]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69da      	ldr	r2, [r3, #28]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	6911      	ldr	r1, [r2, #16]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	68d2      	ldr	r2, [r2, #12]
 8003f8e:	4311      	orrs	r1, r2
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	6812      	ldr	r2, [r2, #0]
 8003f94:	430b      	orrs	r3, r1
 8003f96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695a      	ldr	r2, [r3, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0201 	orr.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2220      	movs	r2, #32
 8003fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	000186a0 	.word	0x000186a0
 8003ff0:	001e847f 	.word	0x001e847f
 8003ff4:	003d08ff 	.word	0x003d08ff
 8003ff8:	431bde83 	.word	0x431bde83
 8003ffc:	10624dd3 	.word	0x10624dd3

08004000 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e128      	b.n	8004264 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d109      	bne.n	8004032 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a90      	ldr	r2, [pc, #576]	; (800426c <HAL_I2S_Init+0x26c>)
 800402a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7fd f9af 	bl	8001390 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2202      	movs	r2, #2
 8004036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6812      	ldr	r2, [r2, #0]
 8004044:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004048:	f023 030f 	bic.w	r3, r3, #15
 800404c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2202      	movs	r2, #2
 8004054:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d060      	beq.n	8004120 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d102      	bne.n	800406c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004066:	2310      	movs	r3, #16
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	e001      	b.n	8004070 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800406c:	2320      	movs	r3, #32
 800406e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	2b20      	cmp	r3, #32
 8004076:	d802      	bhi.n	800407e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800407e:	2001      	movs	r0, #1
 8004080:	f001 f98e 	bl	80053a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004084:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800408e:	d125      	bne.n	80040dc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d010      	beq.n	80040ba <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	fbb2 f2f3 	udiv	r2, r2, r3
 80040a2:	4613      	mov	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	461a      	mov	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	3305      	adds	r3, #5
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	e01f      	b.n	80040fa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	461a      	mov	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d6:	3305      	adds	r3, #5
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	e00e      	b.n	80040fa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	461a      	mov	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f6:	3305      	adds	r3, #5
 80040f8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	4a5c      	ldr	r2, [pc, #368]	; (8004270 <HAL_I2S_Init+0x270>)
 80040fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004102:	08db      	lsrs	r3, r3, #3
 8004104:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	085b      	lsrs	r3, r3, #1
 8004116:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	021b      	lsls	r3, r3, #8
 800411c:	61bb      	str	r3, [r7, #24]
 800411e:	e003      	b.n	8004128 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004120:	2302      	movs	r3, #2
 8004122:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d902      	bls.n	8004134 <HAL_I2S_Init+0x134>
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	2bff      	cmp	r3, #255	; 0xff
 8004132:	d907      	bls.n	8004144 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004138:	f043 0210 	orr.w	r2, r3, #16
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e08f      	b.n	8004264 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	ea42 0103 	orr.w	r1, r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69fa      	ldr	r2, [r7, #28]
 8004154:	430a      	orrs	r2, r1
 8004156:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004162:	f023 030f 	bic.w	r3, r3, #15
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	6851      	ldr	r1, [r2, #4]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6892      	ldr	r2, [r2, #8]
 800416e:	4311      	orrs	r1, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	68d2      	ldr	r2, [r2, #12]
 8004174:	4311      	orrs	r1, r2
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6992      	ldr	r2, [r2, #24]
 800417a:	430a      	orrs	r2, r1
 800417c:	431a      	orrs	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004186:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d161      	bne.n	8004254 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a38      	ldr	r2, [pc, #224]	; (8004274 <HAL_I2S_Init+0x274>)
 8004194:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a37      	ldr	r2, [pc, #220]	; (8004278 <HAL_I2S_Init+0x278>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d101      	bne.n	80041a4 <HAL_I2S_Init+0x1a4>
 80041a0:	4b36      	ldr	r3, [pc, #216]	; (800427c <HAL_I2S_Init+0x27c>)
 80041a2:	e001      	b.n	80041a8 <HAL_I2S_Init+0x1a8>
 80041a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	4932      	ldr	r1, [pc, #200]	; (8004278 <HAL_I2S_Init+0x278>)
 80041b0:	428a      	cmp	r2, r1
 80041b2:	d101      	bne.n	80041b8 <HAL_I2S_Init+0x1b8>
 80041b4:	4a31      	ldr	r2, [pc, #196]	; (800427c <HAL_I2S_Init+0x27c>)
 80041b6:	e001      	b.n	80041bc <HAL_I2S_Init+0x1bc>
 80041b8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80041bc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041c0:	f023 030f 	bic.w	r3, r3, #15
 80041c4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a2b      	ldr	r2, [pc, #172]	; (8004278 <HAL_I2S_Init+0x278>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d101      	bne.n	80041d4 <HAL_I2S_Init+0x1d4>
 80041d0:	4b2a      	ldr	r3, [pc, #168]	; (800427c <HAL_I2S_Init+0x27c>)
 80041d2:	e001      	b.n	80041d8 <HAL_I2S_Init+0x1d8>
 80041d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041d8:	2202      	movs	r2, #2
 80041da:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a25      	ldr	r2, [pc, #148]	; (8004278 <HAL_I2S_Init+0x278>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d101      	bne.n	80041ea <HAL_I2S_Init+0x1ea>
 80041e6:	4b25      	ldr	r3, [pc, #148]	; (800427c <HAL_I2S_Init+0x27c>)
 80041e8:	e001      	b.n	80041ee <HAL_I2S_Init+0x1ee>
 80041ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041fa:	d003      	beq.n	8004204 <HAL_I2S_Init+0x204>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d103      	bne.n	800420c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004204:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	e001      	b.n	8004210 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800420c:	2300      	movs	r3, #0
 800420e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	b299      	uxth	r1, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004226:	4303      	orrs	r3, r0
 8004228:	b29b      	uxth	r3, r3
 800422a:	430b      	orrs	r3, r1
 800422c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800422e:	4313      	orrs	r3, r2
 8004230:	b29a      	uxth	r2, r3
 8004232:	897b      	ldrh	r3, [r7, #10]
 8004234:	4313      	orrs	r3, r2
 8004236:	b29b      	uxth	r3, r3
 8004238:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800423c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a0d      	ldr	r2, [pc, #52]	; (8004278 <HAL_I2S_Init+0x278>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d101      	bne.n	800424c <HAL_I2S_Init+0x24c>
 8004248:	4b0c      	ldr	r3, [pc, #48]	; (800427c <HAL_I2S_Init+0x27c>)
 800424a:	e001      	b.n	8004250 <HAL_I2S_Init+0x250>
 800424c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004250:	897a      	ldrh	r2, [r7, #10]
 8004252:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3720      	adds	r7, #32
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	08004377 	.word	0x08004377
 8004270:	cccccccd 	.word	0xcccccccd
 8004274:	0800448d 	.word	0x0800448d
 8004278:	40003800 	.word	0x40003800
 800427c:	40003400 	.word	0x40003400

08004280 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	881a      	ldrh	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d4:	1c9a      	adds	r2, r3, #2
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10e      	bne.n	8004310 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004300:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7ff ffb8 	bl	8004280 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	b292      	uxth	r2, r2
 800432c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	1c9a      	adds	r2, r3, #2
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800433c:	b29b      	uxth	r3, r3
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10e      	bne.n	800436e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800435e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff ff93 	bl	8004294 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800436e:	bf00      	nop
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b086      	sub	sp, #24
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b04      	cmp	r3, #4
 8004390:	d13a      	bne.n	8004408 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b01      	cmp	r3, #1
 800439a:	d109      	bne.n	80043b0 <I2S_IRQHandler+0x3a>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a6:	2b40      	cmp	r3, #64	; 0x40
 80043a8:	d102      	bne.n	80043b0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff ffb4 	bl	8004318 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b6:	2b40      	cmp	r3, #64	; 0x40
 80043b8:	d126      	bne.n	8004408 <I2S_IRQHandler+0x92>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d11f      	bne.n	8004408 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043d6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80043d8:	2300      	movs	r3, #0
 80043da:	613b      	str	r3, [r7, #16]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	613b      	str	r3, [r7, #16]
 80043ec:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fa:	f043 0202 	orr.w	r2, r3, #2
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7ff ff50 	bl	80042a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b03      	cmp	r3, #3
 8004412:	d136      	bne.n	8004482 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b02      	cmp	r3, #2
 800441c:	d109      	bne.n	8004432 <I2S_IRQHandler+0xbc>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004428:	2b80      	cmp	r3, #128	; 0x80
 800442a:	d102      	bne.n	8004432 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff45 	bl	80042bc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f003 0308 	and.w	r3, r3, #8
 8004438:	2b08      	cmp	r3, #8
 800443a:	d122      	bne.n	8004482 <I2S_IRQHandler+0x10c>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	2b20      	cmp	r3, #32
 8004448:	d11b      	bne.n	8004482 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004458:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004474:	f043 0204 	orr.w	r2, r3, #4
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff ff13 	bl	80042a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004482:	bf00      	nop
 8004484:	3718      	adds	r7, #24
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b088      	sub	sp, #32
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4aa2      	ldr	r2, [pc, #648]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d101      	bne.n	80044aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80044a6:	4ba2      	ldr	r3, [pc, #648]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044a8:	e001      	b.n	80044ae <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80044aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a9b      	ldr	r2, [pc, #620]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d101      	bne.n	80044c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80044c4:	4b9a      	ldr	r3, [pc, #616]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044c6:	e001      	b.n	80044cc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80044c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044d8:	d004      	beq.n	80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f040 8099 	bne.w	8004616 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d107      	bne.n	80044fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d002      	beq.n	80044fe <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f925 	bl	8004748 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b01      	cmp	r3, #1
 8004506:	d107      	bne.n	8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f9c8 	bl	80048a8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800451e:	2b40      	cmp	r3, #64	; 0x40
 8004520:	d13a      	bne.n	8004598 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b00      	cmp	r3, #0
 800452a:	d035      	beq.n	8004598 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a7e      	ldr	r2, [pc, #504]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004536:	4b7e      	ldr	r3, [pc, #504]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004538:	e001      	b.n	800453e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800453a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4979      	ldr	r1, [pc, #484]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004546:	428b      	cmp	r3, r1
 8004548:	d101      	bne.n	800454e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800454a:	4b79      	ldr	r3, [pc, #484]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800454c:	e001      	b.n	8004552 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800454e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004552:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004556:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004566:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004568:	2300      	movs	r3, #0
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	f043 0202 	orr.w	r2, r3, #2
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7ff fe88 	bl	80042a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b08      	cmp	r3, #8
 80045a0:	f040 80be 	bne.w	8004720 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 80b8 	beq.w	8004720 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045be:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a59      	ldr	r2, [pc, #356]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d101      	bne.n	80045ce <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80045ca:	4b59      	ldr	r3, [pc, #356]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80045cc:	e001      	b.n	80045d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80045ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4954      	ldr	r1, [pc, #336]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80045da:	428b      	cmp	r3, r1
 80045dc:	d101      	bne.n	80045e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80045de:	4b54      	ldr	r3, [pc, #336]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80045e0:	e001      	b.n	80045e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80045e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045ea:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80045ec:	2300      	movs	r3, #0
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004606:	f043 0204 	orr.w	r2, r3, #4
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff fe4a 	bl	80042a8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004614:	e084      	b.n	8004720 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b02      	cmp	r3, #2
 800461e:	d107      	bne.n	8004630 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004626:	2b00      	cmp	r3, #0
 8004628:	d002      	beq.n	8004630 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f8be 	bl	80047ac <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b01      	cmp	r3, #1
 8004638:	d107      	bne.n	800464a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 f8fd 	bl	8004844 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004650:	2b40      	cmp	r3, #64	; 0x40
 8004652:	d12f      	bne.n	80046b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f003 0320 	and.w	r3, r3, #32
 800465a:	2b00      	cmp	r3, #0
 800465c:	d02a      	beq.n	80046b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800466c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a2e      	ldr	r2, [pc, #184]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d101      	bne.n	800467c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004678:	4b2d      	ldr	r3, [pc, #180]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800467a:	e001      	b.n	8004680 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800467c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4929      	ldr	r1, [pc, #164]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004688:	428b      	cmp	r3, r1
 800468a:	d101      	bne.n	8004690 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800468c:	4b28      	ldr	r3, [pc, #160]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800468e:	e001      	b.n	8004694 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004690:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004694:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004698:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a6:	f043 0202 	orr.w	r2, r3, #2
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7ff fdfa 	bl	80042a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d131      	bne.n	8004722 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f003 0320 	and.w	r3, r3, #32
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d02c      	beq.n	8004722 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a17      	ldr	r2, [pc, #92]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d101      	bne.n	80046d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80046d2:	4b17      	ldr	r3, [pc, #92]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046d4:	e001      	b.n	80046da <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80046d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4912      	ldr	r1, [pc, #72]	; (800472c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046e2:	428b      	cmp	r3, r1
 80046e4:	d101      	bne.n	80046ea <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80046e6:	4b12      	ldr	r3, [pc, #72]	; (8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046e8:	e001      	b.n	80046ee <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80046ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80046f2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004702:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004710:	f043 0204 	orr.w	r2, r3, #4
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7ff fdc5 	bl	80042a8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800471e:	e000      	b.n	8004722 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004720:	bf00      	nop
}
 8004722:	bf00      	nop
 8004724:	3720      	adds	r7, #32
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40003800 	.word	0x40003800
 8004730:	40003400 	.word	0x40003400

08004734 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	1c99      	adds	r1, r3, #2
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6251      	str	r1, [r2, #36]	; 0x24
 800475a:	881a      	ldrh	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d113      	bne.n	80047a2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004788:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800478e:	b29b      	uxth	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d106      	bne.n	80047a2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f7ff ffc9 	bl	8004734 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047a2:	bf00      	nop
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	1c99      	adds	r1, r3, #2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6251      	str	r1, [r2, #36]	; 0x24
 80047be:	8819      	ldrh	r1, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a1d      	ldr	r2, [pc, #116]	; (800483c <I2SEx_TxISR_I2SExt+0x90>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d101      	bne.n	80047ce <I2SEx_TxISR_I2SExt+0x22>
 80047ca:	4b1d      	ldr	r3, [pc, #116]	; (8004840 <I2SEx_TxISR_I2SExt+0x94>)
 80047cc:	e001      	b.n	80047d2 <I2SEx_TxISR_I2SExt+0x26>
 80047ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047d2:	460a      	mov	r2, r1
 80047d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047da:	b29b      	uxth	r3, r3
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d121      	bne.n	8004832 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a12      	ldr	r2, [pc, #72]	; (800483c <I2SEx_TxISR_I2SExt+0x90>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d101      	bne.n	80047fc <I2SEx_TxISR_I2SExt+0x50>
 80047f8:	4b11      	ldr	r3, [pc, #68]	; (8004840 <I2SEx_TxISR_I2SExt+0x94>)
 80047fa:	e001      	b.n	8004800 <I2SEx_TxISR_I2SExt+0x54>
 80047fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	490d      	ldr	r1, [pc, #52]	; (800483c <I2SEx_TxISR_I2SExt+0x90>)
 8004808:	428b      	cmp	r3, r1
 800480a:	d101      	bne.n	8004810 <I2SEx_TxISR_I2SExt+0x64>
 800480c:	4b0c      	ldr	r3, [pc, #48]	; (8004840 <I2SEx_TxISR_I2SExt+0x94>)
 800480e:	e001      	b.n	8004814 <I2SEx_TxISR_I2SExt+0x68>
 8004810:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004814:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004818:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d106      	bne.n	8004832 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff81 	bl	8004734 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004832:	bf00      	nop
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40003800 	.word	0x40003800
 8004840:	40003400 	.word	0x40003400

08004844 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68d8      	ldr	r0, [r3, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004856:	1c99      	adds	r1, r3, #2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800485c:	b282      	uxth	r2, r0
 800485e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004864:	b29b      	uxth	r3, r3
 8004866:	3b01      	subs	r3, #1
 8004868:	b29a      	uxth	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d113      	bne.n	80048a0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004886:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800488c:	b29b      	uxth	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff ff4a 	bl	8004734 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048a0:	bf00      	nop
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a20      	ldr	r2, [pc, #128]	; (8004938 <I2SEx_RxISR_I2SExt+0x90>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d101      	bne.n	80048be <I2SEx_RxISR_I2SExt+0x16>
 80048ba:	4b20      	ldr	r3, [pc, #128]	; (800493c <I2SEx_RxISR_I2SExt+0x94>)
 80048bc:	e001      	b.n	80048c2 <I2SEx_RxISR_I2SExt+0x1a>
 80048be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048c2:	68d8      	ldr	r0, [r3, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c8:	1c99      	adds	r1, r3, #2
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80048ce:	b282      	uxth	r2, r0
 80048d0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d121      	bne.n	800492e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a12      	ldr	r2, [pc, #72]	; (8004938 <I2SEx_RxISR_I2SExt+0x90>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d101      	bne.n	80048f8 <I2SEx_RxISR_I2SExt+0x50>
 80048f4:	4b11      	ldr	r3, [pc, #68]	; (800493c <I2SEx_RxISR_I2SExt+0x94>)
 80048f6:	e001      	b.n	80048fc <I2SEx_RxISR_I2SExt+0x54>
 80048f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	490d      	ldr	r1, [pc, #52]	; (8004938 <I2SEx_RxISR_I2SExt+0x90>)
 8004904:	428b      	cmp	r3, r1
 8004906:	d101      	bne.n	800490c <I2SEx_RxISR_I2SExt+0x64>
 8004908:	4b0c      	ldr	r3, [pc, #48]	; (800493c <I2SEx_RxISR_I2SExt+0x94>)
 800490a:	e001      	b.n	8004910 <I2SEx_RxISR_I2SExt+0x68>
 800490c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004910:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004914:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491a:	b29b      	uxth	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	d106      	bne.n	800492e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7ff ff03 	bl	8004734 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800492e:	bf00      	nop
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40003800 	.word	0x40003800
 800493c:	40003400 	.word	0x40003400

08004940 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e25b      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d075      	beq.n	8004a4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800495e:	4ba3      	ldr	r3, [pc, #652]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b04      	cmp	r3, #4
 8004968:	d00c      	beq.n	8004984 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800496a:	4ba0      	ldr	r3, [pc, #640]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004972:	2b08      	cmp	r3, #8
 8004974:	d112      	bne.n	800499c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004976:	4b9d      	ldr	r3, [pc, #628]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004982:	d10b      	bne.n	800499c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004984:	4b99      	ldr	r3, [pc, #612]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d05b      	beq.n	8004a48 <HAL_RCC_OscConfig+0x108>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d157      	bne.n	8004a48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e236      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a4:	d106      	bne.n	80049b4 <HAL_RCC_OscConfig+0x74>
 80049a6:	4b91      	ldr	r3, [pc, #580]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a90      	ldr	r2, [pc, #576]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b0:	6013      	str	r3, [r2, #0]
 80049b2:	e01d      	b.n	80049f0 <HAL_RCC_OscConfig+0xb0>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049bc:	d10c      	bne.n	80049d8 <HAL_RCC_OscConfig+0x98>
 80049be:	4b8b      	ldr	r3, [pc, #556]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a8a      	ldr	r2, [pc, #552]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049c8:	6013      	str	r3, [r2, #0]
 80049ca:	4b88      	ldr	r3, [pc, #544]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a87      	ldr	r2, [pc, #540]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d4:	6013      	str	r3, [r2, #0]
 80049d6:	e00b      	b.n	80049f0 <HAL_RCC_OscConfig+0xb0>
 80049d8:	4b84      	ldr	r3, [pc, #528]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a83      	ldr	r2, [pc, #524]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049e2:	6013      	str	r3, [r2, #0]
 80049e4:	4b81      	ldr	r3, [pc, #516]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a80      	ldr	r2, [pc, #512]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 80049ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d013      	beq.n	8004a20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f8:	f7fc fe7e 	bl	80016f8 <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a00:	f7fc fe7a 	bl	80016f8 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b64      	cmp	r3, #100	; 0x64
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e1fb      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a12:	4b76      	ldr	r3, [pc, #472]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d0f0      	beq.n	8004a00 <HAL_RCC_OscConfig+0xc0>
 8004a1e:	e014      	b.n	8004a4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a20:	f7fc fe6a 	bl	80016f8 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a28:	f7fc fe66 	bl	80016f8 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b64      	cmp	r3, #100	; 0x64
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e1e7      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a3a:	4b6c      	ldr	r3, [pc, #432]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0xe8>
 8004a46:	e000      	b.n	8004a4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d063      	beq.n	8004b1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a56:	4b65      	ldr	r3, [pc, #404]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f003 030c 	and.w	r3, r3, #12
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00b      	beq.n	8004a7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a62:	4b62      	ldr	r3, [pc, #392]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a6a:	2b08      	cmp	r3, #8
 8004a6c:	d11c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a6e:	4b5f      	ldr	r3, [pc, #380]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d116      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a7a:	4b5c      	ldr	r3, [pc, #368]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d005      	beq.n	8004a92 <HAL_RCC_OscConfig+0x152>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d001      	beq.n	8004a92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e1bb      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a92:	4b56      	ldr	r3, [pc, #344]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4952      	ldr	r1, [pc, #328]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa6:	e03a      	b.n	8004b1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d020      	beq.n	8004af2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab0:	4b4f      	ldr	r3, [pc, #316]	; (8004bf0 <HAL_RCC_OscConfig+0x2b0>)
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab6:	f7fc fe1f 	bl	80016f8 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004abc:	e008      	b.n	8004ad0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004abe:	f7fc fe1b 	bl	80016f8 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d901      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e19c      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad0:	4b46      	ldr	r3, [pc, #280]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0f0      	beq.n	8004abe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004adc:	4b43      	ldr	r3, [pc, #268]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	4940      	ldr	r1, [pc, #256]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]
 8004af0:	e015      	b.n	8004b1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004af2:	4b3f      	ldr	r3, [pc, #252]	; (8004bf0 <HAL_RCC_OscConfig+0x2b0>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fc fdfe 	bl	80016f8 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b00:	f7fc fdfa 	bl	80016f8 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e17b      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b12:	4b36      	ldr	r3, [pc, #216]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d030      	beq.n	8004b8c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d016      	beq.n	8004b60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b32:	4b30      	ldr	r3, [pc, #192]	; (8004bf4 <HAL_RCC_OscConfig+0x2b4>)
 8004b34:	2201      	movs	r2, #1
 8004b36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b38:	f7fc fdde 	bl	80016f8 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b40:	f7fc fdda 	bl	80016f8 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e15b      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b52:	4b26      	ldr	r3, [pc, #152]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0f0      	beq.n	8004b40 <HAL_RCC_OscConfig+0x200>
 8004b5e:	e015      	b.n	8004b8c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b60:	4b24      	ldr	r3, [pc, #144]	; (8004bf4 <HAL_RCC_OscConfig+0x2b4>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b66:	f7fc fdc7 	bl	80016f8 <HAL_GetTick>
 8004b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b6e:	f7fc fdc3 	bl	80016f8 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e144      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b80:	4b1a      	ldr	r3, [pc, #104]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004b82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1f0      	bne.n	8004b6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80a0 	beq.w	8004cda <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b9e:	4b13      	ldr	r3, [pc, #76]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10f      	bne.n	8004bca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004baa:	2300      	movs	r3, #0
 8004bac:	60bb      	str	r3, [r7, #8]
 8004bae:	4b0f      	ldr	r3, [pc, #60]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb2:	4a0e      	ldr	r2, [pc, #56]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004bb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bba:	4b0c      	ldr	r3, [pc, #48]	; (8004bec <HAL_RCC_OscConfig+0x2ac>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	60bb      	str	r3, [r7, #8]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bca:	4b0b      	ldr	r3, [pc, #44]	; (8004bf8 <HAL_RCC_OscConfig+0x2b8>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d121      	bne.n	8004c1a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bd6:	4b08      	ldr	r3, [pc, #32]	; (8004bf8 <HAL_RCC_OscConfig+0x2b8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a07      	ldr	r2, [pc, #28]	; (8004bf8 <HAL_RCC_OscConfig+0x2b8>)
 8004bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004be2:	f7fc fd89 	bl	80016f8 <HAL_GetTick>
 8004be6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be8:	e011      	b.n	8004c0e <HAL_RCC_OscConfig+0x2ce>
 8004bea:	bf00      	nop
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	42470000 	.word	0x42470000
 8004bf4:	42470e80 	.word	0x42470e80
 8004bf8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bfc:	f7fc fd7c 	bl	80016f8 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e0fd      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c0e:	4b81      	ldr	r3, [pc, #516]	; (8004e14 <HAL_RCC_OscConfig+0x4d4>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0f0      	beq.n	8004bfc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d106      	bne.n	8004c30 <HAL_RCC_OscConfig+0x2f0>
 8004c22:	4b7d      	ldr	r3, [pc, #500]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c26:	4a7c      	ldr	r2, [pc, #496]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c2e:	e01c      	b.n	8004c6a <HAL_RCC_OscConfig+0x32a>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	2b05      	cmp	r3, #5
 8004c36:	d10c      	bne.n	8004c52 <HAL_RCC_OscConfig+0x312>
 8004c38:	4b77      	ldr	r3, [pc, #476]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3c:	4a76      	ldr	r2, [pc, #472]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c3e:	f043 0304 	orr.w	r3, r3, #4
 8004c42:	6713      	str	r3, [r2, #112]	; 0x70
 8004c44:	4b74      	ldr	r3, [pc, #464]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c48:	4a73      	ldr	r2, [pc, #460]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c50:	e00b      	b.n	8004c6a <HAL_RCC_OscConfig+0x32a>
 8004c52:	4b71      	ldr	r3, [pc, #452]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c56:	4a70      	ldr	r2, [pc, #448]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c58:	f023 0301 	bic.w	r3, r3, #1
 8004c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5e:	4b6e      	ldr	r3, [pc, #440]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c62:	4a6d      	ldr	r2, [pc, #436]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c64:	f023 0304 	bic.w	r3, r3, #4
 8004c68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d015      	beq.n	8004c9e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c72:	f7fc fd41 	bl	80016f8 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c78:	e00a      	b.n	8004c90 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c7a:	f7fc fd3d 	bl	80016f8 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e0bc      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c90:	4b61      	ldr	r3, [pc, #388]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0ee      	beq.n	8004c7a <HAL_RCC_OscConfig+0x33a>
 8004c9c:	e014      	b.n	8004cc8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9e:	f7fc fd2b 	bl	80016f8 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca4:	e00a      	b.n	8004cbc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca6:	f7fc fd27 	bl	80016f8 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e0a6      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cbc:	4b56      	ldr	r3, [pc, #344]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1ee      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cc8:	7dfb      	ldrb	r3, [r7, #23]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d105      	bne.n	8004cda <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cce:	4b52      	ldr	r3, [pc, #328]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd2:	4a51      	ldr	r2, [pc, #324]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004cd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cd8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 8092 	beq.w	8004e08 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ce4:	4b4c      	ldr	r3, [pc, #304]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 030c 	and.w	r3, r3, #12
 8004cec:	2b08      	cmp	r3, #8
 8004cee:	d05c      	beq.n	8004daa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d141      	bne.n	8004d7c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf8:	4b48      	ldr	r3, [pc, #288]	; (8004e1c <HAL_RCC_OscConfig+0x4dc>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfe:	f7fc fcfb 	bl	80016f8 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d04:	e008      	b.n	8004d18 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d06:	f7fc fcf7 	bl	80016f8 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e078      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d18:	4b3f      	ldr	r3, [pc, #252]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f0      	bne.n	8004d06 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	69da      	ldr	r2, [r3, #28]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	019b      	lsls	r3, r3, #6
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	041b      	lsls	r3, r3, #16
 8004d40:	431a      	orrs	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d46:	061b      	lsls	r3, r3, #24
 8004d48:	4933      	ldr	r1, [pc, #204]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d4e:	4b33      	ldr	r3, [pc, #204]	; (8004e1c <HAL_RCC_OscConfig+0x4dc>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d54:	f7fc fcd0 	bl	80016f8 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d5c:	f7fc fccc 	bl	80016f8 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e04d      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6e:	4b2a      	ldr	r3, [pc, #168]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0x41c>
 8004d7a:	e045      	b.n	8004e08 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7c:	4b27      	ldr	r3, [pc, #156]	; (8004e1c <HAL_RCC_OscConfig+0x4dc>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d82:	f7fc fcb9 	bl	80016f8 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d8a:	f7fc fcb5 	bl	80016f8 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e036      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9c:	4b1e      	ldr	r3, [pc, #120]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f0      	bne.n	8004d8a <HAL_RCC_OscConfig+0x44a>
 8004da8:	e02e      	b.n	8004e08 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e029      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004db6:	4b18      	ldr	r3, [pc, #96]	; (8004e18 <HAL_RCC_OscConfig+0x4d8>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d11c      	bne.n	8004e04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d115      	bne.n	8004e04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004dde:	4013      	ands	r3, r2
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d10d      	bne.n	8004e04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d106      	bne.n	8004e04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d001      	beq.n	8004e08 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e000      	b.n	8004e0a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3718      	adds	r7, #24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	40007000 	.word	0x40007000
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	42470060 	.word	0x42470060

08004e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0cc      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e34:	4b68      	ldr	r3, [pc, #416]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 030f 	and.w	r3, r3, #15
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d90c      	bls.n	8004e5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e42:	4b65      	ldr	r3, [pc, #404]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4a:	4b63      	ldr	r3, [pc, #396]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d001      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e0b8      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d020      	beq.n	8004eaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e74:	4b59      	ldr	r3, [pc, #356]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	4a58      	ldr	r2, [pc, #352]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0308 	and.w	r3, r3, #8
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e8c:	4b53      	ldr	r3, [pc, #332]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	4a52      	ldr	r2, [pc, #328]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e98:	4b50      	ldr	r3, [pc, #320]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	494d      	ldr	r1, [pc, #308]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d044      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d107      	bne.n	8004ece <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ebe:	4b47      	ldr	r3, [pc, #284]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d119      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e07f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d003      	beq.n	8004ede <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d107      	bne.n	8004eee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ede:	4b3f      	ldr	r3, [pc, #252]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d109      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e06f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eee:	4b3b      	ldr	r3, [pc, #236]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e067      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004efe:	4b37      	ldr	r3, [pc, #220]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f023 0203 	bic.w	r2, r3, #3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	4934      	ldr	r1, [pc, #208]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f10:	f7fc fbf2 	bl	80016f8 <HAL_GetTick>
 8004f14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f16:	e00a      	b.n	8004f2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f18:	f7fc fbee 	bl	80016f8 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e04f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f2e:	4b2b      	ldr	r3, [pc, #172]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 020c 	and.w	r2, r3, #12
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d1eb      	bne.n	8004f18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f40:	4b25      	ldr	r3, [pc, #148]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 030f 	and.w	r3, r3, #15
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d20c      	bcs.n	8004f68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f4e:	4b22      	ldr	r3, [pc, #136]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f56:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d001      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e032      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d008      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f74:	4b19      	ldr	r3, [pc, #100]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	4916      	ldr	r1, [pc, #88]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0308 	and.w	r3, r3, #8
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d009      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f92:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	490e      	ldr	r1, [pc, #56]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fa6:	f000 f821 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 8004faa:	4601      	mov	r1, r0
 8004fac:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	091b      	lsrs	r3, r3, #4
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	4a0a      	ldr	r2, [pc, #40]	; (8004fe0 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb8:	5cd3      	ldrb	r3, [r2, r3]
 8004fba:	fa21 f303 	lsr.w	r3, r1, r3
 8004fbe:	4a09      	ldr	r2, [pc, #36]	; (8004fe4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fc2:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fc fb52 	bl	8001670 <HAL_InitTick>

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023c00 	.word	0x40023c00
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	0800c33c 	.word	0x0800c33c
 8004fe4:	200000a0 	.word	0x200000a0
 8004fe8:	200000a4 	.word	0x200000a4

08004fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	607b      	str	r3, [r7, #4]
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005002:	4b63      	ldr	r3, [pc, #396]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 030c 	and.w	r3, r3, #12
 800500a:	2b04      	cmp	r3, #4
 800500c:	d007      	beq.n	800501e <HAL_RCC_GetSysClockFreq+0x32>
 800500e:	2b08      	cmp	r3, #8
 8005010:	d008      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0x38>
 8005012:	2b00      	cmp	r3, #0
 8005014:	f040 80b4 	bne.w	8005180 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005018:	4b5e      	ldr	r3, [pc, #376]	; (8005194 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800501a:	60bb      	str	r3, [r7, #8]
       break;
 800501c:	e0b3      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800501e:	4b5e      	ldr	r3, [pc, #376]	; (8005198 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005020:	60bb      	str	r3, [r7, #8]
      break;
 8005022:	e0b0      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005024:	4b5a      	ldr	r3, [pc, #360]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800502c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800502e:	4b58      	ldr	r3, [pc, #352]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d04a      	beq.n	80050d0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800503a:	4b55      	ldr	r3, [pc, #340]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	099b      	lsrs	r3, r3, #6
 8005040:	f04f 0400 	mov.w	r4, #0
 8005044:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	ea03 0501 	and.w	r5, r3, r1
 8005050:	ea04 0602 	and.w	r6, r4, r2
 8005054:	4629      	mov	r1, r5
 8005056:	4632      	mov	r2, r6
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	f04f 0400 	mov.w	r4, #0
 8005060:	0154      	lsls	r4, r2, #5
 8005062:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005066:	014b      	lsls	r3, r1, #5
 8005068:	4619      	mov	r1, r3
 800506a:	4622      	mov	r2, r4
 800506c:	1b49      	subs	r1, r1, r5
 800506e:	eb62 0206 	sbc.w	r2, r2, r6
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	f04f 0400 	mov.w	r4, #0
 800507a:	0194      	lsls	r4, r2, #6
 800507c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005080:	018b      	lsls	r3, r1, #6
 8005082:	1a5b      	subs	r3, r3, r1
 8005084:	eb64 0402 	sbc.w	r4, r4, r2
 8005088:	f04f 0100 	mov.w	r1, #0
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	00e2      	lsls	r2, r4, #3
 8005092:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005096:	00d9      	lsls	r1, r3, #3
 8005098:	460b      	mov	r3, r1
 800509a:	4614      	mov	r4, r2
 800509c:	195b      	adds	r3, r3, r5
 800509e:	eb44 0406 	adc.w	r4, r4, r6
 80050a2:	f04f 0100 	mov.w	r1, #0
 80050a6:	f04f 0200 	mov.w	r2, #0
 80050aa:	0262      	lsls	r2, r4, #9
 80050ac:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80050b0:	0259      	lsls	r1, r3, #9
 80050b2:	460b      	mov	r3, r1
 80050b4:	4614      	mov	r4, r2
 80050b6:	4618      	mov	r0, r3
 80050b8:	4621      	mov	r1, r4
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f04f 0400 	mov.w	r4, #0
 80050c0:	461a      	mov	r2, r3
 80050c2:	4623      	mov	r3, r4
 80050c4:	f7fb f884 	bl	80001d0 <__aeabi_uldivmod>
 80050c8:	4603      	mov	r3, r0
 80050ca:	460c      	mov	r4, r1
 80050cc:	60fb      	str	r3, [r7, #12]
 80050ce:	e049      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050d0:	4b2f      	ldr	r3, [pc, #188]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	099b      	lsrs	r3, r3, #6
 80050d6:	f04f 0400 	mov.w	r4, #0
 80050da:	f240 11ff 	movw	r1, #511	; 0x1ff
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	ea03 0501 	and.w	r5, r3, r1
 80050e6:	ea04 0602 	and.w	r6, r4, r2
 80050ea:	4629      	mov	r1, r5
 80050ec:	4632      	mov	r2, r6
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	f04f 0400 	mov.w	r4, #0
 80050f6:	0154      	lsls	r4, r2, #5
 80050f8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80050fc:	014b      	lsls	r3, r1, #5
 80050fe:	4619      	mov	r1, r3
 8005100:	4622      	mov	r2, r4
 8005102:	1b49      	subs	r1, r1, r5
 8005104:	eb62 0206 	sbc.w	r2, r2, r6
 8005108:	f04f 0300 	mov.w	r3, #0
 800510c:	f04f 0400 	mov.w	r4, #0
 8005110:	0194      	lsls	r4, r2, #6
 8005112:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005116:	018b      	lsls	r3, r1, #6
 8005118:	1a5b      	subs	r3, r3, r1
 800511a:	eb64 0402 	sbc.w	r4, r4, r2
 800511e:	f04f 0100 	mov.w	r1, #0
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	00e2      	lsls	r2, r4, #3
 8005128:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800512c:	00d9      	lsls	r1, r3, #3
 800512e:	460b      	mov	r3, r1
 8005130:	4614      	mov	r4, r2
 8005132:	195b      	adds	r3, r3, r5
 8005134:	eb44 0406 	adc.w	r4, r4, r6
 8005138:	f04f 0100 	mov.w	r1, #0
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	02a2      	lsls	r2, r4, #10
 8005142:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005146:	0299      	lsls	r1, r3, #10
 8005148:	460b      	mov	r3, r1
 800514a:	4614      	mov	r4, r2
 800514c:	4618      	mov	r0, r3
 800514e:	4621      	mov	r1, r4
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f04f 0400 	mov.w	r4, #0
 8005156:	461a      	mov	r2, r3
 8005158:	4623      	mov	r3, r4
 800515a:	f7fb f839 	bl	80001d0 <__aeabi_uldivmod>
 800515e:	4603      	mov	r3, r0
 8005160:	460c      	mov	r4, r1
 8005162:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005164:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	0c1b      	lsrs	r3, r3, #16
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	3301      	adds	r3, #1
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	fbb2 f3f3 	udiv	r3, r2, r3
 800517c:	60bb      	str	r3, [r7, #8]
      break;
 800517e:	e002      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005180:	4b04      	ldr	r3, [pc, #16]	; (8005194 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005182:	60bb      	str	r3, [r7, #8]
      break;
 8005184:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005186:	68bb      	ldr	r3, [r7, #8]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005190:	40023800 	.word	0x40023800
 8005194:	00f42400 	.word	0x00f42400
 8005198:	007a1200 	.word	0x007a1200

0800519c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051a0:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80051a2:	681b      	ldr	r3, [r3, #0]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	200000a0 	.word	0x200000a0

080051b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051b8:	f7ff fff0 	bl	800519c <HAL_RCC_GetHCLKFreq>
 80051bc:	4601      	mov	r1, r0
 80051be:	4b05      	ldr	r3, [pc, #20]	; (80051d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	0a9b      	lsrs	r3, r3, #10
 80051c4:	f003 0307 	and.w	r3, r3, #7
 80051c8:	4a03      	ldr	r2, [pc, #12]	; (80051d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051ca:	5cd3      	ldrb	r3, [r2, r3]
 80051cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40023800 	.word	0x40023800
 80051d8:	0800c34c 	.word	0x0800c34c

080051dc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d105      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005200:	2b00      	cmp	r3, #0
 8005202:	d035      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005204:	4b62      	ldr	r3, [pc, #392]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800520a:	f7fc fa75 	bl	80016f8 <HAL_GetTick>
 800520e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005210:	e008      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005212:	f7fc fa71 	bl	80016f8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d901      	bls.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e0b0      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005224:	4b5b      	ldr	r3, [pc, #364]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f0      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	019a      	lsls	r2, r3, #6
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	071b      	lsls	r3, r3, #28
 800523c:	4955      	ldr	r1, [pc, #340]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005244:	4b52      	ldr	r3, [pc, #328]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005246:	2201      	movs	r2, #1
 8005248:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800524a:	f7fc fa55 	bl	80016f8 <HAL_GetTick>
 800524e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005250:	e008      	b.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005252:	f7fc fa51 	bl	80016f8 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b02      	cmp	r3, #2
 800525e:	d901      	bls.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e090      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005264:	4b4b      	ldr	r3, [pc, #300]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0f0      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 8083 	beq.w	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800527e:	2300      	movs	r3, #0
 8005280:	60fb      	str	r3, [r7, #12]
 8005282:	4b44      	ldr	r3, [pc, #272]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005286:	4a43      	ldr	r2, [pc, #268]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800528c:	6413      	str	r3, [r2, #64]	; 0x40
 800528e:	4b41      	ldr	r3, [pc, #260]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800529a:	4b3f      	ldr	r3, [pc, #252]	; (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a3e      	ldr	r2, [pc, #248]	; (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80052a6:	f7fc fa27 	bl	80016f8 <HAL_GetTick>
 80052aa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80052ac:	e008      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80052ae:	f7fc fa23 	bl	80016f8 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e062      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80052c0:	4b35      	ldr	r3, [pc, #212]	; (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052cc:	4b31      	ldr	r3, [pc, #196]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052d4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d02f      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d028      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ea:	4b2a      	ldr	r3, [pc, #168]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052f4:	4b29      	ldr	r3, [pc, #164]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052f6:	2201      	movs	r2, #1
 80052f8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052fa:	4b28      	ldr	r3, [pc, #160]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005300:	4a24      	ldr	r2, [pc, #144]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005306:	4b23      	ldr	r3, [pc, #140]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	2b01      	cmp	r3, #1
 8005310:	d114      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005312:	f7fc f9f1 	bl	80016f8 <HAL_GetTick>
 8005316:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005318:	e00a      	b.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800531a:	f7fc f9ed 	bl	80016f8 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	f241 3288 	movw	r2, #5000	; 0x1388
 8005328:	4293      	cmp	r3, r2
 800532a:	d901      	bls.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e02a      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005330:	4b18      	ldr	r3, [pc, #96]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0ee      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005344:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005348:	d10d      	bne.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800534a:	4b12      	ldr	r3, [pc, #72]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800535a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800535e:	490d      	ldr	r1, [pc, #52]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005360:	4313      	orrs	r3, r2
 8005362:	608b      	str	r3, [r1, #8]
 8005364:	e005      	b.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005366:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	4a0a      	ldr	r2, [pc, #40]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800536c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005370:	6093      	str	r3, [r2, #8]
 8005372:	4b08      	ldr	r3, [pc, #32]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005374:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800537e:	4905      	ldr	r1, [pc, #20]	; (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005380:	4313      	orrs	r3, r2
 8005382:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3718      	adds	r7, #24
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	42470068 	.word	0x42470068
 8005394:	40023800 	.word	0x40023800
 8005398:	40007000 	.word	0x40007000
 800539c:	42470e40 	.word	0x42470e40

080053a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80053b0:	2300      	movs	r3, #0
 80053b2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d13d      	bne.n	800543a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80053be:	4b22      	ldr	r3, [pc, #136]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053c6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d004      	beq.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d12f      	bne.n	8005432 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80053d2:	4b1e      	ldr	r3, [pc, #120]	; (800544c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053d4:	617b      	str	r3, [r7, #20]
          break;
 80053d6:	e02f      	b.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80053d8:	4b1b      	ldr	r3, [pc, #108]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053e4:	d108      	bne.n	80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053e6:	4b18      	ldr	r3, [pc, #96]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053ee:	4a18      	ldr	r2, [pc, #96]	; (8005450 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f4:	613b      	str	r3, [r7, #16]
 80053f6:	e007      	b.n	8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053f8:	4b13      	ldr	r3, [pc, #76]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005400:	4a14      	ldr	r2, [pc, #80]	; (8005454 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005402:	fbb2 f3f3 	udiv	r3, r2, r3
 8005406:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005408:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800540a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800540e:	099b      	lsrs	r3, r3, #6
 8005410:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	fb02 f303 	mul.w	r3, r2, r3
 800541a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800541c:	4b0a      	ldr	r3, [pc, #40]	; (8005448 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800541e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005422:	0f1b      	lsrs	r3, r3, #28
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	fbb2 f3f3 	udiv	r3, r2, r3
 800542e:	617b      	str	r3, [r7, #20]
          break;
 8005430:	e002      	b.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
          break;
 8005436:	bf00      	nop
        }
      }
      break;
 8005438:	bf00      	nop
    }
  }
  return frequency;
 800543a:	697b      	ldr	r3, [r7, #20]
}
 800543c:	4618      	mov	r0, r3
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	40023800 	.word	0x40023800
 800544c:	00bb8000 	.word	0x00bb8000
 8005450:	007a1200 	.word	0x007a1200
 8005454:	00f42400 	.word	0x00f42400

08005458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e056      	b.n	8005518 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d106      	bne.n	800548a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f7fb ffeb 	bl	8001460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2202      	movs	r2, #2
 800548e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054a0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685a      	ldr	r2, [r3, #4]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054c6:	431a      	orrs	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	ea42 0103 	orr.w	r1, r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	0c1b      	lsrs	r3, r3, #16
 80054e8:	f003 0104 	and.w	r1, r3, #4
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	430a      	orrs	r2, r1
 80054f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	69da      	ldr	r2, [r3, #28]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005506:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3708      	adds	r7, #8
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005520:	b084      	sub	sp, #16
 8005522:	b580      	push	{r7, lr}
 8005524:	b084      	sub	sp, #16
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
 800552a:	f107 001c 	add.w	r0, r7, #28
 800552e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005534:	2b01      	cmp	r3, #1
 8005536:	d122      	bne.n	800557e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800554c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005562:	2b01      	cmp	r3, #1
 8005564:	d105      	bne.n	8005572 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f94a 	bl	800580c <USB_CoreReset>
 8005578:	4603      	mov	r3, r0
 800557a:	73fb      	strb	r3, [r7, #15]
 800557c:	e01a      	b.n	80055b4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f93e 	bl	800580c <USB_CoreReset>
 8005590:	4603      	mov	r3, r0
 8005592:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d106      	bne.n	80055a8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	639a      	str	r2, [r3, #56]	; 0x38
 80055a6:	e005      	b.n	80055b4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80055b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d10b      	bne.n	80055d2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f043 0206 	orr.w	r2, r3, #6
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f043 0220 	orr.w	r2, r3, #32
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055de:	b004      	add	sp, #16
 80055e0:	4770      	bx	lr

080055e2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f043 0201 	orr.w	r2, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f023 0201 	bic.w	r2, r3, #1
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b082      	sub	sp, #8
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
 800562e:	460b      	mov	r3, r1
 8005630:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800563e:	78fb      	ldrb	r3, [r7, #3]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d106      	bne.n	8005652 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	60da      	str	r2, [r3, #12]
 8005650:	e00b      	b.n	800566a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005652:	78fb      	ldrb	r3, [r7, #3]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d106      	bne.n	8005666 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	60da      	str	r2, [r3, #12]
 8005664:	e001      	b.n	800566a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e003      	b.n	8005672 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800566a:	2032      	movs	r0, #50	; 0x32
 800566c:	f7fc f850 	bl	8001710 <HAL_Delay>

  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	019b      	lsls	r3, r3, #6
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	3301      	adds	r3, #1
 800569a:	60fb      	str	r3, [r7, #12]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4a09      	ldr	r2, [pc, #36]	; (80056c4 <USB_FlushTxFifo+0x48>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d901      	bls.n	80056a8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e006      	b.n	80056b6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	f003 0320 	and.w	r3, r3, #32
 80056b0:	2b20      	cmp	r3, #32
 80056b2:	d0f0      	beq.n	8005696 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	00030d40 	.word	0x00030d40

080056c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2210      	movs	r2, #16
 80056d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	3301      	adds	r3, #1
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4a09      	ldr	r2, [pc, #36]	; (8005708 <USB_FlushRxFifo+0x40>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e006      	b.n	80056fa <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f003 0310 	and.w	r3, r3, #16
 80056f4:	2b10      	cmp	r3, #16
 80056f6:	d0f0      	beq.n	80056da <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	00030d40 	.word	0x00030d40

0800570c <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800570c:	b480      	push	{r7}
 800570e:	b089      	sub	sp, #36	; 0x24
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	4611      	mov	r1, r2
 8005718:	461a      	mov	r2, r3
 800571a:	460b      	mov	r3, r1
 800571c:	71fb      	strb	r3, [r7, #7]
 800571e:	4613      	mov	r3, r2
 8005720:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800572a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800572e:	2b00      	cmp	r3, #0
 8005730:	d11a      	bne.n	8005768 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005732:	88bb      	ldrh	r3, [r7, #4]
 8005734:	3303      	adds	r3, #3
 8005736:	089b      	lsrs	r3, r3, #2
 8005738:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800573a:	2300      	movs	r3, #0
 800573c:	61bb      	str	r3, [r7, #24]
 800573e:	e00f      	b.n	8005760 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005740:	79fb      	ldrb	r3, [r7, #7]
 8005742:	031a      	lsls	r2, r3, #12
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	4413      	add	r3, r2
 8005748:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800574c:	461a      	mov	r2, r3
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	3304      	adds	r3, #4
 8005758:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	3301      	adds	r3, #1
 800575e:	61bb      	str	r3, [r7, #24]
 8005760:	69ba      	ldr	r2, [r7, #24]
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	429a      	cmp	r2, r3
 8005766:	d3eb      	bcc.n	8005740 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3724      	adds	r7, #36	; 0x24
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr

08005776 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005776:	b480      	push	{r7}
 8005778:	b089      	sub	sp, #36	; 0x24
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	4613      	mov	r3, r2
 8005782:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800578c:	88fb      	ldrh	r3, [r7, #6]
 800578e:	3303      	adds	r3, #3
 8005790:	089b      	lsrs	r3, r3, #2
 8005792:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005794:	2300      	movs	r3, #0
 8005796:	61bb      	str	r3, [r7, #24]
 8005798:	e00b      	b.n	80057b2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	601a      	str	r2, [r3, #0]
    pDest++;
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	3304      	adds	r3, #4
 80057aa:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	3301      	adds	r3, #1
 80057b0:	61bb      	str	r3, [r7, #24]
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d3ef      	bcc.n	800579a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80057ba:	69fb      	ldr	r3, [r7, #28]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3724      	adds	r7, #36	; 0x24
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4013      	ands	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80057e0:	68fb      	ldr	r3, [r7, #12]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f003 0301 	and.w	r3, r3, #1
}
 80057fe:	4618      	mov	r0, r3
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
	...

0800580c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005814:	2300      	movs	r3, #0
 8005816:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	3301      	adds	r3, #1
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	4a13      	ldr	r2, [pc, #76]	; (8005870 <USB_CoreReset+0x64>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d901      	bls.n	800582a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e01b      	b.n	8005862 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	daf2      	bge.n	8005818 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f043 0201 	orr.w	r2, r3, #1
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	3301      	adds	r3, #1
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4a09      	ldr	r2, [pc, #36]	; (8005870 <USB_CoreReset+0x64>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d901      	bls.n	8005854 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e006      	b.n	8005862 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b01      	cmp	r3, #1
 800585e:	d0f0      	beq.n	8005842 <USB_CoreReset+0x36>

  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3714      	adds	r7, #20
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	00030d40 	.word	0x00030d40

08005874 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005874:	b084      	sub	sp, #16
 8005876:	b580      	push	{r7, lr}
 8005878:	b084      	sub	sp, #16
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
 800587e:	f107 001c 	add.w	r0, r7, #28
 8005882:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005890:	461a      	mov	r2, r3
 8005892:	2300      	movs	r3, #0
 8005894:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d018      	beq.n	80058f8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d10a      	bne.n	80058e2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058da:	f043 0304 	orr.w	r3, r3, #4
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	e014      	b.n	800590c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058f0:	f023 0304 	bic.w	r3, r3, #4
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	e009      	b.n	800590c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005906:	f023 0304 	bic.w	r3, r3, #4
 800590a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800590c:	2110      	movs	r1, #16
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff feb4 	bl	800567c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff fed7 	bl	80056c8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800591a:	2300      	movs	r3, #0
 800591c:	60fb      	str	r3, [r7, #12]
 800591e:	e015      	b.n	800594c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	4413      	add	r3, r2
 8005928:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800592c:	461a      	mov	r2, r3
 800592e:	f04f 33ff 	mov.w	r3, #4294967295
 8005932:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	015a      	lsls	r2, r3, #5
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	4413      	add	r3, r2
 800593c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005940:	461a      	mov	r2, r3
 8005942:	2300      	movs	r3, #0
 8005944:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3301      	adds	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	429a      	cmp	r2, r3
 8005952:	d3e5      	bcc.n	8005920 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005954:	2101      	movs	r1, #1
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f8ac 	bl	8005ab4 <USB_DriveVbus>

  HAL_Delay(200U);
 800595c:	20c8      	movs	r0, #200	; 0xc8
 800595e:	f7fb fed7 	bl	8001710 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f04f 32ff 	mov.w	r2, #4294967295
 800596e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00b      	beq.n	8005994 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005982:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a14      	ldr	r2, [pc, #80]	; (80059d8 <USB_HostInit+0x164>)
 8005988:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a13      	ldr	r2, [pc, #76]	; (80059dc <USB_HostInit+0x168>)
 800598e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005992:	e009      	b.n	80059a8 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2280      	movs	r2, #128	; 0x80
 8005998:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a10      	ldr	r2, [pc, #64]	; (80059e0 <USB_HostInit+0x16c>)
 800599e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a10      	ldr	r2, [pc, #64]	; (80059e4 <USB_HostInit+0x170>)
 80059a4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d105      	bne.n	80059ba <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	f043 0210 	orr.w	r2, r3, #16
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <USB_HostInit+0x174>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059d2:	b004      	add	sp, #16
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	01000200 	.word	0x01000200
 80059dc:	00e00300 	.word	0x00e00300
 80059e0:	00600080 	.word	0x00600080
 80059e4:	004000e0 	.word	0x004000e0
 80059e8:	a3200008 	.word	0xa3200008

080059ec <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	460b      	mov	r3, r1
 80059f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a0a:	f023 0303 	bic.w	r3, r3, #3
 8005a0e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	78fb      	ldrb	r3, [r7, #3]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	68f9      	ldr	r1, [r7, #12]
 8005a20:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a24:	4313      	orrs	r3, r2
 8005a26:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005a28:	78fb      	ldrb	r3, [r7, #3]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d107      	bne.n	8005a3e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a34:	461a      	mov	r2, r3
 8005a36:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a3a:	6053      	str	r3, [r2, #4]
 8005a3c:	e009      	b.n	8005a52 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005a3e:	78fb      	ldrb	r3, [r7, #3]
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d106      	bne.n	8005a52 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	f241 7370 	movw	r3, #6000	; 0x1770
 8005a50:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3714      	adds	r7, #20
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005a80:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a8e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005a90:	2064      	movs	r0, #100	; 0x64
 8005a92:	f7fb fe3d 	bl	8001710 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005aa2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005aa4:	200a      	movs	r0, #10
 8005aa6:	f7fb fe33 	bl	8001710 <HAL_Delay>

  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ad8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d109      	bne.n	8005af8 <USB_DriveVbus+0x44>
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d106      	bne.n	8005af8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005af2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005af6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005afe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b02:	d109      	bne.n	8005b18 <USB_DriveVbus+0x64>
 8005b04:	78fb      	ldrb	r3, [r7, #3]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b16:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b085      	sub	sp, #20
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	0c5b      	lsrs	r3, r3, #17
 8005b44:	f003 0303 	and.w	r3, r3, #3
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3714      	adds	r7, #20
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	b29b      	uxth	r3, r3
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
	...

08005b78 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	4608      	mov	r0, r1
 8005b82:	4611      	mov	r1, r2
 8005b84:	461a      	mov	r2, r3
 8005b86:	4603      	mov	r3, r0
 8005b88:	70fb      	strb	r3, [r7, #3]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	70bb      	strb	r3, [r7, #2]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bac:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005bae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005bb2:	2b03      	cmp	r3, #3
 8005bb4:	d87e      	bhi.n	8005cb4 <USB_HC_Init+0x13c>
 8005bb6:	a201      	add	r2, pc, #4	; (adr r2, 8005bbc <USB_HC_Init+0x44>)
 8005bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbc:	08005bcd 	.word	0x08005bcd
 8005bc0:	08005c77 	.word	0x08005c77
 8005bc4:	08005bcd 	.word	0x08005bcd
 8005bc8:	08005c39 	.word	0x08005c39
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd8:	461a      	mov	r2, r3
 8005bda:	f240 439d 	movw	r3, #1181	; 0x49d
 8005bde:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005be0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	da10      	bge.n	8005c0a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005be8:	78fb      	ldrb	r3, [r7, #3]
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	78fa      	ldrb	r2, [r7, #3]
 8005bf8:	0151      	lsls	r1, r2, #5
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	440a      	add	r2, r1
 8005bfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c06:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8005c08:	e057      	b.n	8005cba <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d051      	beq.n	8005cba <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005c16:	78fb      	ldrb	r3, [r7, #3]
 8005c18:	015a      	lsls	r2, r3, #5
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	78fa      	ldrb	r2, [r7, #3]
 8005c26:	0151      	lsls	r1, r2, #5
 8005c28:	68ba      	ldr	r2, [r7, #8]
 8005c2a:	440a      	add	r2, r1
 8005c2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c30:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c34:	60d3      	str	r3, [r2, #12]
      break;
 8005c36:	e040      	b.n	8005cba <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c38:	78fb      	ldrb	r3, [r7, #3]
 8005c3a:	015a      	lsls	r2, r3, #5
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	4413      	add	r3, r2
 8005c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c44:	461a      	mov	r2, r3
 8005c46:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c4a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	da34      	bge.n	8005cbe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	78fa      	ldrb	r2, [r7, #3]
 8005c64:	0151      	lsls	r1, r2, #5
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	440a      	add	r2, r1
 8005c6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c72:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005c74:	e023      	b.n	8005cbe <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c76:	78fb      	ldrb	r3, [r7, #3]
 8005c78:	015a      	lsls	r2, r3, #5
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c82:	461a      	mov	r2, r3
 8005c84:	f240 2325 	movw	r3, #549	; 0x225
 8005c88:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c8a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	da17      	bge.n	8005cc2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005c92:	78fb      	ldrb	r3, [r7, #3]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	78fa      	ldrb	r2, [r7, #3]
 8005ca2:	0151      	lsls	r1, r2, #5
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	440a      	add	r2, r1
 8005ca8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cac:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005cb0:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005cb2:	e006      	b.n	8005cc2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	75fb      	strb	r3, [r7, #23]
      break;
 8005cb8:	e004      	b.n	8005cc4 <USB_HC_Init+0x14c>
      break;
 8005cba:	bf00      	nop
 8005cbc:	e002      	b.n	8005cc4 <USB_HC_Init+0x14c>
      break;
 8005cbe:	bf00      	nop
 8005cc0:	e000      	b.n	8005cc4 <USB_HC_Init+0x14c>
      break;
 8005cc2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cca:	699a      	ldr	r2, [r3, #24]
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	f003 030f 	and.w	r3, r3, #15
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd8:	68b9      	ldr	r1, [r7, #8]
 8005cda:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005cee:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	da03      	bge.n	8005cfe <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005cf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cfa:	613b      	str	r3, [r7, #16]
 8005cfc:	e001      	b.n	8005d02 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8005d02:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d103      	bne.n	8005d12 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005d0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d0e:	60fb      	str	r3, [r7, #12]
 8005d10:	e001      	b.n	8005d16 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d16:	787b      	ldrb	r3, [r7, #1]
 8005d18:	059b      	lsls	r3, r3, #22
 8005d1a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d1e:	78bb      	ldrb	r3, [r7, #2]
 8005d20:	02db      	lsls	r3, r3, #11
 8005d22:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d26:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d28:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d2c:	049b      	lsls	r3, r3, #18
 8005d2e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d32:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d34:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005d36:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d3a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d40:	78fb      	ldrb	r3, [r7, #3]
 8005d42:	0159      	lsls	r1, r3, #5
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	440b      	add	r3, r1
 8005d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d4c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d52:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005d54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d58:	2b03      	cmp	r3, #3
 8005d5a:	d10f      	bne.n	8005d7c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005d5c:	78fb      	ldrb	r3, [r7, #3]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	78fa      	ldrb	r2, [r7, #3]
 8005d6c:	0151      	lsls	r1, r2, #5
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	440a      	add	r2, r1
 8005d72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d7a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	371c      	adds	r7, #28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop

08005d8c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08c      	sub	sp, #48	; 0x30
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	4613      	mov	r3, r2
 8005d98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	785b      	ldrb	r3, [r3, #1]
 8005da2:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005da4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005da8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d028      	beq.n	8005e08 <USB_HC_StartXfer+0x7c>
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	791b      	ldrb	r3, [r3, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d124      	bne.n	8005e08 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10b      	bne.n	8005ddc <USB_HC_StartXfer+0x50>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	795b      	ldrb	r3, [r3, #5]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d107      	bne.n	8005ddc <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	785b      	ldrb	r3, [r3, #1]
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 fa2e 	bl	8006234 <USB_DoPing>
      return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e112      	b.n	8006002 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8005ddc:	79fb      	ldrb	r3, [r7, #7]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d112      	bne.n	8005e08 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	0151      	lsls	r1, r2, #5
 8005df4:	6a3a      	ldr	r2, [r7, #32]
 8005df6:	440a      	add	r2, r1
 8005df8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dfc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005e00:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	2200      	movs	r2, #0
 8005e06:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d018      	beq.n	8005e42 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	8912      	ldrh	r2, [r2, #8]
 8005e18:	4413      	add	r3, r2
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	8912      	ldrh	r2, [r2, #8]
 8005e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e24:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005e26:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005e28:	8b7b      	ldrh	r3, [r7, #26]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d90b      	bls.n	8005e46 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8005e2e:	8b7b      	ldrh	r3, [r7, #26]
 8005e30:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005e32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	8912      	ldrh	r2, [r2, #8]
 8005e38:	fb02 f203 	mul.w	r2, r2, r3
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	611a      	str	r2, [r3, #16]
 8005e40:	e001      	b.n	8005e46 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8005e42:	2301      	movs	r3, #1
 8005e44:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	78db      	ldrb	r3, [r3, #3]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d006      	beq.n	8005e5c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005e4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	8912      	ldrh	r2, [r2, #8]
 8005e54:	fb02 f203 	mul.w	r2, r2, r3
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e66:	04d9      	lsls	r1, r3, #19
 8005e68:	4b68      	ldr	r3, [pc, #416]	; (800600c <USB_HC_StartXfer+0x280>)
 8005e6a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e6c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	7a9b      	ldrb	r3, [r3, #10]
 8005e72:	075b      	lsls	r3, r3, #29
 8005e74:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e78:	69f9      	ldr	r1, [r7, #28]
 8005e7a:	0148      	lsls	r0, r1, #5
 8005e7c:	6a39      	ldr	r1, [r7, #32]
 8005e7e:	4401      	add	r1, r0
 8005e80:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e84:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e86:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005e88:	79fb      	ldrb	r3, [r7, #7]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d009      	beq.n	8005ea2 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	68d9      	ldr	r1, [r3, #12]
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	015a      	lsls	r2, r3, #5
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	4413      	add	r3, r2
 8005e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e9e:	460a      	mov	r2, r1
 8005ea0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005ea2:	6a3b      	ldr	r3, [r7, #32]
 8005ea4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	bf0c      	ite	eq
 8005eb2:	2301      	moveq	r3, #1
 8005eb4:	2300      	movne	r3, #0
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	015a      	lsls	r2, r3, #5
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69fa      	ldr	r2, [r7, #28]
 8005eca:	0151      	lsls	r1, r2, #5
 8005ecc:	6a3a      	ldr	r2, [r7, #32]
 8005ece:	440a      	add	r2, r1
 8005ed0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ed4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ed8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	015a      	lsls	r2, r3, #5
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	7e7b      	ldrb	r3, [r7, #25]
 8005eea:	075b      	lsls	r3, r3, #29
 8005eec:	69f9      	ldr	r1, [r7, #28]
 8005eee:	0148      	lsls	r0, r1, #5
 8005ef0:	6a39      	ldr	r1, [r7, #32]
 8005ef2:	4401      	add	r1, r0
 8005ef4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	015a      	lsls	r2, r3, #5
 8005f00:	6a3b      	ldr	r3, [r7, #32]
 8005f02:	4413      	add	r3, r2
 8005f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a41      	ldr	r2, [pc, #260]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f0c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f0e:	4b40      	ldr	r3, [pc, #256]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f16:	4a3e      	ldr	r2, [pc, #248]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f18:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	78db      	ldrb	r3, [r3, #3]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d006      	beq.n	8005f30 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005f22:	4b3b      	ldr	r3, [pc, #236]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f2a:	4a39      	ldr	r2, [pc, #228]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	e005      	b.n	8005f3c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005f30:	4b37      	ldr	r3, [pc, #220]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f38:	4a35      	ldr	r2, [pc, #212]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f3a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f3c:	4b34      	ldr	r3, [pc, #208]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f44:	4a32      	ldr	r2, [pc, #200]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f46:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f54:	461a      	mov	r2, r3
 8005f56:	4b2e      	ldr	r3, [pc, #184]	; (8006010 <USB_HC_StartXfer+0x284>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8005f5c:	79fb      	ldrb	r3, [r7, #7]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d14e      	bne.n	8006000 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	78db      	ldrb	r3, [r3, #3]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d14a      	bne.n	8006000 <USB_HC_StartXfer+0x274>
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d046      	beq.n	8006000 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	79db      	ldrb	r3, [r3, #7]
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	d830      	bhi.n	8005fdc <USB_HC_StartXfer+0x250>
 8005f7a:	a201      	add	r2, pc, #4	; (adr r2, 8005f80 <USB_HC_StartXfer+0x1f4>)
 8005f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f80:	08005f91 	.word	0x08005f91
 8005f84:	08005fb5 	.word	0x08005fb5
 8005f88:	08005f91 	.word	0x08005f91
 8005f8c:	08005fb5 	.word	0x08005fb5
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	3303      	adds	r3, #3
 8005f96:	089b      	lsrs	r3, r3, #2
 8005f98:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005f9a:	8afa      	ldrh	r2, [r7, #22]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d91c      	bls.n	8005fe0 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	f043 0220 	orr.w	r2, r3, #32
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	619a      	str	r2, [r3, #24]
          }
          break;
 8005fb2:	e015      	b.n	8005fe0 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	3303      	adds	r3, #3
 8005fba:	089b      	lsrs	r3, r3, #2
 8005fbc:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005fbe:	8afa      	ldrh	r2, [r7, #22]
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
 8005fc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d90a      	bls.n	8005fe4 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	619a      	str	r2, [r3, #24]
          }
          break;
 8005fda:	e003      	b.n	8005fe4 <USB_HC_StartXfer+0x258>

        default:
          break;
 8005fdc:	bf00      	nop
 8005fde:	e002      	b.n	8005fe6 <USB_HC_StartXfer+0x25a>
          break;
 8005fe0:	bf00      	nop
 8005fe2:	e000      	b.n	8005fe6 <USB_HC_StartXfer+0x25a>
          break;
 8005fe4:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	68d9      	ldr	r1, [r3, #12]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	785a      	ldrb	r2, [r3, #1]
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	b298      	uxth	r0, r3
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f7ff fb86 	bl	800570c <USB_WritePacket>
    }
  }

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3728      	adds	r7, #40	; 0x28
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	1ff80000 	.word	0x1ff80000
 8006010:	20000154 	.word	0x20000154

08006014 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	b29b      	uxth	r3, r3
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006036:	b480      	push	{r7}
 8006038:	b087      	sub	sp, #28
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	460b      	mov	r3, r1
 8006040:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8006046:	78fb      	ldrb	r3, [r7, #3]
 8006048:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	4413      	add	r3, r2
 8006056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	0c9b      	lsrs	r3, r3, #18
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d002      	beq.n	8006070 <USB_HC_Halt+0x3a>
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b02      	cmp	r3, #2
 800606e:	d16c      	bne.n	800614a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	4413      	add	r3, r2
 8006078:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	0151      	lsls	r1, r2, #5
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	440a      	add	r2, r1
 8006086:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800608a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800608e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d143      	bne.n	8006124 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	015a      	lsls	r2, r3, #5
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	4413      	add	r3, r2
 80060a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	0151      	lsls	r1, r2, #5
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	440a      	add	r2, r1
 80060b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060ba:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	0151      	lsls	r1, r2, #5
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	440a      	add	r2, r1
 80060d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060da:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	015a      	lsls	r2, r3, #5
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	0151      	lsls	r1, r2, #5
 80060ee:	693a      	ldr	r2, [r7, #16]
 80060f0:	440a      	add	r2, r1
 80060f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80060fa:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	3301      	adds	r3, #1
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006108:	d81d      	bhi.n	8006146 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	015a      	lsls	r2, r3, #5
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	4413      	add	r3, r2
 8006112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800611c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006120:	d0ec      	beq.n	80060fc <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006122:	e080      	b.n	8006226 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4413      	add	r3, r2
 800612c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	0151      	lsls	r1, r2, #5
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	440a      	add	r2, r1
 800613a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800613e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006142:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006144:	e06f      	b.n	8006226 <USB_HC_Halt+0x1f0>
          break;
 8006146:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006148:	e06d      	b.n	8006226 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	015a      	lsls	r2, r3, #5
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	4413      	add	r3, r2
 8006152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	0151      	lsls	r1, r2, #5
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	440a      	add	r2, r1
 8006160:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006164:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006168:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d143      	bne.n	8006202 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	015a      	lsls	r2, r3, #5
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4413      	add	r3, r2
 8006182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	0151      	lsls	r1, r2, #5
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	440a      	add	r2, r1
 8006190:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006194:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006198:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	0151      	lsls	r1, r2, #5
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	440a      	add	r2, r1
 80061b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061b8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	0151      	lsls	r1, r2, #5
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	440a      	add	r2, r1
 80061d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061d8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	3301      	adds	r3, #1
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061e6:	d81d      	bhi.n	8006224 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061fe:	d0ec      	beq.n	80061da <USB_HC_Halt+0x1a4>
 8006200:	e011      	b.n	8006226 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	4413      	add	r3, r2
 800620a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	0151      	lsls	r1, r2, #5
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	440a      	add	r2, r1
 8006218:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800621c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	e000      	b.n	8006226 <USB_HC_Halt+0x1f0>
          break;
 8006224:	bf00      	nop
    }
  }

  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	371c      	adds	r7, #28
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	460b      	mov	r3, r1
 800623e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006244:	78fb      	ldrb	r3, [r7, #3]
 8006246:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006248:	2301      	movs	r3, #1
 800624a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	04da      	lsls	r2, r3, #19
 8006250:	4b15      	ldr	r3, [pc, #84]	; (80062a8 <USB_DoPing+0x74>)
 8006252:	4013      	ands	r3, r2
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	0151      	lsls	r1, r2, #5
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	440a      	add	r2, r1
 800625c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006260:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006264:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	4413      	add	r3, r2
 800626e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800627c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006284:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	4413      	add	r3, r2
 800628e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006292:	461a      	mov	r2, r3
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	371c      	adds	r7, #28
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	1ff80000 	.word	0x1ff80000

080062ac <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f7ff f9a1 	bl	8005604 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80062c2:	2110      	movs	r1, #16
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f7ff f9d9 	bl	800567c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff f9fc 	bl	80056c8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80062d0:	2300      	movs	r3, #0
 80062d2:	613b      	str	r3, [r7, #16]
 80062d4:	e01f      	b.n	8006316 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	015a      	lsls	r2, r3, #5
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	4413      	add	r3, r2
 80062de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062ec:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062f4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062fc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	015a      	lsls	r2, r3, #5
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	4413      	add	r3, r2
 8006306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630a:	461a      	mov	r2, r3
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	3301      	adds	r3, #1
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	2b0f      	cmp	r3, #15
 800631a:	d9dc      	bls.n	80062d6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800631c:	2300      	movs	r3, #0
 800631e:	613b      	str	r3, [r7, #16]
 8006320:	e034      	b.n	800638c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4413      	add	r3, r2
 800632a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006338:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006340:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006348:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4413      	add	r3, r2
 8006352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006356:	461a      	mov	r2, r3
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	3301      	adds	r3, #1
 8006360:	617b      	str	r3, [r7, #20]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006368:	d80c      	bhi.n	8006384 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4413      	add	r3, r2
 8006372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800637c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006380:	d0ec      	beq.n	800635c <USB_StopHost+0xb0>
 8006382:	e000      	b.n	8006386 <USB_StopHost+0xda>
        break;
 8006384:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	3301      	adds	r3, #1
 800638a:	613b      	str	r3, [r7, #16]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	2b0f      	cmp	r3, #15
 8006390:	d9c7      	bls.n	8006322 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006398:	461a      	mov	r2, r3
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f04f 32ff 	mov.w	r2, #4294967295
 80063a6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f7ff f91a 	bl	80055e2 <USB_EnableGlobalInt>

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3718      	adds	r7, #24
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80063b8:	b590      	push	{r4, r7, lr}
 80063ba:	b089      	sub	sp, #36	; 0x24
 80063bc:	af04      	add	r7, sp, #16
 80063be:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80063c0:	2301      	movs	r3, #1
 80063c2:	2202      	movs	r2, #2
 80063c4:	2102      	movs	r1, #2
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fcb4 	bl	8006d34 <USBH_FindInterface>
 80063cc:	4603      	mov	r3, r0
 80063ce:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
 80063d2:	2bff      	cmp	r3, #255	; 0xff
 80063d4:	d002      	beq.n	80063dc <USBH_CDC_InterfaceInit+0x24>
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d901      	bls.n	80063e0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80063dc:	2302      	movs	r3, #2
 80063de:	e13d      	b.n	800665c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fc89 	bl	8006cfc <USBH_SelectInterface>
 80063ea:	4603      	mov	r3, r0
 80063ec:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80063ee:	7bbb      	ldrb	r3, [r7, #14]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80063f4:	2302      	movs	r3, #2
 80063f6:	e131      	b.n	800665c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80063fe:	2050      	movs	r0, #80	; 0x50
 8006400:	f005 fe54 	bl	800c0ac <malloc>
 8006404:	4603      	mov	r3, r0
 8006406:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006418:	2302      	movs	r3, #2
 800641a:	e11f      	b.n	800665c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800641c:	2250      	movs	r2, #80	; 0x50
 800641e:	2100      	movs	r1, #0
 8006420:	68b8      	ldr	r0, [r7, #8]
 8006422:	f005 fe5e 	bl	800c0e2 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006426:	7bfb      	ldrb	r3, [r7, #15]
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	211a      	movs	r1, #26
 800642c:	fb01 f303 	mul.w	r3, r1, r3
 8006430:	4413      	add	r3, r2
 8006432:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	b25b      	sxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	da15      	bge.n	800646a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800643e:	7bfb      	ldrb	r3, [r7, #15]
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	211a      	movs	r1, #26
 8006444:	fb01 f303 	mul.w	r3, r1, r3
 8006448:	4413      	add	r3, r2
 800644a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800644e:	781a      	ldrb	r2, [r3, #0]
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006454:	7bfb      	ldrb	r3, [r7, #15]
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	211a      	movs	r1, #26
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	4413      	add	r3, r2
 8006460:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006464:	881a      	ldrh	r2, [r3, #0]
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	785b      	ldrb	r3, [r3, #1]
 800646e:	4619      	mov	r1, r3
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f002 f890 	bl	8008596 <USBH_AllocPipe>
 8006476:	4603      	mov	r3, r0
 8006478:	461a      	mov	r2, r3
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	7819      	ldrb	r1, [r3, #0]
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	7858      	ldrb	r0, [r3, #1]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006492:	68ba      	ldr	r2, [r7, #8]
 8006494:	8952      	ldrh	r2, [r2, #10]
 8006496:	9202      	str	r2, [sp, #8]
 8006498:	2203      	movs	r2, #3
 800649a:	9201      	str	r2, [sp, #4]
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	4623      	mov	r3, r4
 80064a0:	4602      	mov	r2, r0
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f002 f848 	bl	8008538 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	2200      	movs	r2, #0
 80064ae:	4619      	mov	r1, r3
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f005 fd4b 	bl	800bf4c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80064b6:	2300      	movs	r3, #0
 80064b8:	2200      	movs	r2, #0
 80064ba:	210a      	movs	r1, #10
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 fc39 	bl	8006d34 <USBH_FindInterface>
 80064c2:	4603      	mov	r3, r0
 80064c4:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	2bff      	cmp	r3, #255	; 0xff
 80064ca:	d002      	beq.n	80064d2 <USBH_CDC_InterfaceInit+0x11a>
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d901      	bls.n	80064d6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80064d2:	2302      	movs	r3, #2
 80064d4:	e0c2      	b.n	800665c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	211a      	movs	r1, #26
 80064dc:	fb01 f303 	mul.w	r3, r1, r3
 80064e0:	4413      	add	r3, r2
 80064e2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	b25b      	sxtb	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	da16      	bge.n	800651c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	211a      	movs	r1, #26
 80064f4:	fb01 f303 	mul.w	r3, r1, r3
 80064f8:	4413      	add	r3, r2
 80064fa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80064fe:	781a      	ldrb	r2, [r3, #0]
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006504:	7bfb      	ldrb	r3, [r7, #15]
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	211a      	movs	r1, #26
 800650a:	fb01 f303 	mul.w	r3, r1, r3
 800650e:	4413      	add	r3, r2
 8006510:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006514:	881a      	ldrh	r2, [r3, #0]
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	835a      	strh	r2, [r3, #26]
 800651a:	e015      	b.n	8006548 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	211a      	movs	r1, #26
 8006522:	fb01 f303 	mul.w	r3, r1, r3
 8006526:	4413      	add	r3, r2
 8006528:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800652c:	781a      	ldrb	r2, [r3, #0]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	211a      	movs	r1, #26
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	4413      	add	r3, r2
 800653e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006542:	881a      	ldrh	r2, [r3, #0]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	211a      	movs	r1, #26
 800654e:	fb01 f303 	mul.w	r3, r1, r3
 8006552:	4413      	add	r3, r2
 8006554:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	b25b      	sxtb	r3, r3
 800655c:	2b00      	cmp	r3, #0
 800655e:	da16      	bge.n	800658e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006560:	7bfb      	ldrb	r3, [r7, #15]
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	211a      	movs	r1, #26
 8006566:	fb01 f303 	mul.w	r3, r1, r3
 800656a:	4413      	add	r3, r2
 800656c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006570:	781a      	ldrb	r2, [r3, #0]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	211a      	movs	r1, #26
 800657c:	fb01 f303 	mul.w	r3, r1, r3
 8006580:	4413      	add	r3, r2
 8006582:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006586:	881a      	ldrh	r2, [r3, #0]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	835a      	strh	r2, [r3, #26]
 800658c:	e015      	b.n	80065ba <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800658e:	7bfb      	ldrb	r3, [r7, #15]
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	211a      	movs	r1, #26
 8006594:	fb01 f303 	mul.w	r3, r1, r3
 8006598:	4413      	add	r3, r2
 800659a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800659e:	781a      	ldrb	r2, [r3, #0]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	211a      	movs	r1, #26
 80065aa:	fb01 f303 	mul.w	r3, r1, r3
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80065b4:	881a      	ldrh	r2, [r3, #0]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	7b9b      	ldrb	r3, [r3, #14]
 80065be:	4619      	mov	r1, r3
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f001 ffe8 	bl	8008596 <USBH_AllocPipe>
 80065c6:	4603      	mov	r3, r0
 80065c8:	461a      	mov	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	7bdb      	ldrb	r3, [r3, #15]
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f001 ffde 	bl	8008596 <USBH_AllocPipe>
 80065da:	4603      	mov	r3, r0
 80065dc:	461a      	mov	r2, r3
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	7b59      	ldrb	r1, [r3, #13]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	7b98      	ldrb	r0, [r3, #14]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	8b12      	ldrh	r2, [r2, #24]
 80065fa:	9202      	str	r2, [sp, #8]
 80065fc:	2202      	movs	r2, #2
 80065fe:	9201      	str	r2, [sp, #4]
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	4623      	mov	r3, r4
 8006604:	4602      	mov	r2, r0
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f001 ff96 	bl	8008538 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	7b19      	ldrb	r1, [r3, #12]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	7bd8      	ldrb	r0, [r3, #15]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	8b52      	ldrh	r2, [r2, #26]
 8006624:	9202      	str	r2, [sp, #8]
 8006626:	2202      	movs	r2, #2
 8006628:	9201      	str	r2, [sp, #4]
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	4623      	mov	r3, r4
 800662e:	4602      	mov	r2, r0
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f001 ff81 	bl	8008538 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	7b5b      	ldrb	r3, [r3, #13]
 8006642:	2200      	movs	r2, #0
 8006644:	4619      	mov	r1, r3
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f005 fc80 	bl	800bf4c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	7b1b      	ldrb	r3, [r3, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f005 fc79 	bl	800bf4c <USBH_LL_SetToggle>

  return USBH_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	bd90      	pop	{r4, r7, pc}

08006664 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00e      	beq.n	800669c <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	4619      	mov	r1, r3
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f001 ff76 	bl	8008576 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	4619      	mov	r1, r3
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f001 ffa1 	bl	80085d8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	7b1b      	ldrb	r3, [r3, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00e      	beq.n	80066c2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	7b1b      	ldrb	r3, [r3, #12]
 80066a8:	4619      	mov	r1, r3
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f001 ff63 	bl	8008576 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	7b1b      	ldrb	r3, [r3, #12]
 80066b4:	4619      	mov	r1, r3
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f001 ff8e 	bl	80085d8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	7b5b      	ldrb	r3, [r3, #13]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00e      	beq.n	80066e8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	7b5b      	ldrb	r3, [r3, #13]
 80066ce:	4619      	mov	r1, r3
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f001 ff50 	bl	8008576 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	7b5b      	ldrb	r3, [r3, #13]
 80066da:	4619      	mov	r1, r3
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f001 ff7b 	bl	80085d8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066ee:	69db      	ldr	r3, [r3, #28]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00b      	beq.n	800670c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f005 fcdd 	bl	800c0bc <free>
    phost->pActiveClass->pData = 0U;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006708:	2200      	movs	r2, #0
 800670a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3710      	adds	r7, #16
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b084      	sub	sp, #16
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3340      	adds	r3, #64	; 0x40
 800672c:	4619      	mov	r1, r3
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f8b1 	bl	8006896 <GetLineCoding>
 8006734:	4603      	mov	r3, r0
 8006736:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006738:	7afb      	ldrb	r3, [r7, #11]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d105      	bne.n	800674a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006744:	2102      	movs	r1, #2
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800674a:	7afb      	ldrb	r3, [r7, #11]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3710      	adds	r7, #16
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800675c:	2301      	movs	r3, #1
 800675e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006774:	2b04      	cmp	r3, #4
 8006776:	d877      	bhi.n	8006868 <USBH_CDC_Process+0x114>
 8006778:	a201      	add	r2, pc, #4	; (adr r2, 8006780 <USBH_CDC_Process+0x2c>)
 800677a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677e:	bf00      	nop
 8006780:	08006795 	.word	0x08006795
 8006784:	0800679b 	.word	0x0800679b
 8006788:	080067cb 	.word	0x080067cb
 800678c:	0800683f 	.word	0x0800683f
 8006790:	0800684d 	.word	0x0800684d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006794:	2300      	movs	r3, #0
 8006796:	73fb      	strb	r3, [r7, #15]
      break;
 8006798:	e06d      	b.n	8006876 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800679e:	4619      	mov	r1, r3
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f897 	bl	80068d4 <SetLineCoding>
 80067a6:	4603      	mov	r3, r0
 80067a8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80067aa:	7bbb      	ldrb	r3, [r7, #14]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2202      	movs	r2, #2
 80067b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80067b8:	e058      	b.n	800686c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80067ba:	7bbb      	ldrb	r3, [r7, #14]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d055      	beq.n	800686c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	2204      	movs	r2, #4
 80067c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80067c8:	e050      	b.n	800686c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	3340      	adds	r3, #64	; 0x40
 80067ce:	4619      	mov	r1, r3
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f860 	bl	8006896 <GetLineCoding>
 80067d6:	4603      	mov	r3, r0
 80067d8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80067da:	7bbb      	ldrb	r3, [r7, #14]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d126      	bne.n	800682e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f2:	791b      	ldrb	r3, [r3, #4]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d13b      	bne.n	8006870 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006802:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006804:	429a      	cmp	r2, r3
 8006806:	d133      	bne.n	8006870 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006812:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006814:	429a      	cmp	r2, r3
 8006816:	d12b      	bne.n	8006870 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006820:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006822:	429a      	cmp	r2, r3
 8006824:	d124      	bne.n	8006870 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f984 	bl	8006b34 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800682c:	e020      	b.n	8006870 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800682e:	7bbb      	ldrb	r3, [r7, #14]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d01d      	beq.n	8006870 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2204      	movs	r2, #4
 8006838:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800683c:	e018      	b.n	8006870 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f867 	bl	8006912 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 f8f8 	bl	8006a3a <CDC_ProcessReception>
      break;
 800684a:	e014      	b.n	8006876 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800684c:	2100      	movs	r1, #0
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f001 f94f 	bl	8007af2 <USBH_ClrFeature>
 8006854:	4603      	mov	r3, r0
 8006856:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006858:	7bbb      	ldrb	r3, [r7, #14]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10a      	bne.n	8006874 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006866:	e005      	b.n	8006874 <USBH_CDC_Process+0x120>

    default:
      break;
 8006868:	bf00      	nop
 800686a:	e004      	b.n	8006876 <USBH_CDC_Process+0x122>
      break;
 800686c:	bf00      	nop
 800686e:	e002      	b.n	8006876 <USBH_CDC_Process+0x122>
      break;
 8006870:	bf00      	nop
 8006872:	e000      	b.n	8006876 <USBH_CDC_Process+0x122>
      break;
 8006874:	bf00      	nop

  }

  return status;
 8006876:	7bfb      	ldrb	r3, [r7, #15]
}
 8006878:	4618      	mov	r0, r3
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	4618      	mov	r0, r3
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006896:	b580      	push	{r7, lr}
 8006898:	b082      	sub	sp, #8
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
 800689e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	22a1      	movs	r2, #161	; 0xa1
 80068a4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2221      	movs	r2, #33	; 0x21
 80068aa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2207      	movs	r2, #7
 80068bc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	2207      	movs	r2, #7
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 faf4 	bl	8007eb2 <USBH_CtlReq>
 80068ca:	4603      	mov	r3, r0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2221      	movs	r2, #33	; 0x21
 80068e2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2220      	movs	r2, #32
 80068e8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2207      	movs	r2, #7
 80068fa:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	2207      	movs	r2, #7
 8006900:	4619      	mov	r1, r3
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f001 fad5 	bl	8007eb2 <USBH_CtlReq>
 8006908:	4603      	mov	r3, r0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3708      	adds	r7, #8
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b086      	sub	sp, #24
 8006916:	af02      	add	r7, sp, #8
 8006918:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006924:	2300      	movs	r3, #0
 8006926:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800692e:	2b01      	cmp	r3, #1
 8006930:	d002      	beq.n	8006938 <CDC_ProcessTransmission+0x26>
 8006932:	2b02      	cmp	r3, #2
 8006934:	d025      	beq.n	8006982 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8006936:	e07c      	b.n	8006a32 <CDC_ProcessTransmission+0x120>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	8b12      	ldrh	r2, [r2, #24]
 8006940:	4293      	cmp	r3, r2
 8006942:	d90c      	bls.n	800695e <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	69d9      	ldr	r1, [r3, #28]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8b1a      	ldrh	r2, [r3, #24]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	7b58      	ldrb	r0, [r3, #13]
 8006950:	2301      	movs	r3, #1
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	4603      	mov	r3, r0
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f001 fdab 	bl	80084b2 <USBH_BulkSendData>
 800695c:	e00c      	b.n	8006978 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8006966:	b29a      	uxth	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	7b58      	ldrb	r0, [r3, #13]
 800696c:	2301      	movs	r3, #1
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	4603      	mov	r3, r0
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f001 fd9d 	bl	80084b2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2202      	movs	r2, #2
 800697c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006980:	e057      	b.n	8006a32 <CDC_ProcessTransmission+0x120>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	7b5b      	ldrb	r3, [r3, #13]
 8006986:	4619      	mov	r1, r3
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f005 fab5 	bl	800bef8 <USBH_LL_GetURBState>
 800698e:	4603      	mov	r3, r0
 8006990:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006992:	7afb      	ldrb	r3, [r7, #11]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d136      	bne.n	8006a06 <CDC_ProcessTransmission+0xf4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	8b12      	ldrh	r2, [r2, #24]
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d90e      	bls.n	80069c2 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	8b12      	ldrh	r2, [r2, #24]
 80069ac:	1a9a      	subs	r2, r3, r2
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	8b12      	ldrh	r2, [r2, #24]
 80069ba:	441a      	add	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	61da      	str	r2, [r3, #28]
 80069c0:	e002      	b.n	80069c8 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2200      	movs	r2, #0
 80069c6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d004      	beq.n	80069da <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80069d8:	e006      	b.n	80069e8 <CDC_ProcessTransmission+0xd6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f892 	bl	8006b0c <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2204      	movs	r2, #4
 80069ec:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80069fc:	2300      	movs	r3, #0
 80069fe:	2200      	movs	r2, #0
 8006a00:	f002 f860 	bl	8008ac4 <osMessageQueuePut>
      break;
 8006a04:	e014      	b.n	8006a30 <CDC_ProcessTransmission+0x11e>
        if (URB_Status == USBH_URB_NOTREADY)
 8006a06:	7afb      	ldrb	r3, [r7, #11]
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d111      	bne.n	8006a30 <CDC_ProcessTransmission+0x11e>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2204      	movs	r2, #4
 8006a18:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006a28:	2300      	movs	r3, #0
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f002 f84a 	bl	8008ac4 <osMessageQueuePut>
      break;
 8006a30:	bf00      	nop
  }
}
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b086      	sub	sp, #24
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006a56:	2b03      	cmp	r3, #3
 8006a58:	d002      	beq.n	8006a60 <CDC_ProcessReception+0x26>
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	d00e      	beq.n	8006a7c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006a5e:	e051      	b.n	8006b04 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	6a19      	ldr	r1, [r3, #32]
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	8b5a      	ldrh	r2, [r3, #26]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	7b1b      	ldrb	r3, [r3, #12]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f001 fd45 	bl	80084fc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	2204      	movs	r2, #4
 8006a76:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006a7a:	e043      	b.n	8006b04 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	7b1b      	ldrb	r3, [r3, #12]
 8006a80:	4619      	mov	r1, r3
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f005 fa38 	bl	800bef8 <USBH_LL_GetURBState>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006a8c:	7cfb      	ldrb	r3, [r7, #19]
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d137      	bne.n	8006b02 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	7b1b      	ldrb	r3, [r3, #12]
 8006a96:	4619      	mov	r1, r3
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f005 f99b 	bl	800bdd4 <USBH_LL_GetLastXferSize>
 8006a9e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d016      	beq.n	8006ad8 <CDC_ProcessReception+0x9e>
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	8b5b      	ldrh	r3, [r3, #26]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d910      	bls.n	8006ad8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	1ad2      	subs	r2, r2, r3
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	6a1a      	ldr	r2, [r3, #32]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	441a      	add	r2, r3
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	2203      	movs	r2, #3
 8006ad2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8006ad6:	e006      	b.n	8006ae6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 f81d 	bl	8006b20 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2204      	movs	r2, #4
 8006aea:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006afa:	2300      	movs	r3, #0
 8006afc:	2200      	movs	r2, #0
 8006afe:	f001 ffe1 	bl	8008ac4 <osMessageQueuePut>
      break;
 8006b02:	bf00      	nop
  }
}
 8006b04:	bf00      	nop
 8006b06:	3718      	adds	r7, #24
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	4613      	mov	r3, r2
 8006b54:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e044      	b.n	8006bea <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	79fa      	ldrb	r2, [r7, #7]
 8006b64:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 f841 	bl	8006c00 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d003      	beq.n	8006bac <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8006bac:	2200      	movs	r2, #0
 8006bae:	2104      	movs	r1, #4
 8006bb0:	2010      	movs	r0, #16
 8006bb2:	f001 ff01 	bl	80089b8 <osMessageQueueNew>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8006bbe:	4b0d      	ldr	r3, [pc, #52]	; (8006bf4 <USBH_Init+0xac>)
 8006bc0:	4a0d      	ldr	r2, [pc, #52]	; (8006bf8 <USBH_Init+0xb0>)
 8006bc2:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	; (8006bf4 <USBH_Init+0xac>)
 8006bc6:	2280      	movs	r2, #128	; 0x80
 8006bc8:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8006bca:	4b0a      	ldr	r3, [pc, #40]	; (8006bf4 <USBH_Init+0xac>)
 8006bcc:	2218      	movs	r2, #24
 8006bce:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8006bd0:	4a08      	ldr	r2, [pc, #32]	; (8006bf4 <USBH_Init+0xac>)
 8006bd2:	68f9      	ldr	r1, [r7, #12]
 8006bd4:	4809      	ldr	r0, [pc, #36]	; (8006bfc <USBH_Init+0xb4>)
 8006bd6:	f001 fddb 	bl	8008790 <osThreadNew>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f005 f844 	bl	800bc70 <USBH_LL_Init>

  return USBH_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20004c38 	.word	0x20004c38
 8006bf8:	0800c2ac 	.word	0x0800c2ac
 8006bfc:	08007869 	.word	0x08007869

08006c00 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	e009      	b.n	8006c26 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	33e0      	adds	r3, #224	; 0xe0
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4413      	add	r3, r2
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3301      	adds	r3, #1
 8006c24:	60fb      	str	r3, [r7, #12]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2b0e      	cmp	r3, #14
 8006c2a:	d9f2      	bls.n	8006c12 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	60fb      	str	r3, [r7, #12]
 8006c30:	e009      	b.n	8006c46 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	3301      	adds	r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c4c:	d3f1      	bcc.n	8006c32 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2240      	movs	r2, #64	; 0x40
 8006c72:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3714      	adds	r7, #20
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b085      	sub	sp, #20
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d016      	beq.n	8006cea <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d10e      	bne.n	8006ce4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ccc:	1c59      	adds	r1, r3, #1
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	33de      	adds	r3, #222	; 0xde
 8006cd8:	6839      	ldr	r1, [r7, #0]
 8006cda:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	73fb      	strb	r3, [r7, #15]
 8006ce2:	e004      	b.n	8006cee <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	73fb      	strb	r3, [r7, #15]
 8006ce8:	e001      	b.n	8006cee <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006cea:	2302      	movs	r3, #2
 8006cec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006d12:	78fa      	ldrb	r2, [r7, #3]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d204      	bcs.n	8006d22 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	78fa      	ldrb	r2, [r7, #3]
 8006d1c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006d20:	e001      	b.n	8006d26 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006d22:	2302      	movs	r3, #2
 8006d24:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3714      	adds	r7, #20
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	4608      	mov	r0, r1
 8006d3e:	4611      	mov	r1, r2
 8006d40:	461a      	mov	r2, r3
 8006d42:	4603      	mov	r3, r0
 8006d44:	70fb      	strb	r3, [r7, #3]
 8006d46:	460b      	mov	r3, r1
 8006d48:	70bb      	strb	r3, [r7, #2]
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006d5c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006d5e:	e025      	b.n	8006dac <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006d60:	7dfb      	ldrb	r3, [r7, #23]
 8006d62:	221a      	movs	r2, #26
 8006d64:	fb02 f303 	mul.w	r3, r2, r3
 8006d68:	3308      	adds	r3, #8
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3302      	adds	r3, #2
 8006d70:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	795b      	ldrb	r3, [r3, #5]
 8006d76:	78fa      	ldrb	r2, [r7, #3]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d002      	beq.n	8006d82 <USBH_FindInterface+0x4e>
 8006d7c:	78fb      	ldrb	r3, [r7, #3]
 8006d7e:	2bff      	cmp	r3, #255	; 0xff
 8006d80:	d111      	bne.n	8006da6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006d86:	78ba      	ldrb	r2, [r7, #2]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d002      	beq.n	8006d92 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d8c:	78bb      	ldrb	r3, [r7, #2]
 8006d8e:	2bff      	cmp	r3, #255	; 0xff
 8006d90:	d109      	bne.n	8006da6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d96:	787a      	ldrb	r2, [r7, #1]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d002      	beq.n	8006da2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d9c:	787b      	ldrb	r3, [r7, #1]
 8006d9e:	2bff      	cmp	r3, #255	; 0xff
 8006da0:	d101      	bne.n	8006da6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006da2:	7dfb      	ldrb	r3, [r7, #23]
 8006da4:	e006      	b.n	8006db4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006da6:	7dfb      	ldrb	r3, [r7, #23]
 8006da8:	3301      	adds	r3, #1
 8006daa:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006dac:	7dfb      	ldrb	r3, [r7, #23]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d9d6      	bls.n	8006d60 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006db2:	23ff      	movs	r3, #255	; 0xff
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	371c      	adds	r7, #28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f004 ff8d 	bl	800bce8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006dce:	2101      	movs	r1, #1
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f005 f8a4 	bl	800bf1e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006dd6:	2300      	movs	r3, #0
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3708      	adds	r7, #8
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b088      	sub	sp, #32
 8006de4:	af04      	add	r7, sp, #16
 8006de6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006de8:	2302      	movs	r3, #2
 8006dea:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d102      	bne.n	8006e02 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2203      	movs	r2, #3
 8006e00:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	2b0b      	cmp	r3, #11
 8006e0a:	f200 823c 	bhi.w	8007286 <USBH_Process+0x4a6>
 8006e0e:	a201      	add	r2, pc, #4	; (adr r2, 8006e14 <USBH_Process+0x34>)
 8006e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e14:	08006e45 	.word	0x08006e45
 8006e18:	08006e93 	.word	0x08006e93
 8006e1c:	08006f17 	.word	0x08006f17
 8006e20:	08007205 	.word	0x08007205
 8006e24:	08007287 	.word	0x08007287
 8006e28:	08006fd7 	.word	0x08006fd7
 8006e2c:	0800718f 	.word	0x0800718f
 8006e30:	08007029 	.word	0x08007029
 8006e34:	08007065 	.word	0x08007065
 8006e38:	0800709f 	.word	0x0800709f
 8006e3c:	080070e7 	.word	0x080070e7
 8006e40:	080071ed 	.word	0x080071ed
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f000 821c 	beq.w	800728a <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006e58:	20c8      	movs	r0, #200	; 0xc8
 8006e5a:	f005 f8aa 	bl	800bfb2 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f004 ff9d 	bl	800bd9e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006e88:	2300      	movs	r3, #0
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f001 fe1a 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8006e90:	e1fb      	b.n	800728a <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d107      	bne.n	8006eac <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	701a      	strb	r2, [r3, #0]
 8006eaa:	e025      	b.n	8006ef8 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006eb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006eb6:	d914      	bls.n	8006ee2 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	d903      	bls.n	8006eda <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	220d      	movs	r2, #13
 8006ed6:	701a      	strb	r2, [r3, #0]
 8006ed8:	e00e      	b.n	8006ef8 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	701a      	strb	r2, [r3, #0]
 8006ee0:	e00a      	b.n	8006ef8 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006ee8:	f103 020a 	add.w	r2, r3, #10
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006ef2:	200a      	movs	r0, #10
 8006ef4:	f005 f85d 	bl	800bfb2 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f001 fdd8 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 8006f14:	e1c0      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f26:	2104      	movs	r1, #4
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006f2c:	2064      	movs	r0, #100	; 0x64
 8006f2e:	f005 f840 	bl	800bfb2 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f004 ff0e 	bl	800bd54 <USBH_LL_GetSpeed>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2205      	movs	r2, #5
 8006f46:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006f48:	2100      	movs	r1, #0
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f001 fb23 	bl	8008596 <USBH_AllocPipe>
 8006f50:	4603      	mov	r3, r0
 8006f52:	461a      	mov	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006f58:	2180      	movs	r1, #128	; 0x80
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 fb1b 	bl	8008596 <USBH_AllocPipe>
 8006f60:	4603      	mov	r3, r0
 8006f62:	461a      	mov	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	7919      	ldrb	r1, [r3, #4]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006f7c:	b292      	uxth	r2, r2
 8006f7e:	9202      	str	r2, [sp, #8]
 8006f80:	2200      	movs	r2, #0
 8006f82:	9201      	str	r2, [sp, #4]
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	4603      	mov	r3, r0
 8006f88:	2280      	movs	r2, #128	; 0x80
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 fad4 	bl	8008538 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	7959      	ldrb	r1, [r3, #5]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006fa4:	b292      	uxth	r2, r2
 8006fa6:	9202      	str	r2, [sp, #8]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	9201      	str	r2, [sp, #4]
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f001 fac0 	bl	8008538 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006fcc:	2300      	movs	r3, #0
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f001 fd78 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 8006fd4:	e160      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 f964 	bl	80072a4 <USBH_HandleEnum>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006fe0:	7bbb      	ldrb	r3, [r7, #14]
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f040 8152 	bne.w	800728e <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d103      	bne.n	8007004 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2208      	movs	r2, #8
 8007000:	701a      	strb	r2, [r3, #0]
 8007002:	e002      	b.n	800700a <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2207      	movs	r2, #7
 8007008:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2205      	movs	r2, #5
 800700e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800701e:	2300      	movs	r3, #0
 8007020:	2200      	movs	r2, #0
 8007022:	f001 fd4f 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8007026:	e132      	b.n	800728e <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 812f 	beq.w	8007292 <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800703a:	2101      	movs	r1, #1
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2208      	movs	r2, #8
 8007044:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2205      	movs	r2, #5
 800704a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800705a:	2300      	movs	r3, #0
 800705c:	2200      	movs	r2, #0
 800705e:	f001 fd31 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 8007062:	e116      	b.n	8007292 <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800706a:	b29b      	uxth	r3, r3
 800706c:	4619      	mov	r1, r3
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 fcf8 	bl	8007a64 <USBH_SetCfg>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d102      	bne.n	8007080 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2209      	movs	r2, #9
 800707e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007094:	2300      	movs	r3, #0
 8007096:	2200      	movs	r2, #0
 8007098:	f001 fd14 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 800709c:	e0fc      	b.n	8007298 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80070a4:	f003 0320 	and.w	r3, r3, #32
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00a      	beq.n	80070c2 <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80070ac:	2101      	movs	r1, #1
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fcfb 	bl	8007aaa <USBH_SetFeature>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d106      	bne.n	80070c8 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	220a      	movs	r2, #10
 80070be:	701a      	strb	r2, [r3, #0]
 80070c0:	e002      	b.n	80070c8 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	220a      	movs	r2, #10
 80070c6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80070dc:	2300      	movs	r3, #0
 80070de:	2200      	movs	r2, #0
 80070e0:	f001 fcf0 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 80070e4:	e0d8      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d03f      	beq.n	8007170 <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80070f8:	2300      	movs	r3, #0
 80070fa:	73fb      	strb	r3, [r7, #15]
 80070fc:	e016      	b.n	800712c <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80070fe:	7bfa      	ldrb	r2, [r7, #15]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	32de      	adds	r2, #222	; 0xde
 8007104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007108:	791a      	ldrb	r2, [r3, #4]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007110:	429a      	cmp	r2, r3
 8007112:	d108      	bne.n	8007126 <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007114:	7bfa      	ldrb	r2, [r7, #15]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	32de      	adds	r2, #222	; 0xde
 800711a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007124:	e005      	b.n	8007132 <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	3301      	adds	r3, #1
 800712a:	73fb      	strb	r3, [r7, #15]
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d0e5      	beq.n	80070fe <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007138:	2b00      	cmp	r3, #0
 800713a:	d016      	beq.n	800716a <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	4798      	blx	r3
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d109      	bne.n	8007162 <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2206      	movs	r2, #6
 8007152:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800715a:	2103      	movs	r1, #3
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	4798      	blx	r3
 8007160:	e006      	b.n	8007170 <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	220d      	movs	r2, #13
 8007166:	701a      	strb	r2, [r3, #0]
 8007168:	e002      	b.n	8007170 <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	220d      	movs	r2, #13
 800716e:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2205      	movs	r2, #5
 8007174:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007184:	2300      	movs	r3, #0
 8007186:	2200      	movs	r2, #0
 8007188:	f001 fc9c 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 800718c:	e084      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d017      	beq.n	80071c8 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	4798      	blx	r3
 80071a4:	4603      	mov	r3, r0
 80071a6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80071a8:	7bbb      	ldrb	r3, [r7, #14]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d103      	bne.n	80071b8 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	220b      	movs	r2, #11
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	e00a      	b.n	80071ce <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 80071b8:	7bbb      	ldrb	r3, [r7, #14]
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	2b02      	cmp	r3, #2
 80071be:	d106      	bne.n	80071ce <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	220d      	movs	r2, #13
 80071c4:	701a      	strb	r2, [r3, #0]
 80071c6:	e002      	b.n	80071ce <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	220d      	movs	r2, #13
 80071cc:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2205      	movs	r2, #5
 80071d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80071e2:	2300      	movs	r3, #0
 80071e4:	2200      	movs	r2, #0
 80071e6:	f001 fc6d 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 80071ea:	e055      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d04f      	beq.n	8007296 <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	4798      	blx	r3
      }
      break;
 8007202:	e048      	b.n	8007296 <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f7ff fcf7 	bl	8006c00 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007218:	2b00      	cmp	r3, #0
 800721a:	d009      	beq.n	8007230 <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007236:	2b00      	cmp	r3, #0
 8007238:	d005      	beq.n	8007246 <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007240:	2105      	movs	r1, #5
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b01      	cmp	r3, #1
 8007250:	d107      	bne.n	8007262 <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7ff fdb0 	bl	8006dc0 <USBH_Start>
 8007260:	e002      	b.n	8007268 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f004 fd40 	bl	800bce8 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800727c:	2300      	movs	r3, #0
 800727e:	2200      	movs	r2, #0
 8007280:	f001 fc20 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      break;
 8007284:	e008      	b.n	8007298 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 8007286:	bf00      	nop
 8007288:	e006      	b.n	8007298 <USBH_Process+0x4b8>
      break;
 800728a:	bf00      	nop
 800728c:	e004      	b.n	8007298 <USBH_Process+0x4b8>
      break;
 800728e:	bf00      	nop
 8007290:	e002      	b.n	8007298 <USBH_Process+0x4b8>
    break;
 8007292:	bf00      	nop
 8007294:	e000      	b.n	8007298 <USBH_Process+0x4b8>
      break;
 8007296:	bf00      	nop
  }
  return USBH_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop

080072a4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af04      	add	r7, sp, #16
 80072aa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80072ac:	2301      	movs	r3, #1
 80072ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80072b0:	2301      	movs	r3, #1
 80072b2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	785b      	ldrb	r3, [r3, #1]
 80072b8:	2b07      	cmp	r3, #7
 80072ba:	f200 8208 	bhi.w	80076ce <USBH_HandleEnum+0x42a>
 80072be:	a201      	add	r2, pc, #4	; (adr r2, 80072c4 <USBH_HandleEnum+0x20>)
 80072c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c4:	080072e5 	.word	0x080072e5
 80072c8:	080073a3 	.word	0x080073a3
 80072cc:	0800740d 	.word	0x0800740d
 80072d0:	0800749b 	.word	0x0800749b
 80072d4:	08007505 	.word	0x08007505
 80072d8:	08007575 	.word	0x08007575
 80072dc:	08007611 	.word	0x08007611
 80072e0:	0800768f 	.word	0x0800768f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80072e4:	2108      	movs	r1, #8
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 faec 	bl	80078c4 <USBH_Get_DevDesc>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80072f0:	7bbb      	ldrb	r3, [r7, #14]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d130      	bne.n	8007358 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	7919      	ldrb	r1, [r3, #4]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800731a:	b292      	uxth	r2, r2
 800731c:	9202      	str	r2, [sp, #8]
 800731e:	2200      	movs	r2, #0
 8007320:	9201      	str	r2, [sp, #4]
 8007322:	9300      	str	r3, [sp, #0]
 8007324:	4603      	mov	r3, r0
 8007326:	2280      	movs	r2, #128	; 0x80
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f001 f905 	bl	8008538 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	7959      	ldrb	r1, [r3, #5]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007342:	b292      	uxth	r2, r2
 8007344:	9202      	str	r2, [sp, #8]
 8007346:	2200      	movs	r2, #0
 8007348:	9201      	str	r2, [sp, #4]
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	4603      	mov	r3, r0
 800734e:	2200      	movs	r2, #0
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f001 f8f1 	bl	8008538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007356:	e1bc      	b.n	80076d2 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007358:	7bbb      	ldrb	r3, [r7, #14]
 800735a:	2b03      	cmp	r3, #3
 800735c:	f040 81b9 	bne.w	80076d2 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007366:	3301      	adds	r3, #1
 8007368:	b2da      	uxtb	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007376:	2b03      	cmp	r3, #3
 8007378:	d903      	bls.n	8007382 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	220d      	movs	r2, #13
 800737e:	701a      	strb	r2, [r3, #0]
      break;
 8007380:	e1a7      	b.n	80076d2 <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	795b      	ldrb	r3, [r3, #5]
 8007386:	4619      	mov	r1, r3
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f001 f925 	bl	80085d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	791b      	ldrb	r3, [r3, #4]
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f001 f91f 	bl	80085d8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	701a      	strb	r2, [r3, #0]
      break;
 80073a0:	e197      	b.n	80076d2 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80073a2:	2112      	movs	r1, #18
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fa8d 	bl	80078c4 <USBH_Get_DevDesc>
 80073aa:	4603      	mov	r3, r0
 80073ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80073ae:	7bbb      	ldrb	r3, [r7, #14]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d103      	bne.n	80073bc <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80073ba:	e18c      	b.n	80076d6 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80073bc:	7bbb      	ldrb	r3, [r7, #14]
 80073be:	2b03      	cmp	r3, #3
 80073c0:	f040 8189 	bne.w	80076d6 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80073ca:	3301      	adds	r3, #1
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80073da:	2b03      	cmp	r3, #3
 80073dc:	d903      	bls.n	80073e6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	220d      	movs	r2, #13
 80073e2:	701a      	strb	r2, [r3, #0]
      break;
 80073e4:	e177      	b.n	80076d6 <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	795b      	ldrb	r3, [r3, #5]
 80073ea:	4619      	mov	r1, r3
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f001 f8f3 	bl	80085d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	791b      	ldrb	r3, [r3, #4]
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 f8ed 	bl	80085d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	701a      	strb	r2, [r3, #0]
      break;
 800740a:	e164      	b.n	80076d6 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800740c:	2101      	movs	r1, #1
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 fb04 	bl	8007a1c <USBH_SetAddress>
 8007414:	4603      	mov	r3, r0
 8007416:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007418:	7bbb      	ldrb	r3, [r7, #14]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d132      	bne.n	8007484 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800741e:	2002      	movs	r0, #2
 8007420:	f004 fdc7 	bl	800bfb2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2203      	movs	r2, #3
 8007430:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	7919      	ldrb	r1, [r3, #4]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007446:	b292      	uxth	r2, r2
 8007448:	9202      	str	r2, [sp, #8]
 800744a:	2200      	movs	r2, #0
 800744c:	9201      	str	r2, [sp, #4]
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	4603      	mov	r3, r0
 8007452:	2280      	movs	r2, #128	; 0x80
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f001 f86f 	bl	8008538 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	7959      	ldrb	r1, [r3, #5]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800746e:	b292      	uxth	r2, r2
 8007470:	9202      	str	r2, [sp, #8]
 8007472:	2200      	movs	r2, #0
 8007474:	9201      	str	r2, [sp, #4]
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	4603      	mov	r3, r0
 800747a:	2200      	movs	r2, #0
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f001 f85b 	bl	8008538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007482:	e12a      	b.n	80076da <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007484:	7bbb      	ldrb	r3, [r7, #14]
 8007486:	2b03      	cmp	r3, #3
 8007488:	f040 8127 	bne.w	80076da <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	220d      	movs	r2, #13
 8007490:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	705a      	strb	r2, [r3, #1]
      break;
 8007498:	e11f      	b.n	80076da <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800749a:	2109      	movs	r1, #9
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 fa39 	bl	8007914 <USBH_Get_CfgDesc>
 80074a2:	4603      	mov	r3, r0
 80074a4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80074a6:	7bbb      	ldrb	r3, [r7, #14]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d103      	bne.n	80074b4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2204      	movs	r2, #4
 80074b0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80074b2:	e114      	b.n	80076de <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80074b4:	7bbb      	ldrb	r3, [r7, #14]
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	f040 8111 	bne.w	80076de <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80074c2:	3301      	adds	r3, #1
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80074d2:	2b03      	cmp	r3, #3
 80074d4:	d903      	bls.n	80074de <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	220d      	movs	r2, #13
 80074da:	701a      	strb	r2, [r3, #0]
      break;
 80074dc:	e0ff      	b.n	80076de <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	795b      	ldrb	r3, [r3, #5]
 80074e2:	4619      	mov	r1, r3
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f001 f877 	bl	80085d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	791b      	ldrb	r3, [r3, #4]
 80074ee:	4619      	mov	r1, r3
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f001 f871 	bl	80085d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	701a      	strb	r2, [r3, #0]
      break;
 8007502:	e0ec      	b.n	80076de <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fa01 	bl	8007914 <USBH_Get_CfgDesc>
 8007512:	4603      	mov	r3, r0
 8007514:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007516:	7bbb      	ldrb	r3, [r7, #14]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d103      	bne.n	8007524 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2205      	movs	r2, #5
 8007520:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007522:	e0de      	b.n	80076e2 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007524:	7bbb      	ldrb	r3, [r7, #14]
 8007526:	2b03      	cmp	r3, #3
 8007528:	f040 80db 	bne.w	80076e2 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007532:	3301      	adds	r3, #1
 8007534:	b2da      	uxtb	r2, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007542:	2b03      	cmp	r3, #3
 8007544:	d903      	bls.n	800754e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	220d      	movs	r2, #13
 800754a:	701a      	strb	r2, [r3, #0]
      break;
 800754c:	e0c9      	b.n	80076e2 <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	795b      	ldrb	r3, [r3, #5]
 8007552:	4619      	mov	r1, r3
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f001 f83f 	bl	80085d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	791b      	ldrb	r3, [r3, #4]
 800755e:	4619      	mov	r1, r3
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f001 f839 	bl	80085d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	701a      	strb	r2, [r3, #0]
      break;
 8007572:	e0b6      	b.n	80076e2 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800757a:	2b00      	cmp	r3, #0
 800757c:	d036      	beq.n	80075ec <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800758a:	23ff      	movs	r3, #255	; 0xff
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f9e5 	bl	800795c <USBH_Get_StringDesc>
 8007592:	4603      	mov	r3, r0
 8007594:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d111      	bne.n	80075c0 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2206      	movs	r2, #6
 80075a0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2205      	movs	r2, #5
 80075a6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80075b6:	2300      	movs	r3, #0
 80075b8:	2200      	movs	r2, #0
 80075ba:	f001 fa83 	bl	8008ac4 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80075be:	e092      	b.n	80076e6 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80075c0:	7bbb      	ldrb	r3, [r7, #14]
 80075c2:	2b03      	cmp	r3, #3
 80075c4:	f040 808f 	bne.w	80076e6 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2206      	movs	r2, #6
 80075cc:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2205      	movs	r2, #5
 80075d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80075e2:	2300      	movs	r3, #0
 80075e4:	2200      	movs	r2, #0
 80075e6:	f001 fa6d 	bl	8008ac4 <osMessageQueuePut>
      break;
 80075ea:	e07c      	b.n	80076e6 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2206      	movs	r2, #6
 80075f0:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2205      	movs	r2, #5
 80075f6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007606:	2300      	movs	r3, #0
 8007608:	2200      	movs	r2, #0
 800760a:	f001 fa5b 	bl	8008ac4 <osMessageQueuePut>
      break;
 800760e:	e06a      	b.n	80076e6 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007616:	2b00      	cmp	r3, #0
 8007618:	d027      	beq.n	800766a <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007626:	23ff      	movs	r3, #255	; 0xff
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f997 	bl	800795c <USBH_Get_StringDesc>
 800762e:	4603      	mov	r3, r0
 8007630:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007632:	7bbb      	ldrb	r3, [r7, #14]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d103      	bne.n	8007640 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2207      	movs	r2, #7
 800763c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800763e:	e054      	b.n	80076ea <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007640:	7bbb      	ldrb	r3, [r7, #14]
 8007642:	2b03      	cmp	r3, #3
 8007644:	d151      	bne.n	80076ea <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2207      	movs	r2, #7
 800764a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2205      	movs	r2, #5
 8007650:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007660:	2300      	movs	r3, #0
 8007662:	2200      	movs	r2, #0
 8007664:	f001 fa2e 	bl	8008ac4 <osMessageQueuePut>
      break;
 8007668:	e03f      	b.n	80076ea <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2207      	movs	r2, #7
 800766e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2205      	movs	r2, #5
 8007674:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007684:	2300      	movs	r3, #0
 8007686:	2200      	movs	r2, #0
 8007688:	f001 fa1c 	bl	8008ac4 <osMessageQueuePut>
      break;
 800768c:	e02d      	b.n	80076ea <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007694:	2b00      	cmp	r3, #0
 8007696:	d017      	beq.n	80076c8 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80076a4:	23ff      	movs	r3, #255	; 0xff
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f958 	bl	800795c <USBH_Get_StringDesc>
 80076ac:	4603      	mov	r3, r0
 80076ae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80076b0:	7bbb      	ldrb	r3, [r7, #14]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d102      	bne.n	80076bc <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80076b6:	2300      	movs	r3, #0
 80076b8:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80076ba:	e018      	b.n	80076ee <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076bc:	7bbb      	ldrb	r3, [r7, #14]
 80076be:	2b03      	cmp	r3, #3
 80076c0:	d115      	bne.n	80076ee <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 80076c2:	2300      	movs	r3, #0
 80076c4:	73fb      	strb	r3, [r7, #15]
      break;
 80076c6:	e012      	b.n	80076ee <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 80076c8:	2300      	movs	r3, #0
 80076ca:	73fb      	strb	r3, [r7, #15]
      break;
 80076cc:	e00f      	b.n	80076ee <USBH_HandleEnum+0x44a>

    default:
      break;
 80076ce:	bf00      	nop
 80076d0:	e00e      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076d2:	bf00      	nop
 80076d4:	e00c      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076d6:	bf00      	nop
 80076d8:	e00a      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076da:	bf00      	nop
 80076dc:	e008      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076de:	bf00      	nop
 80076e0:	e006      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076e2:	bf00      	nop
 80076e4:	e004      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076e6:	bf00      	nop
 80076e8:	e002      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076ea:	bf00      	nop
 80076ec:	e000      	b.n	80076f0 <USBH_HandleEnum+0x44c>
      break;
 80076ee:	bf00      	nop
  }
  return Status;
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop

080076fc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007728:	1c5a      	adds	r2, r3, #1
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f804 	bl	800773e <USBH_HandleSof>
}
 8007736:	bf00      	nop
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b082      	sub	sp, #8
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b0b      	cmp	r3, #11
 800774e:	d10a      	bne.n	8007766 <USBH_HandleSof+0x28>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007756:	2b00      	cmp	r3, #0
 8007758:	d005      	beq.n	8007766 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	4798      	blx	r3
  }
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b082      	sub	sp, #8
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007792:	2300      	movs	r3, #0
 8007794:	2200      	movs	r2, #0
 8007796:	f001 f995 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif

  return;
 800779a:	bf00      	nop
}
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b083      	sub	sp, #12
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80077b2:	bf00      	nop
}
 80077b4:	370c      	adds	r7, #12
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr

080077be <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b082      	sub	sp, #8
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80077f2:	2300      	movs	r3, #0
 80077f4:	2200      	movs	r2, #0
 80077f6:	f001 f965 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f004 fa7a 	bl	800bd1e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	791b      	ldrb	r3, [r3, #4]
 800782e:	4619      	mov	r1, r3
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 fed1 	bl	80085d8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	795b      	ldrb	r3, [r3, #5]
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fecb 	bl	80085d8 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007856:	2300      	movs	r3, #0
 8007858:	2200      	movs	r2, #0
 800785a:	f001 f933 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3708      	adds	r7, #8
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800787c:	f04f 33ff 	mov.w	r3, #4294967295
 8007880:	2200      	movs	r2, #0
 8007882:	f001 f993 	bl	8008bac <osMessageQueueGet>
 8007886:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1f0      	bne.n	8007870 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f7ff faa6 	bl	8006de0 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8007894:	e7ec      	b.n	8007870 <USBH_Process_OS+0x8>

08007896 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b082      	sub	sp, #8
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2201      	movs	r2, #1
 80078a2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80078b2:	2300      	movs	r3, #0
 80078b4:	2200      	movs	r2, #0
 80078b6:	f001 f905 	bl	8008ac4 <osMessageQueuePut>
#endif

  return USBH_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3708      	adds	r7, #8
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af02      	add	r7, sp, #8
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80078d6:	78fb      	ldrb	r3, [r7, #3]
 80078d8:	b29b      	uxth	r3, r3
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	4613      	mov	r3, r2
 80078de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078e2:	2100      	movs	r1, #0
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f864 	bl	80079b2 <USBH_GetDescriptor>
 80078ea:	4603      	mov	r3, r0
 80078ec:	73fb      	strb	r3, [r7, #15]
 80078ee:	7bfb      	ldrb	r3, [r7, #15]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10a      	bne.n	800790a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f203 3026 	addw	r0, r3, #806	; 0x326
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007900:	78fa      	ldrb	r2, [r7, #3]
 8007902:	b292      	uxth	r2, r2
 8007904:	4619      	mov	r1, r3
 8007906:	f000 f918 	bl	8007b3a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800790a:	7bfb      	ldrb	r3, [r7, #15]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007914:	b580      	push	{r7, lr}
 8007916:	b086      	sub	sp, #24
 8007918:	af02      	add	r7, sp, #8
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	331c      	adds	r3, #28
 8007924:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007926:	887b      	ldrh	r3, [r7, #2]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007930:	2100      	movs	r1, #0
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f83d 	bl	80079b2 <USBH_GetDescriptor>
 8007938:	4603      	mov	r3, r0
 800793a:	72fb      	strb	r3, [r7, #11]
 800793c:	7afb      	ldrb	r3, [r7, #11]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d107      	bne.n	8007952 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007948:	887a      	ldrh	r2, [r7, #2]
 800794a:	68f9      	ldr	r1, [r7, #12]
 800794c:	4618      	mov	r0, r3
 800794e:	f000 f964 	bl	8007c1a <USBH_ParseCfgDesc>
  }

  return status;
 8007952:	7afb      	ldrb	r3, [r7, #11]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af02      	add	r7, sp, #8
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	607a      	str	r2, [r7, #4]
 8007966:	461a      	mov	r2, r3
 8007968:	460b      	mov	r3, r1
 800796a:	72fb      	strb	r3, [r7, #11]
 800796c:	4613      	mov	r3, r2
 800796e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007970:	7afb      	ldrb	r3, [r7, #11]
 8007972:	b29b      	uxth	r3, r3
 8007974:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007978:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007980:	893b      	ldrh	r3, [r7, #8]
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	460b      	mov	r3, r1
 8007986:	2100      	movs	r1, #0
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f000 f812 	bl	80079b2 <USBH_GetDescriptor>
 800798e:	4603      	mov	r3, r0
 8007990:	75fb      	strb	r3, [r7, #23]
 8007992:	7dfb      	ldrb	r3, [r7, #23]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d107      	bne.n	80079a8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800799e:	893a      	ldrh	r2, [r7, #8]
 80079a0:	6879      	ldr	r1, [r7, #4]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 fa37 	bl	8007e16 <USBH_ParseStringDesc>
  }

  return status;
 80079a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3718      	adds	r7, #24
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	60f8      	str	r0, [r7, #12]
 80079ba:	607b      	str	r3, [r7, #4]
 80079bc:	460b      	mov	r3, r1
 80079be:	72fb      	strb	r3, [r7, #11]
 80079c0:	4613      	mov	r3, r2
 80079c2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	789b      	ldrb	r3, [r3, #2]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d11c      	bne.n	8007a06 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80079cc:	7afb      	ldrb	r3, [r7, #11]
 80079ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80079d2:	b2da      	uxtb	r2, r3
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2206      	movs	r2, #6
 80079dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	893a      	ldrh	r2, [r7, #8]
 80079e2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80079e4:	893b      	ldrh	r3, [r7, #8]
 80079e6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80079ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079ee:	d104      	bne.n	80079fa <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f240 4209 	movw	r2, #1033	; 0x409
 80079f6:	829a      	strh	r2, [r3, #20]
 80079f8:	e002      	b.n	8007a00 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	8b3a      	ldrh	r2, [r7, #24]
 8007a04:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007a06:	8b3b      	ldrh	r3, [r7, #24]
 8007a08:	461a      	mov	r2, r3
 8007a0a:	6879      	ldr	r1, [r7, #4]
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f000 fa50 	bl	8007eb2 <USBH_CtlReq>
 8007a12:	4603      	mov	r3, r0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	460b      	mov	r3, r1
 8007a26:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	789b      	ldrb	r3, [r3, #2]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d10f      	bne.n	8007a50 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2205      	movs	r2, #5
 8007a3a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007a3c:	78fb      	ldrb	r3, [r7, #3]
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007a50:	2200      	movs	r2, #0
 8007a52:	2100      	movs	r1, #0
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 fa2c 	bl	8007eb2 <USBH_CtlReq>
 8007a5a:	4603      	mov	r3, r0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	789b      	ldrb	r3, [r3, #2]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d10e      	bne.n	8007a96 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2209      	movs	r2, #9
 8007a82:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	887a      	ldrh	r2, [r7, #2]
 8007a88:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007a96:	2200      	movs	r2, #0
 8007a98:	2100      	movs	r1, #0
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 fa09 	bl	8007eb2 <USBH_CtlReq>
 8007aa0:	4603      	mov	r3, r0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b082      	sub	sp, #8
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	789b      	ldrb	r3, [r3, #2]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d10f      	bne.n	8007ade <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2203      	movs	r2, #3
 8007ac8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007aca:	78fb      	ldrb	r3, [r7, #3]
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007ade:	2200      	movs	r2, #0
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f9e5 	bl	8007eb2 <USBH_CtlReq>
 8007ae8:	4603      	mov	r3, r0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b082      	sub	sp, #8
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
 8007afa:	460b      	mov	r3, r1
 8007afc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	789b      	ldrb	r3, [r3, #2]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d10f      	bne.n	8007b26 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2202      	movs	r2, #2
 8007b0a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007b18:	78fb      	ldrb	r3, [r7, #3]
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8007b26:	2200      	movs	r2, #0
 8007b28:	2100      	movs	r1, #0
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f9c1 	bl	8007eb2 <USBH_CtlReq>
 8007b30:	4603      	mov	r3, r0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b085      	sub	sp, #20
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	60f8      	str	r0, [r7, #12]
 8007b42:	60b9      	str	r1, [r7, #8]
 8007b44:	4613      	mov	r3, r2
 8007b46:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	781a      	ldrb	r2, [r3, #0]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	785a      	ldrb	r2, [r3, #1]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	3302      	adds	r3, #2
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	b29a      	uxth	r2, r3
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	3303      	adds	r3, #3
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	021b      	lsls	r3, r3, #8
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	791a      	ldrb	r2, [r3, #4]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	795a      	ldrb	r2, [r3, #5]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	799a      	ldrb	r2, [r3, #6]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	79da      	ldrb	r2, [r3, #7]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007b94:	88fb      	ldrh	r3, [r7, #6]
 8007b96:	2b08      	cmp	r3, #8
 8007b98:	d939      	bls.n	8007c0e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	3308      	adds	r3, #8
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	b29a      	uxth	r2, r3
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	3309      	adds	r3, #9
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	021b      	lsls	r3, r3, #8
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	330a      	adds	r3, #10
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	330b      	adds	r3, #11
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	330c      	adds	r3, #12
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	b29a      	uxth	r2, r3
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	330d      	adds	r3, #13
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	021b      	lsls	r3, r3, #8
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	4313      	orrs	r3, r2
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	7b9a      	ldrb	r2, [r3, #14]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	7bda      	ldrb	r2, [r3, #15]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	7c1a      	ldrb	r2, [r3, #16]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	7c5a      	ldrb	r2, [r3, #17]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	745a      	strb	r2, [r3, #17]
  }
}
 8007c0e:	bf00      	nop
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b08a      	sub	sp, #40	; 0x28
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	60f8      	str	r0, [r7, #12]
 8007c22:	60b9      	str	r1, [r7, #8]
 8007c24:	4613      	mov	r3, r2
 8007c26:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	781a      	ldrb	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	785a      	ldrb	r2, [r3, #1]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	3302      	adds	r3, #2
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	3303      	adds	r3, #3
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	021b      	lsls	r3, r3, #8
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	4313      	orrs	r3, r2
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	791a      	ldrb	r2, [r3, #4]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	795a      	ldrb	r2, [r3, #5]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	799a      	ldrb	r2, [r3, #6]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	79da      	ldrb	r2, [r3, #7]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	7a1a      	ldrb	r2, [r3, #8]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007c90:	88fb      	ldrh	r3, [r7, #6]
 8007c92:	2b09      	cmp	r3, #9
 8007c94:	d95f      	bls.n	8007d56 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8007c96:	2309      	movs	r3, #9
 8007c98:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007c9e:	e051      	b.n	8007d44 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007ca0:	f107 0316 	add.w	r3, r7, #22
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ca8:	f000 f8e8 	bl	8007e7c <USBH_GetNextDesc>
 8007cac:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb0:	785b      	ldrb	r3, [r3, #1]
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	d146      	bne.n	8007d44 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007cba:	221a      	movs	r2, #26
 8007cbc:	fb02 f303 	mul.w	r3, r2, r3
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	3302      	adds	r3, #2
 8007cc8:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007cca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ccc:	69f8      	ldr	r0, [r7, #28]
 8007cce:	f000 f846 	bl	8007d5e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007cdc:	e022      	b.n	8007d24 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007cde:	f107 0316 	add.w	r3, r7, #22
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ce6:	f000 f8c9 	bl	8007e7c <USBH_GetNextDesc>
 8007cea:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	785b      	ldrb	r3, [r3, #1]
 8007cf0:	2b05      	cmp	r3, #5
 8007cf2:	d117      	bne.n	8007d24 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007cf8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007cfc:	3201      	adds	r2, #1
 8007cfe:	00d2      	lsls	r2, r2, #3
 8007d00:	211a      	movs	r1, #26
 8007d02:	fb01 f303 	mul.w	r3, r1, r3
 8007d06:	4413      	add	r3, r2
 8007d08:	3308      	adds	r3, #8
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	3304      	adds	r3, #4
 8007d10:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8007d12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007d14:	69b8      	ldr	r0, [r7, #24]
 8007d16:	f000 f851 	bl	8007dbc <USBH_ParseEPDesc>
            ep_ix++;
 8007d1a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007d1e:	3301      	adds	r3, #1
 8007d20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	791b      	ldrb	r3, [r3, #4]
 8007d28:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d204      	bcs.n	8007d3a <USBH_ParseCfgDesc+0x120>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	885a      	ldrh	r2, [r3, #2]
 8007d34:	8afb      	ldrh	r3, [r7, #22]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d8d1      	bhi.n	8007cde <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007d3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d3e:	3301      	adds	r3, #1
 8007d40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007d44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d804      	bhi.n	8007d56 <USBH_ParseCfgDesc+0x13c>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	885a      	ldrh	r2, [r3, #2]
 8007d50:	8afb      	ldrh	r3, [r7, #22]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d8a4      	bhi.n	8007ca0 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8007d56:	bf00      	nop
 8007d58:	3728      	adds	r7, #40	; 0x28
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}

08007d5e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007d5e:	b480      	push	{r7}
 8007d60:	b083      	sub	sp, #12
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	781a      	ldrb	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	785a      	ldrb	r2, [r3, #1]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	789a      	ldrb	r2, [r3, #2]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	78da      	ldrb	r2, [r3, #3]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	791a      	ldrb	r2, [r3, #4]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	795a      	ldrb	r2, [r3, #5]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	799a      	ldrb	r2, [r3, #6]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	79da      	ldrb	r2, [r3, #7]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	7a1a      	ldrb	r2, [r3, #8]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	721a      	strb	r2, [r3, #8]
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	781a      	ldrb	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	785a      	ldrb	r2, [r3, #1]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	789a      	ldrb	r2, [r3, #2]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	78da      	ldrb	r2, [r3, #3]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	3304      	adds	r3, #4
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	3305      	adds	r3, #5
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	021b      	lsls	r3, r3, #8
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	b29a      	uxth	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	799a      	ldrb	r2, [r3, #6]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	719a      	strb	r2, [r3, #6]
}
 8007e0a:	bf00      	nop
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007e16:	b480      	push	{r7}
 8007e18:	b087      	sub	sp, #28
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	60f8      	str	r0, [r7, #12]
 8007e1e:	60b9      	str	r1, [r7, #8]
 8007e20:	4613      	mov	r3, r2
 8007e22:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	3301      	adds	r3, #1
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d120      	bne.n	8007e70 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	1e9a      	subs	r2, r3, #2
 8007e34:	88fb      	ldrh	r3, [r7, #6]
 8007e36:	4293      	cmp	r3, r2
 8007e38:	bf28      	it	cs
 8007e3a:	4613      	movcs	r3, r2
 8007e3c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	3302      	adds	r3, #2
 8007e42:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007e44:	2300      	movs	r3, #0
 8007e46:	82fb      	strh	r3, [r7, #22]
 8007e48:	e00b      	b.n	8007e62 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007e4a:	8afb      	ldrh	r3, [r7, #22]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	4413      	add	r3, r2
 8007e50:	781a      	ldrb	r2, [r3, #0]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007e5c:	8afb      	ldrh	r3, [r7, #22]
 8007e5e:	3302      	adds	r3, #2
 8007e60:	82fb      	strh	r3, [r7, #22]
 8007e62:	8afa      	ldrh	r2, [r7, #22]
 8007e64:	8abb      	ldrh	r3, [r7, #20]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d3ef      	bcc.n	8007e4a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	701a      	strb	r2, [r3, #0]
  }
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	881a      	ldrh	r2, [r3, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	4413      	add	r3, r2
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3714      	adds	r7, #20
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr

08007eb2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b086      	sub	sp, #24
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	60f8      	str	r0, [r7, #12]
 8007eba:	60b9      	str	r1, [r7, #8]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	789b      	ldrb	r3, [r3, #2]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d002      	beq.n	8007ed2 <USBH_CtlReq+0x20>
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d01d      	beq.n	8007f0c <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8007ed0:	e043      	b.n	8007f5a <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	88fa      	ldrh	r2, [r7, #6]
 8007edc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2202      	movs	r2, #2
 8007ee8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007eea:	2301      	movs	r3, #1
 8007eec:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2203      	movs	r2, #3
 8007ef2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007f02:	2300      	movs	r3, #0
 8007f04:	2200      	movs	r2, #0
 8007f06:	f000 fddd 	bl	8008ac4 <osMessageQueuePut>
      break;
 8007f0a:	e026      	b.n	8007f5a <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	f000 f829 	bl	8007f64 <USBH_HandleControl>
 8007f12:	4603      	mov	r3, r0
 8007f14:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007f16:	7dfb      	ldrb	r3, [r7, #23]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d002      	beq.n	8007f22 <USBH_CtlReq+0x70>
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d106      	bne.n	8007f30 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	761a      	strb	r2, [r3, #24]
 8007f2e:	e005      	b.n	8007f3c <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 8007f30:	7dfb      	ldrb	r3, [r7, #23]
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d102      	bne.n	8007f3c <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2203      	movs	r2, #3
 8007f40:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007f50:	2300      	movs	r3, #0
 8007f52:	2200      	movs	r2, #0
 8007f54:	f000 fdb6 	bl	8008ac4 <osMessageQueuePut>
      break;
 8007f58:	bf00      	nop
  }
  return status;
 8007f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3718      	adds	r7, #24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007f70:	2300      	movs	r3, #0
 8007f72:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	7e1b      	ldrb	r3, [r3, #24]
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	2b0a      	cmp	r3, #10
 8007f7c:	f200 822b 	bhi.w	80083d6 <USBH_HandleControl+0x472>
 8007f80:	a201      	add	r2, pc, #4	; (adr r2, 8007f88 <USBH_HandleControl+0x24>)
 8007f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f86:	bf00      	nop
 8007f88:	08007fb5 	.word	0x08007fb5
 8007f8c:	08007fcf 	.word	0x08007fcf
 8007f90:	08008071 	.word	0x08008071
 8007f94:	08008097 	.word	0x08008097
 8007f98:	08008123 	.word	0x08008123
 8007f9c:	0800814f 	.word	0x0800814f
 8007fa0:	08008211 	.word	0x08008211
 8007fa4:	08008233 	.word	0x08008233
 8007fa8:	080082c5 	.word	0x080082c5
 8007fac:	080082ed 	.word	0x080082ed
 8007fb0:	0800837f 	.word	0x0800837f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f103 0110 	add.w	r1, r3, #16
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	795b      	ldrb	r3, [r3, #5]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 fa19 	bl	80083f8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	761a      	strb	r2, [r3, #24]
      break;
 8007fcc:	e20e      	b.n	80083ec <USBH_HandleControl+0x488>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	795b      	ldrb	r3, [r3, #5]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f003 ff8f 	bl	800bef8 <USBH_LL_GetURBState>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007fde:	7bbb      	ldrb	r3, [r7, #14]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d12c      	bne.n	800803e <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	7c1b      	ldrb	r3, [r3, #16]
 8007fe8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007fec:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	8adb      	ldrh	r3, [r3, #22]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00a      	beq.n	800800c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007ff6:	7b7b      	ldrb	r3, [r7, #13]
 8007ff8:	2b80      	cmp	r3, #128	; 0x80
 8007ffa:	d103      	bne.n	8008004 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2203      	movs	r2, #3
 8008000:	761a      	strb	r2, [r3, #24]
 8008002:	e00d      	b.n	8008020 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2205      	movs	r2, #5
 8008008:	761a      	strb	r2, [r3, #24]
 800800a:	e009      	b.n	8008020 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800800c:	7b7b      	ldrb	r3, [r7, #13]
 800800e:	2b80      	cmp	r3, #128	; 0x80
 8008010:	d103      	bne.n	800801a <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2209      	movs	r2, #9
 8008016:	761a      	strb	r2, [r3, #24]
 8008018:	e002      	b.n	8008020 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2207      	movs	r2, #7
 800801e:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2203      	movs	r2, #3
 8008024:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008034:	2300      	movs	r3, #0
 8008036:	2200      	movs	r2, #0
 8008038:	f000 fd44 	bl	8008ac4 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800803c:	e1cd      	b.n	80083da <USBH_HandleControl+0x476>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800803e:	7bbb      	ldrb	r3, [r7, #14]
 8008040:	2b04      	cmp	r3, #4
 8008042:	d003      	beq.n	800804c <USBH_HandleControl+0xe8>
 8008044:	7bbb      	ldrb	r3, [r7, #14]
 8008046:	2b02      	cmp	r3, #2
 8008048:	f040 81c7 	bne.w	80083da <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	220b      	movs	r2, #11
 8008050:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2203      	movs	r2, #3
 8008056:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008066:	2300      	movs	r3, #0
 8008068:	2200      	movs	r2, #0
 800806a:	f000 fd2b 	bl	8008ac4 <osMessageQueuePut>
      break;
 800806e:	e1b4      	b.n	80083da <USBH_HandleControl+0x476>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008076:	b29a      	uxth	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6899      	ldr	r1, [r3, #8]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	899a      	ldrh	r2, [r3, #12]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	791b      	ldrb	r3, [r3, #4]
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 f9f4 	bl	8008476 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2204      	movs	r2, #4
 8008092:	761a      	strb	r2, [r3, #24]
      break;
 8008094:	e1aa      	b.n	80083ec <USBH_HandleControl+0x488>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	791b      	ldrb	r3, [r3, #4]
 800809a:	4619      	mov	r1, r3
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f003 ff2b 	bl	800bef8 <USBH_LL_GetURBState>
 80080a2:	4603      	mov	r3, r0
 80080a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80080a6:	7bbb      	ldrb	r3, [r7, #14]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d110      	bne.n	80080ce <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2209      	movs	r2, #9
 80080b0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2203      	movs	r2, #3
 80080b6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80080c6:	2300      	movs	r3, #0
 80080c8:	2200      	movs	r2, #0
 80080ca:	f000 fcfb 	bl	8008ac4 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80080ce:	7bbb      	ldrb	r3, [r7, #14]
 80080d0:	2b05      	cmp	r3, #5
 80080d2:	d110      	bne.n	80080f6 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80080d4:	2303      	movs	r3, #3
 80080d6:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2203      	movs	r2, #3
 80080dc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80080ec:	2300      	movs	r3, #0
 80080ee:	2200      	movs	r2, #0
 80080f0:	f000 fce8 	bl	8008ac4 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80080f4:	e173      	b.n	80083de <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 80080f6:	7bbb      	ldrb	r3, [r7, #14]
 80080f8:	2b04      	cmp	r3, #4
 80080fa:	f040 8170 	bne.w	80083de <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	220b      	movs	r2, #11
 8008102:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2203      	movs	r2, #3
 8008108:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008118:	2300      	movs	r3, #0
 800811a:	2200      	movs	r2, #0
 800811c:	f000 fcd2 	bl	8008ac4 <osMessageQueuePut>
      break;
 8008120:	e15d      	b.n	80083de <USBH_HandleControl+0x47a>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6899      	ldr	r1, [r3, #8]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	899a      	ldrh	r2, [r3, #12]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	7958      	ldrb	r0, [r3, #5]
 800812e:	2301      	movs	r3, #1
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	4603      	mov	r3, r0
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 f979 	bl	800842c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008140:	b29a      	uxth	r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2206      	movs	r2, #6
 800814a:	761a      	strb	r2, [r3, #24]
      break;
 800814c:	e14e      	b.n	80083ec <USBH_HandleControl+0x488>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	795b      	ldrb	r3, [r3, #5]
 8008152:	4619      	mov	r1, r3
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f003 fecf 	bl	800bef8 <USBH_LL_GetURBState>
 800815a:	4603      	mov	r3, r0
 800815c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800815e:	7bbb      	ldrb	r3, [r7, #14]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d111      	bne.n	8008188 <USBH_HandleControl+0x224>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2207      	movs	r2, #7
 8008168:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2203      	movs	r2, #3
 800816e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800817e:	2300      	movs	r3, #0
 8008180:	2200      	movs	r2, #0
 8008182:	f000 fc9f 	bl	8008ac4 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008186:	e12c      	b.n	80083e2 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_STALL)
 8008188:	7bbb      	ldrb	r3, [r7, #14]
 800818a:	2b05      	cmp	r3, #5
 800818c:	d113      	bne.n	80081b6 <USBH_HandleControl+0x252>
        phost->Control.state = CTRL_STALLED;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	220c      	movs	r2, #12
 8008192:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008194:	2303      	movs	r3, #3
 8008196:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2203      	movs	r2, #3
 800819c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80081ac:	2300      	movs	r3, #0
 80081ae:	2200      	movs	r2, #0
 80081b0:	f000 fc88 	bl	8008ac4 <osMessageQueuePut>
      break;
 80081b4:	e115      	b.n	80083e2 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_NOTREADY)
 80081b6:	7bbb      	ldrb	r3, [r7, #14]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d111      	bne.n	80081e0 <USBH_HandleControl+0x27c>
        phost->Control.state = CTRL_DATA_OUT;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2205      	movs	r2, #5
 80081c0:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2203      	movs	r2, #3
 80081c6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80081d6:	2300      	movs	r3, #0
 80081d8:	2200      	movs	r2, #0
 80081da:	f000 fc73 	bl	8008ac4 <osMessageQueuePut>
      break;
 80081de:	e100      	b.n	80083e2 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_ERROR)
 80081e0:	7bbb      	ldrb	r3, [r7, #14]
 80081e2:	2b04      	cmp	r3, #4
 80081e4:	f040 80fd 	bne.w	80083e2 <USBH_HandleControl+0x47e>
          phost->Control.state = CTRL_ERROR;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	220b      	movs	r2, #11
 80081ec:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80081ee:	2302      	movs	r3, #2
 80081f0:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2203      	movs	r2, #3
 80081f6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008206:	2300      	movs	r3, #0
 8008208:	2200      	movs	r2, #0
 800820a:	f000 fc5b 	bl	8008ac4 <osMessageQueuePut>
      break;
 800820e:	e0e8      	b.n	80083e2 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	791b      	ldrb	r3, [r3, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	2100      	movs	r1, #0
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f92c 	bl	8008476 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008224:	b29a      	uxth	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2208      	movs	r2, #8
 800822e:	761a      	strb	r2, [r3, #24]

      break;
 8008230:	e0dc      	b.n	80083ec <USBH_HandleControl+0x488>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	791b      	ldrb	r3, [r3, #4]
 8008236:	4619      	mov	r1, r3
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f003 fe5d 	bl	800bef8 <USBH_LL_GetURBState>
 800823e:	4603      	mov	r3, r0
 8008240:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008242:	7bbb      	ldrb	r3, [r7, #14]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d113      	bne.n	8008270 <USBH_HandleControl+0x30c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	220d      	movs	r2, #13
 800824c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800824e:	2300      	movs	r3, #0
 8008250:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2203      	movs	r2, #3
 8008256:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008266:	2300      	movs	r3, #0
 8008268:	2200      	movs	r2, #0
 800826a:	f000 fc2b 	bl	8008ac4 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800826e:	e0ba      	b.n	80083e6 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_ERROR)
 8008270:	7bbb      	ldrb	r3, [r7, #14]
 8008272:	2b04      	cmp	r3, #4
 8008274:	d111      	bne.n	800829a <USBH_HandleControl+0x336>
        phost->Control.state = CTRL_ERROR;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	220b      	movs	r2, #11
 800827a:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2203      	movs	r2, #3
 8008280:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008290:	2300      	movs	r3, #0
 8008292:	2200      	movs	r2, #0
 8008294:	f000 fc16 	bl	8008ac4 <osMessageQueuePut>
      break;
 8008298:	e0a5      	b.n	80083e6 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_STALL)
 800829a:	7bbb      	ldrb	r3, [r7, #14]
 800829c:	2b05      	cmp	r3, #5
 800829e:	f040 80a2 	bne.w	80083e6 <USBH_HandleControl+0x482>
          status = USBH_NOT_SUPPORTED;
 80082a2:	2303      	movs	r3, #3
 80082a4:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2203      	movs	r2, #3
 80082aa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80082ba:	2300      	movs	r3, #0
 80082bc:	2200      	movs	r2, #0
 80082be:	f000 fc01 	bl	8008ac4 <osMessageQueuePut>
      break;
 80082c2:	e090      	b.n	80083e6 <USBH_HandleControl+0x482>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	795a      	ldrb	r2, [r3, #5]
 80082c8:	2301      	movs	r3, #1
 80082ca:	9300      	str	r3, [sp, #0]
 80082cc:	4613      	mov	r3, r2
 80082ce:	2200      	movs	r2, #0
 80082d0:	2100      	movs	r1, #0
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f8aa 	bl	800842c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80082de:	b29a      	uxth	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	220a      	movs	r2, #10
 80082e8:	761a      	strb	r2, [r3, #24]
      break;
 80082ea:	e07f      	b.n	80083ec <USBH_HandleControl+0x488>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	795b      	ldrb	r3, [r3, #5]
 80082f0:	4619      	mov	r1, r3
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f003 fe00 	bl	800bef8 <USBH_LL_GetURBState>
 80082f8:	4603      	mov	r3, r0
 80082fa:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80082fc:	7bbb      	ldrb	r3, [r7, #14]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d113      	bne.n	800832a <USBH_HandleControl+0x3c6>
      {
        status = USBH_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	220d      	movs	r2, #13
 800830a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2203      	movs	r2, #3
 8008310:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008320:	2300      	movs	r3, #0
 8008322:	2200      	movs	r2, #0
 8008324:	f000 fbce 	bl	8008ac4 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008328:	e05f      	b.n	80083ea <USBH_HandleControl+0x486>
      else if (URB_Status == USBH_URB_NOTREADY)
 800832a:	7bbb      	ldrb	r3, [r7, #14]
 800832c:	2b02      	cmp	r3, #2
 800832e:	d111      	bne.n	8008354 <USBH_HandleControl+0x3f0>
        phost->Control.state = CTRL_STATUS_OUT;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2209      	movs	r2, #9
 8008334:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2203      	movs	r2, #3
 800833a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800834a:	2300      	movs	r3, #0
 800834c:	2200      	movs	r2, #0
 800834e:	f000 fbb9 	bl	8008ac4 <osMessageQueuePut>
      break;
 8008352:	e04a      	b.n	80083ea <USBH_HandleControl+0x486>
        if (URB_Status == USBH_URB_ERROR)
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	2b04      	cmp	r3, #4
 8008358:	d147      	bne.n	80083ea <USBH_HandleControl+0x486>
          phost->Control.state = CTRL_ERROR;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	220b      	movs	r2, #11
 800835e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2203      	movs	r2, #3
 8008364:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008374:	2300      	movs	r3, #0
 8008376:	2200      	movs	r2, #0
 8008378:	f000 fba4 	bl	8008ac4 <osMessageQueuePut>
      break;
 800837c:	e035      	b.n	80083ea <USBH_HandleControl+0x486>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	7e5b      	ldrb	r3, [r3, #25]
 8008382:	3301      	adds	r3, #1
 8008384:	b2da      	uxtb	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	765a      	strb	r2, [r3, #25]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	7e5b      	ldrb	r3, [r3, #25]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d806      	bhi.n	80083a0 <USBH_HandleControl+0x43c>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800839e:	e025      	b.n	80083ec <USBH_HandleControl+0x488>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80083a6:	2106      	movs	r1, #6
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	795b      	ldrb	r3, [r3, #5]
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f90d 	bl	80085d8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	791b      	ldrb	r3, [r3, #4]
 80083c2:	4619      	mov	r1, r3
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 f907 	bl	80085d8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80083d0:	2302      	movs	r3, #2
 80083d2:	73fb      	strb	r3, [r7, #15]
      break;
 80083d4:	e00a      	b.n	80083ec <USBH_HandleControl+0x488>

    default:
      break;
 80083d6:	bf00      	nop
 80083d8:	e008      	b.n	80083ec <USBH_HandleControl+0x488>
      break;
 80083da:	bf00      	nop
 80083dc:	e006      	b.n	80083ec <USBH_HandleControl+0x488>
      break;
 80083de:	bf00      	nop
 80083e0:	e004      	b.n	80083ec <USBH_HandleControl+0x488>
      break;
 80083e2:	bf00      	nop
 80083e4:	e002      	b.n	80083ec <USBH_HandleControl+0x488>
      break;
 80083e6:	bf00      	nop
 80083e8:	e000      	b.n	80083ec <USBH_HandleControl+0x488>
      break;
 80083ea:	bf00      	nop
  }

  return status;
 80083ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop

080083f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b088      	sub	sp, #32
 80083fc:	af04      	add	r7, sp, #16
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	4613      	mov	r3, r2
 8008404:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008406:	79f9      	ldrb	r1, [r7, #7]
 8008408:	2300      	movs	r3, #0
 800840a:	9303      	str	r3, [sp, #12]
 800840c:	2308      	movs	r3, #8
 800840e:	9302      	str	r3, [sp, #8]
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	9301      	str	r3, [sp, #4]
 8008414:	2300      	movs	r3, #0
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	2300      	movs	r3, #0
 800841a:	2200      	movs	r2, #0
 800841c:	68f8      	ldr	r0, [r7, #12]
 800841e:	f003 fd3a 	bl	800be96 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b088      	sub	sp, #32
 8008430:	af04      	add	r7, sp, #16
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	60b9      	str	r1, [r7, #8]
 8008436:	4611      	mov	r1, r2
 8008438:	461a      	mov	r2, r3
 800843a:	460b      	mov	r3, r1
 800843c:	80fb      	strh	r3, [r7, #6]
 800843e:	4613      	mov	r3, r2
 8008440:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008448:	2b00      	cmp	r3, #0
 800844a:	d001      	beq.n	8008450 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800844c:	2300      	movs	r3, #0
 800844e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008450:	7979      	ldrb	r1, [r7, #5]
 8008452:	7e3b      	ldrb	r3, [r7, #24]
 8008454:	9303      	str	r3, [sp, #12]
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	9302      	str	r3, [sp, #8]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	9301      	str	r3, [sp, #4]
 800845e:	2301      	movs	r3, #1
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	2300      	movs	r3, #0
 8008464:	2200      	movs	r2, #0
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f003 fd15 	bl	800be96 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b088      	sub	sp, #32
 800847a:	af04      	add	r7, sp, #16
 800847c:	60f8      	str	r0, [r7, #12]
 800847e:	60b9      	str	r1, [r7, #8]
 8008480:	4611      	mov	r1, r2
 8008482:	461a      	mov	r2, r3
 8008484:	460b      	mov	r3, r1
 8008486:	80fb      	strh	r3, [r7, #6]
 8008488:	4613      	mov	r3, r2
 800848a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800848c:	7979      	ldrb	r1, [r7, #5]
 800848e:	2300      	movs	r3, #0
 8008490:	9303      	str	r3, [sp, #12]
 8008492:	88fb      	ldrh	r3, [r7, #6]
 8008494:	9302      	str	r3, [sp, #8]
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	2301      	movs	r3, #1
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	2300      	movs	r3, #0
 80084a0:	2201      	movs	r2, #1
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f003 fcf7 	bl	800be96 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80084a8:	2300      	movs	r3, #0

}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b088      	sub	sp, #32
 80084b6:	af04      	add	r7, sp, #16
 80084b8:	60f8      	str	r0, [r7, #12]
 80084ba:	60b9      	str	r1, [r7, #8]
 80084bc:	4611      	mov	r1, r2
 80084be:	461a      	mov	r2, r3
 80084c0:	460b      	mov	r3, r1
 80084c2:	80fb      	strh	r3, [r7, #6]
 80084c4:	4613      	mov	r3, r2
 80084c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80084d2:	2300      	movs	r3, #0
 80084d4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80084d6:	7979      	ldrb	r1, [r7, #5]
 80084d8:	7e3b      	ldrb	r3, [r7, #24]
 80084da:	9303      	str	r3, [sp, #12]
 80084dc:	88fb      	ldrh	r3, [r7, #6]
 80084de:	9302      	str	r3, [sp, #8]
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	9301      	str	r3, [sp, #4]
 80084e4:	2301      	movs	r3, #1
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	2302      	movs	r3, #2
 80084ea:	2200      	movs	r2, #0
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f003 fcd2 	bl	800be96 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b088      	sub	sp, #32
 8008500:	af04      	add	r7, sp, #16
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	4611      	mov	r1, r2
 8008508:	461a      	mov	r2, r3
 800850a:	460b      	mov	r3, r1
 800850c:	80fb      	strh	r3, [r7, #6]
 800850e:	4613      	mov	r3, r2
 8008510:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008512:	7979      	ldrb	r1, [r7, #5]
 8008514:	2300      	movs	r3, #0
 8008516:	9303      	str	r3, [sp, #12]
 8008518:	88fb      	ldrh	r3, [r7, #6]
 800851a:	9302      	str	r3, [sp, #8]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	9301      	str	r3, [sp, #4]
 8008520:	2301      	movs	r3, #1
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	2302      	movs	r3, #2
 8008526:	2201      	movs	r2, #1
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	f003 fcb4 	bl	800be96 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b086      	sub	sp, #24
 800853c:	af04      	add	r7, sp, #16
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	4608      	mov	r0, r1
 8008542:	4611      	mov	r1, r2
 8008544:	461a      	mov	r2, r3
 8008546:	4603      	mov	r3, r0
 8008548:	70fb      	strb	r3, [r7, #3]
 800854a:	460b      	mov	r3, r1
 800854c:	70bb      	strb	r3, [r7, #2]
 800854e:	4613      	mov	r3, r2
 8008550:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008552:	7878      	ldrb	r0, [r7, #1]
 8008554:	78ba      	ldrb	r2, [r7, #2]
 8008556:	78f9      	ldrb	r1, [r7, #3]
 8008558:	8b3b      	ldrh	r3, [r7, #24]
 800855a:	9302      	str	r3, [sp, #8]
 800855c:	7d3b      	ldrb	r3, [r7, #20]
 800855e:	9301      	str	r3, [sp, #4]
 8008560:	7c3b      	ldrb	r3, [r7, #16]
 8008562:	9300      	str	r3, [sp, #0]
 8008564:	4603      	mov	r3, r0
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f003 fc47 	bl	800bdfa <USBH_LL_OpenPipe>

  return USBH_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	460b      	mov	r3, r1
 8008580:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8008582:	78fb      	ldrb	r3, [r7, #3]
 8008584:	4619      	mov	r1, r3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f003 fc66 	bl	800be58 <USBH_LL_ClosePipe>

  return USBH_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b084      	sub	sp, #16
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 f836 	bl	8008614 <USBH_GetFreePipe>
 80085a8:	4603      	mov	r3, r0
 80085aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80085ac:	89fb      	ldrh	r3, [r7, #14]
 80085ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d00a      	beq.n	80085cc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80085b6:	78fa      	ldrb	r2, [r7, #3]
 80085b8:	89fb      	ldrh	r3, [r7, #14]
 80085ba:	f003 030f 	and.w	r3, r3, #15
 80085be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085c2:	6879      	ldr	r1, [r7, #4]
 80085c4:	33e0      	adds	r3, #224	; 0xe0
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	440b      	add	r3, r1
 80085ca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80085cc:	89fb      	ldrh	r3, [r7, #14]
 80085ce:	b2db      	uxtb	r3, r3
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	460b      	mov	r3, r1
 80085e2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80085e4:	78fb      	ldrb	r3, [r7, #3]
 80085e6:	2b0a      	cmp	r3, #10
 80085e8:	d80d      	bhi.n	8008606 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	33e0      	adds	r3, #224	; 0xe0
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	4413      	add	r3, r2
 80085f4:	685a      	ldr	r2, [r3, #4]
 80085f6:	78fb      	ldrb	r3, [r7, #3]
 80085f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80085fc:	6879      	ldr	r1, [r7, #4]
 80085fe:	33e0      	adds	r3, #224	; 0xe0
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	440b      	add	r3, r1
 8008604:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008606:	2300      	movs	r3, #0
}
 8008608:	4618      	mov	r0, r3
 800860a:	370c      	adds	r7, #12
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008614:	b480      	push	{r7}
 8008616:	b085      	sub	sp, #20
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800861c:	2300      	movs	r3, #0
 800861e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008620:	2300      	movs	r3, #0
 8008622:	73fb      	strb	r3, [r7, #15]
 8008624:	e00f      	b.n	8008646 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008626:	7bfb      	ldrb	r3, [r7, #15]
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	33e0      	adds	r3, #224	; 0xe0
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	4413      	add	r3, r2
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d102      	bne.n	8008640 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800863a:	7bfb      	ldrb	r3, [r7, #15]
 800863c:	b29b      	uxth	r3, r3
 800863e:	e007      	b.n	8008650 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008640:	7bfb      	ldrb	r3, [r7, #15]
 8008642:	3301      	adds	r3, #1
 8008644:	73fb      	strb	r3, [r7, #15]
 8008646:	7bfb      	ldrb	r3, [r7, #15]
 8008648:	2b0a      	cmp	r3, #10
 800864a:	d9ec      	bls.n	8008626 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800864c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800865c:	b480      	push	{r7}
 800865e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008660:	bf00      	nop
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
	...

0800866c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800866c:	b480      	push	{r7}
 800866e:	b085      	sub	sp, #20
 8008670:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008672:	f3ef 8305 	mrs	r3, IPSR
 8008676:	60bb      	str	r3, [r7, #8]
  return(result);
 8008678:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10f      	bne.n	800869e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800867e:	f3ef 8310 	mrs	r3, PRIMASK
 8008682:	607b      	str	r3, [r7, #4]
  return(result);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d105      	bne.n	8008696 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800868a:	f3ef 8311 	mrs	r3, BASEPRI
 800868e:	603b      	str	r3, [r7, #0]
  return(result);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d007      	beq.n	80086a6 <osKernelInitialize+0x3a>
 8008696:	4b0e      	ldr	r3, [pc, #56]	; (80086d0 <osKernelInitialize+0x64>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b02      	cmp	r3, #2
 800869c:	d103      	bne.n	80086a6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800869e:	f06f 0305 	mvn.w	r3, #5
 80086a2:	60fb      	str	r3, [r7, #12]
 80086a4:	e00c      	b.n	80086c0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80086a6:	4b0a      	ldr	r3, [pc, #40]	; (80086d0 <osKernelInitialize+0x64>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d105      	bne.n	80086ba <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80086ae:	4b08      	ldr	r3, [pc, #32]	; (80086d0 <osKernelInitialize+0x64>)
 80086b0:	2201      	movs	r2, #1
 80086b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80086b4:	2300      	movs	r3, #0
 80086b6:	60fb      	str	r3, [r7, #12]
 80086b8:	e002      	b.n	80086c0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80086ba:	f04f 33ff 	mov.w	r3, #4294967295
 80086be:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80086c0:	68fb      	ldr	r3, [r7, #12]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3714      	adds	r7, #20
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	20000158 	.word	0x20000158

080086d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086da:	f3ef 8305 	mrs	r3, IPSR
 80086de:	60bb      	str	r3, [r7, #8]
  return(result);
 80086e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10f      	bne.n	8008706 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086e6:	f3ef 8310 	mrs	r3, PRIMASK
 80086ea:	607b      	str	r3, [r7, #4]
  return(result);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d105      	bne.n	80086fe <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80086f2:	f3ef 8311 	mrs	r3, BASEPRI
 80086f6:	603b      	str	r3, [r7, #0]
  return(result);
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d007      	beq.n	800870e <osKernelStart+0x3a>
 80086fe:	4b0f      	ldr	r3, [pc, #60]	; (800873c <osKernelStart+0x68>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2b02      	cmp	r3, #2
 8008704:	d103      	bne.n	800870e <osKernelStart+0x3a>
    stat = osErrorISR;
 8008706:	f06f 0305 	mvn.w	r3, #5
 800870a:	60fb      	str	r3, [r7, #12]
 800870c:	e010      	b.n	8008730 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800870e:	4b0b      	ldr	r3, [pc, #44]	; (800873c <osKernelStart+0x68>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d109      	bne.n	800872a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008716:	f7ff ffa1 	bl	800865c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800871a:	4b08      	ldr	r3, [pc, #32]	; (800873c <osKernelStart+0x68>)
 800871c:	2202      	movs	r2, #2
 800871e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008720:	f001 fb7c 	bl	8009e1c <vTaskStartScheduler>
      stat = osOK;
 8008724:	2300      	movs	r3, #0
 8008726:	60fb      	str	r3, [r7, #12]
 8008728:	e002      	b.n	8008730 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800872a:	f04f 33ff 	mov.w	r3, #4294967295
 800872e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008730:	68fb      	ldr	r3, [r7, #12]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20000158 	.word	0x20000158

08008740 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008746:	f3ef 8305 	mrs	r3, IPSR
 800874a:	60bb      	str	r3, [r7, #8]
  return(result);
 800874c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10f      	bne.n	8008772 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008752:	f3ef 8310 	mrs	r3, PRIMASK
 8008756:	607b      	str	r3, [r7, #4]
  return(result);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d105      	bne.n	800876a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800875e:	f3ef 8311 	mrs	r3, BASEPRI
 8008762:	603b      	str	r3, [r7, #0]
  return(result);
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d007      	beq.n	800877a <osKernelGetTickCount+0x3a>
 800876a:	4b08      	ldr	r3, [pc, #32]	; (800878c <osKernelGetTickCount+0x4c>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2b02      	cmp	r3, #2
 8008770:	d103      	bne.n	800877a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8008772:	f001 fca9 	bl	800a0c8 <xTaskGetTickCountFromISR>
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	e002      	b.n	8008780 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800877a:	f001 fc95 	bl	800a0a8 <xTaskGetTickCount>
 800877e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8008780:	68fb      	ldr	r3, [r7, #12]
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	20000158 	.word	0x20000158

08008790 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008790:	b580      	push	{r7, lr}
 8008792:	b090      	sub	sp, #64	; 0x40
 8008794:	af04      	add	r7, sp, #16
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800879c:	2300      	movs	r3, #0
 800879e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087a0:	f3ef 8305 	mrs	r3, IPSR
 80087a4:	61fb      	str	r3, [r7, #28]
  return(result);
 80087a6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f040 808f 	bne.w	80088cc <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087ae:	f3ef 8310 	mrs	r3, PRIMASK
 80087b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d105      	bne.n	80087c6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80087ba:	f3ef 8311 	mrs	r3, BASEPRI
 80087be:	617b      	str	r3, [r7, #20]
  return(result);
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d003      	beq.n	80087ce <osThreadNew+0x3e>
 80087c6:	4b44      	ldr	r3, [pc, #272]	; (80088d8 <osThreadNew+0x148>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d07e      	beq.n	80088cc <osThreadNew+0x13c>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d07b      	beq.n	80088cc <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80087d4:	2380      	movs	r3, #128	; 0x80
 80087d6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80087d8:	2318      	movs	r3, #24
 80087da:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80087dc:	2300      	movs	r3, #0
 80087de:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80087e0:	f04f 33ff 	mov.w	r3, #4294967295
 80087e4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d045      	beq.n	8008878 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d002      	beq.n	80087fa <osThreadNew+0x6a>
        name = attr->name;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	699b      	ldr	r3, [r3, #24]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880a:	2b00      	cmp	r3, #0
 800880c:	d008      	beq.n	8008820 <osThreadNew+0x90>
 800880e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008810:	2b38      	cmp	r3, #56	; 0x38
 8008812:	d805      	bhi.n	8008820 <osThreadNew+0x90>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	f003 0301 	and.w	r3, r3, #1
 800881c:	2b00      	cmp	r3, #0
 800881e:	d001      	beq.n	8008824 <osThreadNew+0x94>
        return (NULL);
 8008820:	2300      	movs	r3, #0
 8008822:	e054      	b.n	80088ce <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d003      	beq.n	8008834 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	089b      	lsrs	r3, r3, #2
 8008832:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00e      	beq.n	800885a <osThreadNew+0xca>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	2b5b      	cmp	r3, #91	; 0x5b
 8008842:	d90a      	bls.n	800885a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008848:	2b00      	cmp	r3, #0
 800884a:	d006      	beq.n	800885a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	695b      	ldr	r3, [r3, #20]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d002      	beq.n	800885a <osThreadNew+0xca>
        mem = 1;
 8008854:	2301      	movs	r3, #1
 8008856:	623b      	str	r3, [r7, #32]
 8008858:	e010      	b.n	800887c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10c      	bne.n	800887c <osThreadNew+0xec>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d108      	bne.n	800887c <osThreadNew+0xec>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d104      	bne.n	800887c <osThreadNew+0xec>
          mem = 0;
 8008872:	2300      	movs	r3, #0
 8008874:	623b      	str	r3, [r7, #32]
 8008876:	e001      	b.n	800887c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8008878:	2300      	movs	r3, #0
 800887a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800887c:	6a3b      	ldr	r3, [r7, #32]
 800887e:	2b01      	cmp	r3, #1
 8008880:	d110      	bne.n	80088a4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800888a:	9202      	str	r2, [sp, #8]
 800888c:	9301      	str	r3, [sp, #4]
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f001 f873 	bl	8009984 <xTaskCreateStatic>
 800889e:	4603      	mov	r3, r0
 80088a0:	613b      	str	r3, [r7, #16]
 80088a2:	e013      	b.n	80088cc <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80088a4:	6a3b      	ldr	r3, [r7, #32]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d110      	bne.n	80088cc <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80088aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	f107 0310 	add.w	r3, r7, #16
 80088b2:	9301      	str	r3, [sp, #4]
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	9300      	str	r3, [sp, #0]
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f001 f8bb 	bl	8009a38 <xTaskCreate>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d001      	beq.n	80088cc <osThreadNew+0x13c>
          hTask = NULL;
 80088c8:	2300      	movs	r3, #0
 80088ca:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80088cc:	693b      	ldr	r3, [r7, #16]
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3730      	adds	r7, #48	; 0x30
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
 80088d6:	bf00      	nop
 80088d8:	20000158 	.word	0x20000158

080088dc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088e4:	f3ef 8305 	mrs	r3, IPSR
 80088e8:	613b      	str	r3, [r7, #16]
  return(result);
 80088ea:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10f      	bne.n	8008910 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088f0:	f3ef 8310 	mrs	r3, PRIMASK
 80088f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d105      	bne.n	8008908 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80088fc:	f3ef 8311 	mrs	r3, BASEPRI
 8008900:	60bb      	str	r3, [r7, #8]
  return(result);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d007      	beq.n	8008918 <osDelay+0x3c>
 8008908:	4b0a      	ldr	r3, [pc, #40]	; (8008934 <osDelay+0x58>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2b02      	cmp	r3, #2
 800890e:	d103      	bne.n	8008918 <osDelay+0x3c>
    stat = osErrorISR;
 8008910:	f06f 0305 	mvn.w	r3, #5
 8008914:	617b      	str	r3, [r7, #20]
 8008916:	e007      	b.n	8008928 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008918:	2300      	movs	r3, #0
 800891a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d002      	beq.n	8008928 <osDelay+0x4c>
      vTaskDelay(ticks);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f001 fa46 	bl	8009db4 <vTaskDelay>
    }
  }

  return (stat);
 8008928:	697b      	ldr	r3, [r7, #20]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	20000158 	.word	0x20000158

08008938 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8008938:	b580      	push	{r7, lr}
 800893a:	b088      	sub	sp, #32
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008940:	f3ef 8305 	mrs	r3, IPSR
 8008944:	617b      	str	r3, [r7, #20]
  return(result);
 8008946:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10f      	bne.n	800896c <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800894c:	f3ef 8310 	mrs	r3, PRIMASK
 8008950:	613b      	str	r3, [r7, #16]
  return(result);
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d105      	bne.n	8008964 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008958:	f3ef 8311 	mrs	r3, BASEPRI
 800895c:	60fb      	str	r3, [r7, #12]
  return(result);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d007      	beq.n	8008974 <osDelayUntil+0x3c>
 8008964:	4b13      	ldr	r3, [pc, #76]	; (80089b4 <osDelayUntil+0x7c>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b02      	cmp	r3, #2
 800896a:	d103      	bne.n	8008974 <osDelayUntil+0x3c>
    stat = osErrorISR;
 800896c:	f06f 0305 	mvn.w	r3, #5
 8008970:	61fb      	str	r3, [r7, #28]
 8008972:	e019      	b.n	80089a8 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8008974:	2300      	movs	r3, #0
 8008976:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8008978:	f001 fb96 	bl	800a0a8 <xTaskGetTickCount>
 800897c:	4603      	mov	r3, r0
 800897e:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d009      	beq.n	80089a2 <osDelayUntil+0x6a>
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	db06      	blt.n	80089a2 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8008994:	f107 0308 	add.w	r3, r7, #8
 8008998:	69b9      	ldr	r1, [r7, #24]
 800899a:	4618      	mov	r0, r3
 800899c:	f001 f990 	bl	8009cc0 <vTaskDelayUntil>
 80089a0:	e002      	b.n	80089a8 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80089a2:	f06f 0303 	mvn.w	r3, #3
 80089a6:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 80089a8:	69fb      	ldr	r3, [r7, #28]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3720      	adds	r7, #32
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	20000158 	.word	0x20000158

080089b8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b08c      	sub	sp, #48	; 0x30
 80089bc:	af02      	add	r7, sp, #8
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80089c4:	2300      	movs	r3, #0
 80089c6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089c8:	f3ef 8305 	mrs	r3, IPSR
 80089cc:	61bb      	str	r3, [r7, #24]
  return(result);
 80089ce:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d170      	bne.n	8008ab6 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089d4:	f3ef 8310 	mrs	r3, PRIMASK
 80089d8:	617b      	str	r3, [r7, #20]
  return(result);
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d105      	bne.n	80089ec <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80089e0:	f3ef 8311 	mrs	r3, BASEPRI
 80089e4:	613b      	str	r3, [r7, #16]
  return(result);
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d003      	beq.n	80089f4 <osMessageQueueNew+0x3c>
 80089ec:	4b34      	ldr	r3, [pc, #208]	; (8008ac0 <osMessageQueueNew+0x108>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d060      	beq.n	8008ab6 <osMessageQueueNew+0xfe>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d05d      	beq.n	8008ab6 <osMessageQueueNew+0xfe>
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d05a      	beq.n	8008ab6 <osMessageQueueNew+0xfe>
    mem = -1;
 8008a00:	f04f 33ff 	mov.w	r3, #4294967295
 8008a04:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d029      	beq.n	8008a60 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d012      	beq.n	8008a3a <osMessageQueueNew+0x82>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	2b4f      	cmp	r3, #79	; 0x4f
 8008a1a:	d90e      	bls.n	8008a3a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00a      	beq.n	8008a3a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	695a      	ldr	r2, [r3, #20]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	68b9      	ldr	r1, [r7, #8]
 8008a2c:	fb01 f303 	mul.w	r3, r1, r3
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d302      	bcc.n	8008a3a <osMessageQueueNew+0x82>
        mem = 1;
 8008a34:	2301      	movs	r3, #1
 8008a36:	623b      	str	r3, [r7, #32]
 8008a38:	e014      	b.n	8008a64 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d110      	bne.n	8008a64 <osMessageQueueNew+0xac>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d10c      	bne.n	8008a64 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d108      	bne.n	8008a64 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d104      	bne.n	8008a64 <osMessageQueueNew+0xac>
          mem = 0;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	623b      	str	r3, [r7, #32]
 8008a5e:	e001      	b.n	8008a64 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8008a60:	2300      	movs	r3, #0
 8008a62:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d10c      	bne.n	8008a84 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	691a      	ldr	r2, [r3, #16]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6899      	ldr	r1, [r3, #8]
 8008a72:	2300      	movs	r3, #0
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	460b      	mov	r3, r1
 8008a78:	68b9      	ldr	r1, [r7, #8]
 8008a7a:	68f8      	ldr	r0, [r7, #12]
 8008a7c:	f000 fa58 	bl	8008f30 <xQueueGenericCreateStatic>
 8008a80:	6278      	str	r0, [r7, #36]	; 0x24
 8008a82:	e008      	b.n	8008a96 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8008a84:	6a3b      	ldr	r3, [r7, #32]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d105      	bne.n	8008a96 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	68b9      	ldr	r1, [r7, #8]
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 fac1 	bl	8009016 <xQueueGenericCreate>
 8008a94:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00c      	beq.n	8008ab6 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d003      	beq.n	8008aaa <osMessageQueueNew+0xf2>
        name = attr->name;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	61fb      	str	r3, [r7, #28]
 8008aa8:	e001      	b.n	8008aae <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8008aae:	69f9      	ldr	r1, [r7, #28]
 8008ab0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ab2:	f000 ff0b 	bl	80098cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3728      	adds	r7, #40	; 0x28
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	20000158 	.word	0x20000158

08008ac4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08a      	sub	sp, #40	; 0x28
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	603b      	str	r3, [r7, #0]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008adc:	f3ef 8305 	mrs	r3, IPSR
 8008ae0:	61fb      	str	r3, [r7, #28]
  return(result);
 8008ae2:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10f      	bne.n	8008b08 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8008aec:	61bb      	str	r3, [r7, #24]
  return(result);
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d105      	bne.n	8008b00 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008af4:	f3ef 8311 	mrs	r3, BASEPRI
 8008af8:	617b      	str	r3, [r7, #20]
  return(result);
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d02c      	beq.n	8008b5a <osMessageQueuePut+0x96>
 8008b00:	4b28      	ldr	r3, [pc, #160]	; (8008ba4 <osMessageQueuePut+0xe0>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d128      	bne.n	8008b5a <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008b08:	6a3b      	ldr	r3, [r7, #32]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d005      	beq.n	8008b1a <osMessageQueuePut+0x56>
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d002      	beq.n	8008b1a <osMessageQueuePut+0x56>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8008b1a:	f06f 0303 	mvn.w	r3, #3
 8008b1e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008b20:	e039      	b.n	8008b96 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8008b22:	2300      	movs	r3, #0
 8008b24:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008b26:	f107 0210 	add.w	r2, r7, #16
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	68b9      	ldr	r1, [r7, #8]
 8008b2e:	6a38      	ldr	r0, [r7, #32]
 8008b30:	f000 fbce 	bl	80092d0 <xQueueGenericSendFromISR>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d003      	beq.n	8008b42 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8008b3a:	f06f 0302 	mvn.w	r3, #2
 8008b3e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008b40:	e029      	b.n	8008b96 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d026      	beq.n	8008b96 <osMessageQueuePut+0xd2>
 8008b48:	4b17      	ldr	r3, [pc, #92]	; (8008ba8 <osMessageQueuePut+0xe4>)
 8008b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008b58:	e01d      	b.n	8008b96 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008b5a:	6a3b      	ldr	r3, [r7, #32]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <osMessageQueuePut+0xa2>
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d103      	bne.n	8008b6e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8008b66:	f06f 0303 	mvn.w	r3, #3
 8008b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b6c:	e014      	b.n	8008b98 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008b6e:	2300      	movs	r3, #0
 8008b70:	683a      	ldr	r2, [r7, #0]
 8008b72:	68b9      	ldr	r1, [r7, #8]
 8008b74:	6a38      	ldr	r0, [r7, #32]
 8008b76:	f000 fab1 	bl	80090dc <xQueueGenericSend>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d00b      	beq.n	8008b98 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8008b86:	f06f 0301 	mvn.w	r3, #1
 8008b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b8c:	e004      	b.n	8008b98 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8008b8e:	f06f 0302 	mvn.w	r3, #2
 8008b92:	627b      	str	r3, [r7, #36]	; 0x24
 8008b94:	e000      	b.n	8008b98 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008b96:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8008b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3728      	adds	r7, #40	; 0x28
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	20000158 	.word	0x20000158
 8008ba8:	e000ed04 	.word	0xe000ed04

08008bac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b08a      	sub	sp, #40	; 0x28
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
 8008bb8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bc2:	f3ef 8305 	mrs	r3, IPSR
 8008bc6:	61fb      	str	r3, [r7, #28]
  return(result);
 8008bc8:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10f      	bne.n	8008bee <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bce:	f3ef 8310 	mrs	r3, PRIMASK
 8008bd2:	61bb      	str	r3, [r7, #24]
  return(result);
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d105      	bne.n	8008be6 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008bda:	f3ef 8311 	mrs	r3, BASEPRI
 8008bde:	617b      	str	r3, [r7, #20]
  return(result);
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d02c      	beq.n	8008c40 <osMessageQueueGet+0x94>
 8008be6:	4b28      	ldr	r3, [pc, #160]	; (8008c88 <osMessageQueueGet+0xdc>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d128      	bne.n	8008c40 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008bee:	6a3b      	ldr	r3, [r7, #32]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d005      	beq.n	8008c00 <osMessageQueueGet+0x54>
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d002      	beq.n	8008c00 <osMessageQueueGet+0x54>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d003      	beq.n	8008c08 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8008c00:	f06f 0303 	mvn.w	r3, #3
 8008c04:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008c06:	e038      	b.n	8008c7a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008c0c:	f107 0310 	add.w	r3, r7, #16
 8008c10:	461a      	mov	r2, r3
 8008c12:	68b9      	ldr	r1, [r7, #8]
 8008c14:	6a38      	ldr	r0, [r7, #32]
 8008c16:	f000 fccb 	bl	80095b0 <xQueueReceiveFromISR>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d003      	beq.n	8008c28 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8008c20:	f06f 0302 	mvn.w	r3, #2
 8008c24:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008c26:	e028      	b.n	8008c7a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d025      	beq.n	8008c7a <osMessageQueueGet+0xce>
 8008c2e:	4b17      	ldr	r3, [pc, #92]	; (8008c8c <osMessageQueueGet+0xe0>)
 8008c30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008c3e:	e01c      	b.n	8008c7a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008c40:	6a3b      	ldr	r3, [r7, #32]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d002      	beq.n	8008c4c <osMessageQueueGet+0xa0>
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d103      	bne.n	8008c54 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8008c4c:	f06f 0303 	mvn.w	r3, #3
 8008c50:	627b      	str	r3, [r7, #36]	; 0x24
 8008c52:	e013      	b.n	8008c7c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008c54:	683a      	ldr	r2, [r7, #0]
 8008c56:	68b9      	ldr	r1, [r7, #8]
 8008c58:	6a38      	ldr	r0, [r7, #32]
 8008c5a:	f000 fbcd 	bl	80093f8 <xQueueReceive>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d00b      	beq.n	8008c7c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d003      	beq.n	8008c72 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8008c6a:	f06f 0301 	mvn.w	r3, #1
 8008c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008c70:	e004      	b.n	8008c7c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8008c72:	f06f 0302 	mvn.w	r3, #2
 8008c76:	627b      	str	r3, [r7, #36]	; 0x24
 8008c78:	e000      	b.n	8008c7c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008c7a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8008c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3728      	adds	r7, #40	; 0x28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	20000158 	.word	0x20000158
 8008c8c:	e000ed04 	.word	0xe000ed04

08008c90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	4a07      	ldr	r2, [pc, #28]	; (8008cbc <vApplicationGetIdleTaskMemory+0x2c>)
 8008ca0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	4a06      	ldr	r2, [pc, #24]	; (8008cc0 <vApplicationGetIdleTaskMemory+0x30>)
 8008ca6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2280      	movs	r2, #128	; 0x80
 8008cac:	601a      	str	r2, [r3, #0]
}
 8008cae:	bf00      	nop
 8008cb0:	3714      	adds	r7, #20
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop
 8008cbc:	2000015c 	.word	0x2000015c
 8008cc0:	200001b8 	.word	0x200001b8

08008cc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	4a07      	ldr	r2, [pc, #28]	; (8008cf0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008cd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	4a06      	ldr	r2, [pc, #24]	; (8008cf4 <vApplicationGetTimerTaskMemory+0x30>)
 8008cda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ce2:	601a      	str	r2, [r3, #0]
}
 8008ce4:	bf00      	nop
 8008ce6:	3714      	adds	r7, #20
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr
 8008cf0:	200003b8 	.word	0x200003b8
 8008cf4:	20000414 	.word	0x20000414

08008cf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f103 0208 	add.w	r2, r3, #8
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f103 0208 	add.w	r2, r3, #8
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f103 0208 	add.w	r2, r3, #8
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d2c:	bf00      	nop
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d52:	b480      	push	{r7}
 8008d54:	b085      	sub	sp, #20
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
 8008d5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	683a      	ldr	r2, [r7, #0]
 8008d76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	601a      	str	r2, [r3, #0]
}
 8008d8e:	bf00      	nop
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	b085      	sub	sp, #20
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db0:	d103      	bne.n	8008dba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	60fb      	str	r3, [r7, #12]
 8008db8:	e00c      	b.n	8008dd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	3308      	adds	r3, #8
 8008dbe:	60fb      	str	r3, [r7, #12]
 8008dc0:	e002      	b.n	8008dc8 <vListInsert+0x2e>
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	60fb      	str	r3, [r7, #12]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68ba      	ldr	r2, [r7, #8]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d2f6      	bcs.n	8008dc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	683a      	ldr	r2, [r7, #0]
 8008de2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	683a      	ldr	r2, [r7, #0]
 8008dee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	601a      	str	r2, [r3, #0]
}
 8008e00:	bf00      	nop
 8008e02:	3714      	adds	r7, #20
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	691b      	ldr	r3, [r3, #16]
 8008e18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	6892      	ldr	r2, [r2, #8]
 8008e22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	6852      	ldr	r2, [r2, #4]
 8008e2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d103      	bne.n	8008e40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	689a      	ldr	r2, [r3, #8]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	1e5a      	subs	r2, r3, #1
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d109      	bne.n	8008e88 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e78:	f383 8811 	msr	BASEPRI, r3
 8008e7c:	f3bf 8f6f 	isb	sy
 8008e80:	f3bf 8f4f 	dsb	sy
 8008e84:	60bb      	str	r3, [r7, #8]
 8008e86:	e7fe      	b.n	8008e86 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8008e88:	f002 fa10 	bl	800b2ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e94:	68f9      	ldr	r1, [r7, #12]
 8008e96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008e98:	fb01 f303 	mul.w	r3, r1, r3
 8008e9c:	441a      	add	r2, r3
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	68f9      	ldr	r1, [r7, #12]
 8008ebc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008ebe:	fb01 f303 	mul.w	r3, r1, r3
 8008ec2:	441a      	add	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	22ff      	movs	r2, #255	; 0xff
 8008ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	22ff      	movs	r2, #255	; 0xff
 8008ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d114      	bne.n	8008f08 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d01a      	beq.n	8008f1c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	3310      	adds	r3, #16
 8008eea:	4618      	mov	r0, r3
 8008eec:	f001 fa86 	bl	800a3fc <xTaskRemoveFromEventList>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d012      	beq.n	8008f1c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ef6:	4b0d      	ldr	r3, [pc, #52]	; (8008f2c <xQueueGenericReset+0xcc>)
 8008ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008efc:	601a      	str	r2, [r3, #0]
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	f3bf 8f6f 	isb	sy
 8008f06:	e009      	b.n	8008f1c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	3310      	adds	r3, #16
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7ff fef3 	bl	8008cf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	3324      	adds	r3, #36	; 0x24
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7ff feee 	bl	8008cf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f1c:	f002 f9f4 	bl	800b308 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f20:	2301      	movs	r3, #1
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	e000ed04 	.word	0xe000ed04

08008f30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b08e      	sub	sp, #56	; 0x38
 8008f34:	af02      	add	r7, sp, #8
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
 8008f3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d109      	bne.n	8008f58 <xQueueGenericCreateStatic+0x28>
 8008f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f56:	e7fe      	b.n	8008f56 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d109      	bne.n	8008f72 <xQueueGenericCreateStatic+0x42>
 8008f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008f70:	e7fe      	b.n	8008f70 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d002      	beq.n	8008f7e <xQueueGenericCreateStatic+0x4e>
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <xQueueGenericCreateStatic+0x52>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e000      	b.n	8008f84 <xQueueGenericCreateStatic+0x54>
 8008f82:	2300      	movs	r3, #0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d109      	bne.n	8008f9c <xQueueGenericCreateStatic+0x6c>
 8008f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f8c:	f383 8811 	msr	BASEPRI, r3
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f3bf 8f4f 	dsb	sy
 8008f98:	623b      	str	r3, [r7, #32]
 8008f9a:	e7fe      	b.n	8008f9a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d102      	bne.n	8008fa8 <xQueueGenericCreateStatic+0x78>
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d101      	bne.n	8008fac <xQueueGenericCreateStatic+0x7c>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	e000      	b.n	8008fae <xQueueGenericCreateStatic+0x7e>
 8008fac:	2300      	movs	r3, #0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d109      	bne.n	8008fc6 <xQueueGenericCreateStatic+0x96>
 8008fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	61fb      	str	r3, [r7, #28]
 8008fc4:	e7fe      	b.n	8008fc4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008fc6:	2350      	movs	r3, #80	; 0x50
 8008fc8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	2b50      	cmp	r3, #80	; 0x50
 8008fce:	d009      	beq.n	8008fe4 <xQueueGenericCreateStatic+0xb4>
 8008fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	61bb      	str	r3, [r7, #24]
 8008fe2:	e7fe      	b.n	8008fe2 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008fe4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00d      	beq.n	800900c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ff8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ffe:	9300      	str	r3, [sp, #0]
 8009000:	4613      	mov	r3, r2
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	68b9      	ldr	r1, [r7, #8]
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f000 f844 	bl	8009094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800900c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800900e:	4618      	mov	r0, r3
 8009010:	3730      	adds	r7, #48	; 0x30
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009016:	b580      	push	{r7, lr}
 8009018:	b08a      	sub	sp, #40	; 0x28
 800901a:	af02      	add	r7, sp, #8
 800901c:	60f8      	str	r0, [r7, #12]
 800901e:	60b9      	str	r1, [r7, #8]
 8009020:	4613      	mov	r3, r2
 8009022:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d109      	bne.n	800903e <xQueueGenericCreate+0x28>
 800902a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800902e:	f383 8811 	msr	BASEPRI, r3
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	f3bf 8f4f 	dsb	sy
 800903a:	613b      	str	r3, [r7, #16]
 800903c:	e7fe      	b.n	800903c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009044:	2300      	movs	r3, #0
 8009046:	61fb      	str	r3, [r7, #28]
 8009048:	e004      	b.n	8009054 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	fb02 f303 	mul.w	r3, r2, r3
 8009052:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	3350      	adds	r3, #80	; 0x50
 8009058:	4618      	mov	r0, r3
 800905a:	f002 fb25 	bl	800b6a8 <pvPortMalloc>
 800905e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d011      	beq.n	800908a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	3350      	adds	r3, #80	; 0x50
 800906e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009078:	79fa      	ldrb	r2, [r7, #7]
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	9300      	str	r3, [sp, #0]
 800907e:	4613      	mov	r3, r2
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	68b9      	ldr	r1, [r7, #8]
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f000 f805 	bl	8009094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800908a:	69bb      	ldr	r3, [r7, #24]
	}
 800908c:	4618      	mov	r0, r3
 800908e:	3720      	adds	r7, #32
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
 80090a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d103      	bne.n	80090b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	69ba      	ldr	r2, [r7, #24]
 80090ac:	601a      	str	r2, [r3, #0]
 80090ae:	e002      	b.n	80090b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80090c2:	2101      	movs	r1, #1
 80090c4:	69b8      	ldr	r0, [r7, #24]
 80090c6:	f7ff fecb 	bl	8008e60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	78fa      	ldrb	r2, [r7, #3]
 80090ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80090d2:	bf00      	nop
 80090d4:	3710      	adds	r7, #16
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
	...

080090dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b08e      	sub	sp, #56	; 0x38
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80090ea:	2300      	movs	r3, #0
 80090ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80090f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d109      	bne.n	800910c <xQueueGenericSend+0x30>
 80090f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	62bb      	str	r3, [r7, #40]	; 0x28
 800910a:	e7fe      	b.n	800910a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d103      	bne.n	800911a <xQueueGenericSend+0x3e>
 8009112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <xQueueGenericSend+0x42>
 800911a:	2301      	movs	r3, #1
 800911c:	e000      	b.n	8009120 <xQueueGenericSend+0x44>
 800911e:	2300      	movs	r3, #0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d109      	bne.n	8009138 <xQueueGenericSend+0x5c>
 8009124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009128:	f383 8811 	msr	BASEPRI, r3
 800912c:	f3bf 8f6f 	isb	sy
 8009130:	f3bf 8f4f 	dsb	sy
 8009134:	627b      	str	r3, [r7, #36]	; 0x24
 8009136:	e7fe      	b.n	8009136 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2b02      	cmp	r3, #2
 800913c:	d103      	bne.n	8009146 <xQueueGenericSend+0x6a>
 800913e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009142:	2b01      	cmp	r3, #1
 8009144:	d101      	bne.n	800914a <xQueueGenericSend+0x6e>
 8009146:	2301      	movs	r3, #1
 8009148:	e000      	b.n	800914c <xQueueGenericSend+0x70>
 800914a:	2300      	movs	r3, #0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d109      	bne.n	8009164 <xQueueGenericSend+0x88>
 8009150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	623b      	str	r3, [r7, #32]
 8009162:	e7fe      	b.n	8009162 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009164:	f001 fb56 	bl	800a814 <xTaskGetSchedulerState>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d102      	bne.n	8009174 <xQueueGenericSend+0x98>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d101      	bne.n	8009178 <xQueueGenericSend+0x9c>
 8009174:	2301      	movs	r3, #1
 8009176:	e000      	b.n	800917a <xQueueGenericSend+0x9e>
 8009178:	2300      	movs	r3, #0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d109      	bne.n	8009192 <xQueueGenericSend+0xb6>
 800917e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	61fb      	str	r3, [r7, #28]
 8009190:	e7fe      	b.n	8009190 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009192:	f002 f88b 	bl	800b2ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009198:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800919a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800919e:	429a      	cmp	r2, r3
 80091a0:	d302      	bcc.n	80091a8 <xQueueGenericSend+0xcc>
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	2b02      	cmp	r3, #2
 80091a6:	d129      	bne.n	80091fc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80091a8:	683a      	ldr	r2, [r7, #0]
 80091aa:	68b9      	ldr	r1, [r7, #8]
 80091ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80091ae:	f000 fa7c 	bl	80096aa <prvCopyDataToQueue>
 80091b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d010      	beq.n	80091de <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091be:	3324      	adds	r3, #36	; 0x24
 80091c0:	4618      	mov	r0, r3
 80091c2:	f001 f91b 	bl	800a3fc <xTaskRemoveFromEventList>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d013      	beq.n	80091f4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80091cc:	4b3f      	ldr	r3, [pc, #252]	; (80092cc <xQueueGenericSend+0x1f0>)
 80091ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	f3bf 8f6f 	isb	sy
 80091dc:	e00a      	b.n	80091f4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80091de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d007      	beq.n	80091f4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80091e4:	4b39      	ldr	r3, [pc, #228]	; (80092cc <xQueueGenericSend+0x1f0>)
 80091e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80091f4:	f002 f888 	bl	800b308 <vPortExitCritical>
				return pdPASS;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e063      	b.n	80092c4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d103      	bne.n	800920a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009202:	f002 f881 	bl	800b308 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009206:	2300      	movs	r3, #0
 8009208:	e05c      	b.n	80092c4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800920a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800920c:	2b00      	cmp	r3, #0
 800920e:	d106      	bne.n	800921e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009210:	f107 0314 	add.w	r3, r7, #20
 8009214:	4618      	mov	r0, r3
 8009216:	f001 f955 	bl	800a4c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800921a:	2301      	movs	r3, #1
 800921c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800921e:	f002 f873 	bl	800b308 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009222:	f000 fe5f 	bl	8009ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009226:	f002 f841 	bl	800b2ac <vPortEnterCritical>
 800922a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800922c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009230:	b25b      	sxtb	r3, r3
 8009232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009236:	d103      	bne.n	8009240 <xQueueGenericSend+0x164>
 8009238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800923a:	2200      	movs	r2, #0
 800923c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009242:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009246:	b25b      	sxtb	r3, r3
 8009248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924c:	d103      	bne.n	8009256 <xQueueGenericSend+0x17a>
 800924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009256:	f002 f857 	bl	800b308 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800925a:	1d3a      	adds	r2, r7, #4
 800925c:	f107 0314 	add.w	r3, r7, #20
 8009260:	4611      	mov	r1, r2
 8009262:	4618      	mov	r0, r3
 8009264:	f001 f944 	bl	800a4f0 <xTaskCheckForTimeOut>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d124      	bne.n	80092b8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800926e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009270:	f000 fb13 	bl	800989a <prvIsQueueFull>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d018      	beq.n	80092ac <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800927a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800927c:	3310      	adds	r3, #16
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	4611      	mov	r1, r2
 8009282:	4618      	mov	r0, r3
 8009284:	f001 f86c 	bl	800a360 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800928a:	f000 fa9e 	bl	80097ca <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800928e:	f000 fe6f 	bl	8009f70 <xTaskResumeAll>
 8009292:	4603      	mov	r3, r0
 8009294:	2b00      	cmp	r3, #0
 8009296:	f47f af7c 	bne.w	8009192 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800929a:	4b0c      	ldr	r3, [pc, #48]	; (80092cc <xQueueGenericSend+0x1f0>)
 800929c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092a0:	601a      	str	r2, [r3, #0]
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	f3bf 8f6f 	isb	sy
 80092aa:	e772      	b.n	8009192 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80092ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092ae:	f000 fa8c 	bl	80097ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092b2:	f000 fe5d 	bl	8009f70 <xTaskResumeAll>
 80092b6:	e76c      	b.n	8009192 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80092b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092ba:	f000 fa86 	bl	80097ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80092be:	f000 fe57 	bl	8009f70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80092c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3738      	adds	r7, #56	; 0x38
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	e000ed04 	.word	0xe000ed04

080092d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b08e      	sub	sp, #56	; 0x38
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
 80092dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d109      	bne.n	80092fc <xQueueGenericSendFromISR+0x2c>
 80092e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	627b      	str	r3, [r7, #36]	; 0x24
 80092fa:	e7fe      	b.n	80092fa <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d103      	bne.n	800930a <xQueueGenericSendFromISR+0x3a>
 8009302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <xQueueGenericSendFromISR+0x3e>
 800930a:	2301      	movs	r3, #1
 800930c:	e000      	b.n	8009310 <xQueueGenericSendFromISR+0x40>
 800930e:	2300      	movs	r3, #0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d109      	bne.n	8009328 <xQueueGenericSendFromISR+0x58>
 8009314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009318:	f383 8811 	msr	BASEPRI, r3
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	623b      	str	r3, [r7, #32]
 8009326:	e7fe      	b.n	8009326 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	2b02      	cmp	r3, #2
 800932c:	d103      	bne.n	8009336 <xQueueGenericSendFromISR+0x66>
 800932e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009332:	2b01      	cmp	r3, #1
 8009334:	d101      	bne.n	800933a <xQueueGenericSendFromISR+0x6a>
 8009336:	2301      	movs	r3, #1
 8009338:	e000      	b.n	800933c <xQueueGenericSendFromISR+0x6c>
 800933a:	2300      	movs	r3, #0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d109      	bne.n	8009354 <xQueueGenericSendFromISR+0x84>
 8009340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009344:	f383 8811 	msr	BASEPRI, r3
 8009348:	f3bf 8f6f 	isb	sy
 800934c:	f3bf 8f4f 	dsb	sy
 8009350:	61fb      	str	r3, [r7, #28]
 8009352:	e7fe      	b.n	8009352 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009354:	f002 f96a 	bl	800b62c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009358:	f3ef 8211 	mrs	r2, BASEPRI
 800935c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009360:	f383 8811 	msr	BASEPRI, r3
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	61ba      	str	r2, [r7, #24]
 800936e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009370:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009372:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009376:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800937c:	429a      	cmp	r2, r3
 800937e:	d302      	bcc.n	8009386 <xQueueGenericSendFromISR+0xb6>
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	2b02      	cmp	r3, #2
 8009384:	d12c      	bne.n	80093e0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009388:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800938c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009390:	683a      	ldr	r2, [r7, #0]
 8009392:	68b9      	ldr	r1, [r7, #8]
 8009394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009396:	f000 f988 	bl	80096aa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800939a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800939e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a2:	d112      	bne.n	80093ca <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d016      	beq.n	80093da <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ae:	3324      	adds	r3, #36	; 0x24
 80093b0:	4618      	mov	r0, r3
 80093b2:	f001 f823 	bl	800a3fc <xTaskRemoveFromEventList>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00e      	beq.n	80093da <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00b      	beq.n	80093da <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2201      	movs	r2, #1
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	e007      	b.n	80093da <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80093ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80093ce:	3301      	adds	r3, #1
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	b25a      	sxtb	r2, r3
 80093d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80093da:	2301      	movs	r3, #1
 80093dc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80093de:	e001      	b.n	80093e4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	637b      	str	r3, [r7, #52]	; 0x34
 80093e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093e6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80093ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3738      	adds	r7, #56	; 0x38
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b08c      	sub	sp, #48	; 0x30
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009404:	2300      	movs	r3, #0
 8009406:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800940c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940e:	2b00      	cmp	r3, #0
 8009410:	d109      	bne.n	8009426 <xQueueReceive+0x2e>
	__asm volatile
 8009412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009416:	f383 8811 	msr	BASEPRI, r3
 800941a:	f3bf 8f6f 	isb	sy
 800941e:	f3bf 8f4f 	dsb	sy
 8009422:	623b      	str	r3, [r7, #32]
 8009424:	e7fe      	b.n	8009424 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d103      	bne.n	8009434 <xQueueReceive+0x3c>
 800942c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <xQueueReceive+0x40>
 8009434:	2301      	movs	r3, #1
 8009436:	e000      	b.n	800943a <xQueueReceive+0x42>
 8009438:	2300      	movs	r3, #0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d109      	bne.n	8009452 <xQueueReceive+0x5a>
 800943e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009442:	f383 8811 	msr	BASEPRI, r3
 8009446:	f3bf 8f6f 	isb	sy
 800944a:	f3bf 8f4f 	dsb	sy
 800944e:	61fb      	str	r3, [r7, #28]
 8009450:	e7fe      	b.n	8009450 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009452:	f001 f9df 	bl	800a814 <xTaskGetSchedulerState>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d102      	bne.n	8009462 <xQueueReceive+0x6a>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d101      	bne.n	8009466 <xQueueReceive+0x6e>
 8009462:	2301      	movs	r3, #1
 8009464:	e000      	b.n	8009468 <xQueueReceive+0x70>
 8009466:	2300      	movs	r3, #0
 8009468:	2b00      	cmp	r3, #0
 800946a:	d109      	bne.n	8009480 <xQueueReceive+0x88>
 800946c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009470:	f383 8811 	msr	BASEPRI, r3
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	f3bf 8f4f 	dsb	sy
 800947c:	61bb      	str	r3, [r7, #24]
 800947e:	e7fe      	b.n	800947e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009480:	f001 ff14 	bl	800b2ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009488:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800948a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800948c:	2b00      	cmp	r3, #0
 800948e:	d01f      	beq.n	80094d0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009490:	68b9      	ldr	r1, [r7, #8]
 8009492:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009494:	f000 f973 	bl	800977e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800949a:	1e5a      	subs	r2, r3, #1
 800949c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800949e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00f      	beq.n	80094c8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094aa:	3310      	adds	r3, #16
 80094ac:	4618      	mov	r0, r3
 80094ae:	f000 ffa5 	bl	800a3fc <xTaskRemoveFromEventList>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d007      	beq.n	80094c8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80094b8:	4b3c      	ldr	r3, [pc, #240]	; (80095ac <xQueueReceive+0x1b4>)
 80094ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094be:	601a      	str	r2, [r3, #0]
 80094c0:	f3bf 8f4f 	dsb	sy
 80094c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80094c8:	f001 ff1e 	bl	800b308 <vPortExitCritical>
				return pdPASS;
 80094cc:	2301      	movs	r3, #1
 80094ce:	e069      	b.n	80095a4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d103      	bne.n	80094de <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80094d6:	f001 ff17 	bl	800b308 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80094da:	2300      	movs	r3, #0
 80094dc:	e062      	b.n	80095a4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80094de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d106      	bne.n	80094f2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80094e4:	f107 0310 	add.w	r3, r7, #16
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 ffeb 	bl	800a4c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80094ee:	2301      	movs	r3, #1
 80094f0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80094f2:	f001 ff09 	bl	800b308 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80094f6:	f000 fcf5 	bl	8009ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80094fa:	f001 fed7 	bl	800b2ac <vPortEnterCritical>
 80094fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009500:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009504:	b25b      	sxtb	r3, r3
 8009506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800950a:	d103      	bne.n	8009514 <xQueueReceive+0x11c>
 800950c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009516:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800951a:	b25b      	sxtb	r3, r3
 800951c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009520:	d103      	bne.n	800952a <xQueueReceive+0x132>
 8009522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800952a:	f001 feed 	bl	800b308 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800952e:	1d3a      	adds	r2, r7, #4
 8009530:	f107 0310 	add.w	r3, r7, #16
 8009534:	4611      	mov	r1, r2
 8009536:	4618      	mov	r0, r3
 8009538:	f000 ffda 	bl	800a4f0 <xTaskCheckForTimeOut>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d123      	bne.n	800958a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009544:	f000 f993 	bl	800986e <prvIsQueueEmpty>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d017      	beq.n	800957e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800954e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009550:	3324      	adds	r3, #36	; 0x24
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	4611      	mov	r1, r2
 8009556:	4618      	mov	r0, r3
 8009558:	f000 ff02 	bl	800a360 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800955c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800955e:	f000 f934 	bl	80097ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009562:	f000 fd05 	bl	8009f70 <xTaskResumeAll>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d189      	bne.n	8009480 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800956c:	4b0f      	ldr	r3, [pc, #60]	; (80095ac <xQueueReceive+0x1b4>)
 800956e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	e780      	b.n	8009480 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800957e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009580:	f000 f923 	bl	80097ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009584:	f000 fcf4 	bl	8009f70 <xTaskResumeAll>
 8009588:	e77a      	b.n	8009480 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800958a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800958c:	f000 f91d 	bl	80097ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009590:	f000 fcee 	bl	8009f70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009594:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009596:	f000 f96a 	bl	800986e <prvIsQueueEmpty>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	f43f af6f 	beq.w	8009480 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80095a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3730      	adds	r7, #48	; 0x30
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	e000ed04 	.word	0xe000ed04

080095b0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b08e      	sub	sp, #56	; 0x38
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80095c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d109      	bne.n	80095da <xQueueReceiveFromISR+0x2a>
 80095c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	623b      	str	r3, [r7, #32]
 80095d8:	e7fe      	b.n	80095d8 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d103      	bne.n	80095e8 <xQueueReceiveFromISR+0x38>
 80095e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <xQueueReceiveFromISR+0x3c>
 80095e8:	2301      	movs	r3, #1
 80095ea:	e000      	b.n	80095ee <xQueueReceiveFromISR+0x3e>
 80095ec:	2300      	movs	r3, #0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d109      	bne.n	8009606 <xQueueReceiveFromISR+0x56>
 80095f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	61fb      	str	r3, [r7, #28]
 8009604:	e7fe      	b.n	8009604 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009606:	f002 f811 	bl	800b62c <vPortValidateInterruptPriority>
	__asm volatile
 800960a:	f3ef 8211 	mrs	r2, BASEPRI
 800960e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	61ba      	str	r2, [r7, #24]
 8009620:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009622:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009624:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800962a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800962c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962e:	2b00      	cmp	r3, #0
 8009630:	d02f      	beq.n	8009692 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009634:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009638:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800963c:	68b9      	ldr	r1, [r7, #8]
 800963e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009640:	f000 f89d 	bl	800977e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009646:	1e5a      	subs	r2, r3, #1
 8009648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800964a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800964c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009654:	d112      	bne.n	800967c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009658:	691b      	ldr	r3, [r3, #16]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d016      	beq.n	800968c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800965e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009660:	3310      	adds	r3, #16
 8009662:	4618      	mov	r0, r3
 8009664:	f000 feca 	bl	800a3fc <xTaskRemoveFromEventList>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00e      	beq.n	800968c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00b      	beq.n	800968c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2201      	movs	r2, #1
 8009678:	601a      	str	r2, [r3, #0]
 800967a:	e007      	b.n	800968c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800967c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009680:	3301      	adds	r3, #1
 8009682:	b2db      	uxtb	r3, r3
 8009684:	b25a      	sxtb	r2, r3
 8009686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009688:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800968c:	2301      	movs	r3, #1
 800968e:	637b      	str	r3, [r7, #52]	; 0x34
 8009690:	e001      	b.n	8009696 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8009692:	2300      	movs	r3, #0
 8009694:	637b      	str	r3, [r7, #52]	; 0x34
 8009696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009698:	613b      	str	r3, [r7, #16]
	__asm volatile
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80096a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3738      	adds	r7, #56	; 0x38
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b086      	sub	sp, #24
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	60f8      	str	r0, [r7, #12]
 80096b2:	60b9      	str	r1, [r7, #8]
 80096b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80096b6:	2300      	movs	r3, #0
 80096b8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096be:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d10d      	bne.n	80096e4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d14d      	bne.n	800976c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	4618      	mov	r0, r3
 80096d6:	f001 f8bb 	bl	800a850 <xTaskPriorityDisinherit>
 80096da:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2200      	movs	r2, #0
 80096e0:	609a      	str	r2, [r3, #8]
 80096e2:	e043      	b.n	800976c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d119      	bne.n	800971e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	6858      	ldr	r0, [r3, #4]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f2:	461a      	mov	r2, r3
 80096f4:	68b9      	ldr	r1, [r7, #8]
 80096f6:	f002 fce9 	bl	800c0cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009702:	441a      	add	r2, r3
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	429a      	cmp	r2, r3
 8009712:	d32b      	bcc.n	800976c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	605a      	str	r2, [r3, #4]
 800971c:	e026      	b.n	800976c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	68d8      	ldr	r0, [r3, #12]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009726:	461a      	mov	r2, r3
 8009728:	68b9      	ldr	r1, [r7, #8]
 800972a:	f002 fccf 	bl	800c0cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68da      	ldr	r2, [r3, #12]
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009736:	425b      	negs	r3, r3
 8009738:	441a      	add	r2, r3
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	68da      	ldr	r2, [r3, #12]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	429a      	cmp	r2, r3
 8009748:	d207      	bcs.n	800975a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	689a      	ldr	r2, [r3, #8]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009752:	425b      	negs	r3, r3
 8009754:	441a      	add	r2, r3
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2b02      	cmp	r3, #2
 800975e:	d105      	bne.n	800976c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d002      	beq.n	800976c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	3b01      	subs	r3, #1
 800976a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	1c5a      	adds	r2, r3, #1
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009774:	697b      	ldr	r3, [r7, #20]
}
 8009776:	4618      	mov	r0, r3
 8009778:	3718      	adds	r7, #24
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b082      	sub	sp, #8
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
 8009786:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800978c:	2b00      	cmp	r3, #0
 800978e:	d018      	beq.n	80097c2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	68da      	ldr	r2, [r3, #12]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009798:	441a      	add	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68da      	ldr	r2, [r3, #12]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d303      	bcc.n	80097b2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	68d9      	ldr	r1, [r3, #12]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ba:	461a      	mov	r2, r3
 80097bc:	6838      	ldr	r0, [r7, #0]
 80097be:	f002 fc85 	bl	800c0cc <memcpy>
	}
}
 80097c2:	bf00      	nop
 80097c4:	3708      	adds	r7, #8
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b084      	sub	sp, #16
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80097d2:	f001 fd6b 	bl	800b2ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097dc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097de:	e011      	b.n	8009804 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d012      	beq.n	800980e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	3324      	adds	r3, #36	; 0x24
 80097ec:	4618      	mov	r0, r3
 80097ee:	f000 fe05 	bl	800a3fc <xTaskRemoveFromEventList>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d001      	beq.n	80097fc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097f8:	f000 feda 	bl	800a5b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
 80097fe:	3b01      	subs	r3, #1
 8009800:	b2db      	uxtb	r3, r3
 8009802:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009808:	2b00      	cmp	r3, #0
 800980a:	dce9      	bgt.n	80097e0 <prvUnlockQueue+0x16>
 800980c:	e000      	b.n	8009810 <prvUnlockQueue+0x46>
					break;
 800980e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	22ff      	movs	r2, #255	; 0xff
 8009814:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009818:	f001 fd76 	bl	800b308 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800981c:	f001 fd46 	bl	800b2ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009826:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009828:	e011      	b.n	800984e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d012      	beq.n	8009858 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	3310      	adds	r3, #16
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fde0 	bl	800a3fc <xTaskRemoveFromEventList>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d001      	beq.n	8009846 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009842:	f000 feb5 	bl	800a5b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009846:	7bbb      	ldrb	r3, [r7, #14]
 8009848:	3b01      	subs	r3, #1
 800984a:	b2db      	uxtb	r3, r3
 800984c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800984e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009852:	2b00      	cmp	r3, #0
 8009854:	dce9      	bgt.n	800982a <prvUnlockQueue+0x60>
 8009856:	e000      	b.n	800985a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009858:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	22ff      	movs	r2, #255	; 0xff
 800985e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009862:	f001 fd51 	bl	800b308 <vPortExitCritical>
}
 8009866:	bf00      	nop
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009876:	f001 fd19 	bl	800b2ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800987e:	2b00      	cmp	r3, #0
 8009880:	d102      	bne.n	8009888 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009882:	2301      	movs	r3, #1
 8009884:	60fb      	str	r3, [r7, #12]
 8009886:	e001      	b.n	800988c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009888:	2300      	movs	r3, #0
 800988a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800988c:	f001 fd3c 	bl	800b308 <vPortExitCritical>

	return xReturn;
 8009890:	68fb      	ldr	r3, [r7, #12]
}
 8009892:	4618      	mov	r0, r3
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}

0800989a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800989a:	b580      	push	{r7, lr}
 800989c:	b084      	sub	sp, #16
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098a2:	f001 fd03 	bl	800b2ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d102      	bne.n	80098b8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80098b2:	2301      	movs	r3, #1
 80098b4:	60fb      	str	r3, [r7, #12]
 80098b6:	e001      	b.n	80098bc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80098b8:	2300      	movs	r3, #0
 80098ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098bc:	f001 fd24 	bl	800b308 <vPortExitCritical>

	return xReturn;
 80098c0:	68fb      	ldr	r3, [r7, #12]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
	...

080098cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098d6:	2300      	movs	r3, #0
 80098d8:	60fb      	str	r3, [r7, #12]
 80098da:	e014      	b.n	8009906 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80098dc:	4a0e      	ldr	r2, [pc, #56]	; (8009918 <vQueueAddToRegistry+0x4c>)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10b      	bne.n	8009900 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80098e8:	490b      	ldr	r1, [pc, #44]	; (8009918 <vQueueAddToRegistry+0x4c>)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	683a      	ldr	r2, [r7, #0]
 80098ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80098f2:	4a09      	ldr	r2, [pc, #36]	; (8009918 <vQueueAddToRegistry+0x4c>)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	00db      	lsls	r3, r3, #3
 80098f8:	4413      	add	r3, r2
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80098fe:	e005      	b.n	800990c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	3301      	adds	r3, #1
 8009904:	60fb      	str	r3, [r7, #12]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2b07      	cmp	r3, #7
 800990a:	d9e7      	bls.n	80098dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800990c:	bf00      	nop
 800990e:	3714      	adds	r7, #20
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr
 8009918:	20004c5c 	.word	0x20004c5c

0800991c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800991c:	b580      	push	{r7, lr}
 800991e:	b086      	sub	sp, #24
 8009920:	af00      	add	r7, sp, #0
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	60b9      	str	r1, [r7, #8]
 8009926:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800992c:	f001 fcbe 	bl	800b2ac <vPortEnterCritical>
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009936:	b25b      	sxtb	r3, r3
 8009938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800993c:	d103      	bne.n	8009946 <vQueueWaitForMessageRestricted+0x2a>
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800994c:	b25b      	sxtb	r3, r3
 800994e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009952:	d103      	bne.n	800995c <vQueueWaitForMessageRestricted+0x40>
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	2200      	movs	r2, #0
 8009958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800995c:	f001 fcd4 	bl	800b308 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009964:	2b00      	cmp	r3, #0
 8009966:	d106      	bne.n	8009976 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	3324      	adds	r3, #36	; 0x24
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	68b9      	ldr	r1, [r7, #8]
 8009970:	4618      	mov	r0, r3
 8009972:	f000 fd19 	bl	800a3a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009976:	6978      	ldr	r0, [r7, #20]
 8009978:	f7ff ff27 	bl	80097ca <prvUnlockQueue>
	}
 800997c:	bf00      	nop
 800997e:	3718      	adds	r7, #24
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009984:	b580      	push	{r7, lr}
 8009986:	b08e      	sub	sp, #56	; 0x38
 8009988:	af04      	add	r7, sp, #16
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
 8009990:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009994:	2b00      	cmp	r3, #0
 8009996:	d109      	bne.n	80099ac <xTaskCreateStatic+0x28>
	__asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	623b      	str	r3, [r7, #32]
 80099aa:	e7fe      	b.n	80099aa <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80099ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d109      	bne.n	80099c6 <xTaskCreateStatic+0x42>
 80099b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b6:	f383 8811 	msr	BASEPRI, r3
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	61fb      	str	r3, [r7, #28]
 80099c4:	e7fe      	b.n	80099c4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80099c6:	235c      	movs	r3, #92	; 0x5c
 80099c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	2b5c      	cmp	r3, #92	; 0x5c
 80099ce:	d009      	beq.n	80099e4 <xTaskCreateStatic+0x60>
 80099d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	61bb      	str	r3, [r7, #24]
 80099e2:	e7fe      	b.n	80099e2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80099e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80099e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d01e      	beq.n	8009a2a <xTaskCreateStatic+0xa6>
 80099ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d01b      	beq.n	8009a2a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099fa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fe:	2202      	movs	r2, #2
 8009a00:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a04:	2300      	movs	r3, #0
 8009a06:	9303      	str	r3, [sp, #12]
 8009a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0a:	9302      	str	r3, [sp, #8]
 8009a0c:	f107 0314 	add.w	r3, r7, #20
 8009a10:	9301      	str	r3, [sp, #4]
 8009a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	68b9      	ldr	r1, [r7, #8]
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 f850 	bl	8009ac2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a24:	f000 f8dc 	bl	8009be0 <prvAddNewTaskToReadyList>
 8009a28:	e001      	b.n	8009a2e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009a2e:	697b      	ldr	r3, [r7, #20]
	}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3728      	adds	r7, #40	; 0x28
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b08c      	sub	sp, #48	; 0x30
 8009a3c:	af04      	add	r7, sp, #16
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	603b      	str	r3, [r7, #0]
 8009a44:	4613      	mov	r3, r2
 8009a46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a48:	88fb      	ldrh	r3, [r7, #6]
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f001 fe2b 	bl	800b6a8 <pvPortMalloc>
 8009a52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00e      	beq.n	8009a78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a5a:	205c      	movs	r0, #92	; 0x5c
 8009a5c:	f001 fe24 	bl	800b6a8 <pvPortMalloc>
 8009a60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d003      	beq.n	8009a70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	631a      	str	r2, [r3, #48]	; 0x30
 8009a6e:	e005      	b.n	8009a7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a70:	6978      	ldr	r0, [r7, #20]
 8009a72:	f001 fedb 	bl	800b82c <vPortFree>
 8009a76:	e001      	b.n	8009a7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d017      	beq.n	8009ab2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a8a:	88fa      	ldrh	r2, [r7, #6]
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	9303      	str	r3, [sp, #12]
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	9302      	str	r3, [sp, #8]
 8009a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a96:	9301      	str	r3, [sp, #4]
 8009a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9a:	9300      	str	r3, [sp, #0]
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	68b9      	ldr	r1, [r7, #8]
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f000 f80e 	bl	8009ac2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aa6:	69f8      	ldr	r0, [r7, #28]
 8009aa8:	f000 f89a 	bl	8009be0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009aac:	2301      	movs	r3, #1
 8009aae:	61bb      	str	r3, [r7, #24]
 8009ab0:	e002      	b.n	8009ab8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ab6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ab8:	69bb      	ldr	r3, [r7, #24]
	}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3720      	adds	r7, #32
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b088      	sub	sp, #32
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	60f8      	str	r0, [r7, #12]
 8009aca:	60b9      	str	r1, [r7, #8]
 8009acc:	607a      	str	r2, [r7, #4]
 8009ace:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ad2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	461a      	mov	r2, r3
 8009ada:	21a5      	movs	r1, #165	; 0xa5
 8009adc:	f002 fb01 	bl	800c0e2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009aea:	3b01      	subs	r3, #1
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4413      	add	r3, r2
 8009af0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009af2:	69bb      	ldr	r3, [r7, #24]
 8009af4:	f023 0307 	bic.w	r3, r3, #7
 8009af8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	f003 0307 	and.w	r3, r3, #7
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d009      	beq.n	8009b18 <prvInitialiseNewTask+0x56>
 8009b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b08:	f383 8811 	msr	BASEPRI, r3
 8009b0c:	f3bf 8f6f 	isb	sy
 8009b10:	f3bf 8f4f 	dsb	sy
 8009b14:	617b      	str	r3, [r7, #20]
 8009b16:	e7fe      	b.n	8009b16 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d01f      	beq.n	8009b5e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b1e:	2300      	movs	r3, #0
 8009b20:	61fb      	str	r3, [r7, #28]
 8009b22:	e012      	b.n	8009b4a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	4413      	add	r3, r2
 8009b2a:	7819      	ldrb	r1, [r3, #0]
 8009b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b2e:	69fb      	ldr	r3, [r7, #28]
 8009b30:	4413      	add	r3, r2
 8009b32:	3334      	adds	r3, #52	; 0x34
 8009b34:	460a      	mov	r2, r1
 8009b36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	69fb      	ldr	r3, [r7, #28]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d006      	beq.n	8009b52 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	3301      	adds	r3, #1
 8009b48:	61fb      	str	r3, [r7, #28]
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	2b0f      	cmp	r3, #15
 8009b4e:	d9e9      	bls.n	8009b24 <prvInitialiseNewTask+0x62>
 8009b50:	e000      	b.n	8009b54 <prvInitialiseNewTask+0x92>
			{
				break;
 8009b52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b56:	2200      	movs	r2, #0
 8009b58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b5c:	e003      	b.n	8009b66 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b68:	2b37      	cmp	r3, #55	; 0x37
 8009b6a:	d901      	bls.n	8009b70 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b6c:	2337      	movs	r3, #55	; 0x37
 8009b6e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b74:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b7a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b7e:	2200      	movs	r2, #0
 8009b80:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b84:	3304      	adds	r3, #4
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7ff f8d6 	bl	8008d38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8e:	3318      	adds	r3, #24
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7ff f8d1 	bl	8008d38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009baa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bae:	2200      	movs	r2, #0
 8009bb0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	68f9      	ldr	r1, [r7, #12]
 8009bbe:	69b8      	ldr	r0, [r7, #24]
 8009bc0:	f001 fa4c 	bl	800b05c <pxPortInitialiseStack>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d002      	beq.n	8009bd6 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bd6:	bf00      	nop
 8009bd8:	3720      	adds	r7, #32
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
	...

08009be0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009be8:	f001 fb60 	bl	800b2ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009bec:	4b2d      	ldr	r3, [pc, #180]	; (8009ca4 <prvAddNewTaskToReadyList+0xc4>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	4a2c      	ldr	r2, [pc, #176]	; (8009ca4 <prvAddNewTaskToReadyList+0xc4>)
 8009bf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009bf6:	4b2c      	ldr	r3, [pc, #176]	; (8009ca8 <prvAddNewTaskToReadyList+0xc8>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d109      	bne.n	8009c12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009bfe:	4a2a      	ldr	r2, [pc, #168]	; (8009ca8 <prvAddNewTaskToReadyList+0xc8>)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c04:	4b27      	ldr	r3, [pc, #156]	; (8009ca4 <prvAddNewTaskToReadyList+0xc4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d110      	bne.n	8009c2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c0c:	f000 fd48 	bl	800a6a0 <prvInitialiseTaskLists>
 8009c10:	e00d      	b.n	8009c2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c12:	4b26      	ldr	r3, [pc, #152]	; (8009cac <prvAddNewTaskToReadyList+0xcc>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d109      	bne.n	8009c2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c1a:	4b23      	ldr	r3, [pc, #140]	; (8009ca8 <prvAddNewTaskToReadyList+0xc8>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c24:	429a      	cmp	r2, r3
 8009c26:	d802      	bhi.n	8009c2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c28:	4a1f      	ldr	r2, [pc, #124]	; (8009ca8 <prvAddNewTaskToReadyList+0xc8>)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c2e:	4b20      	ldr	r3, [pc, #128]	; (8009cb0 <prvAddNewTaskToReadyList+0xd0>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	3301      	adds	r3, #1
 8009c34:	4a1e      	ldr	r2, [pc, #120]	; (8009cb0 <prvAddNewTaskToReadyList+0xd0>)
 8009c36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c38:	4b1d      	ldr	r3, [pc, #116]	; (8009cb0 <prvAddNewTaskToReadyList+0xd0>)
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c44:	4b1b      	ldr	r3, [pc, #108]	; (8009cb4 <prvAddNewTaskToReadyList+0xd4>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d903      	bls.n	8009c54 <prvAddNewTaskToReadyList+0x74>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c50:	4a18      	ldr	r2, [pc, #96]	; (8009cb4 <prvAddNewTaskToReadyList+0xd4>)
 8009c52:	6013      	str	r3, [r2, #0]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c58:	4613      	mov	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4413      	add	r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	4a15      	ldr	r2, [pc, #84]	; (8009cb8 <prvAddNewTaskToReadyList+0xd8>)
 8009c62:	441a      	add	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	3304      	adds	r3, #4
 8009c68:	4619      	mov	r1, r3
 8009c6a:	4610      	mov	r0, r2
 8009c6c:	f7ff f871 	bl	8008d52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c70:	f001 fb4a 	bl	800b308 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c74:	4b0d      	ldr	r3, [pc, #52]	; (8009cac <prvAddNewTaskToReadyList+0xcc>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d00e      	beq.n	8009c9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c7c:	4b0a      	ldr	r3, [pc, #40]	; (8009ca8 <prvAddNewTaskToReadyList+0xc8>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d207      	bcs.n	8009c9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c8a:	4b0c      	ldr	r3, [pc, #48]	; (8009cbc <prvAddNewTaskToReadyList+0xdc>)
 8009c8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	f3bf 8f4f 	dsb	sy
 8009c96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c9a:	bf00      	nop
 8009c9c:	3708      	adds	r7, #8
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	20000ce8 	.word	0x20000ce8
 8009ca8:	20000814 	.word	0x20000814
 8009cac:	20000cf4 	.word	0x20000cf4
 8009cb0:	20000d04 	.word	0x20000d04
 8009cb4:	20000cf0 	.word	0x20000cf0
 8009cb8:	20000818 	.word	0x20000818
 8009cbc:	e000ed04 	.word	0xe000ed04

08009cc0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b08a      	sub	sp, #40	; 0x28
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d109      	bne.n	8009ce8 <vTaskDelayUntil+0x28>
 8009cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd8:	f383 8811 	msr	BASEPRI, r3
 8009cdc:	f3bf 8f6f 	isb	sy
 8009ce0:	f3bf 8f4f 	dsb	sy
 8009ce4:	617b      	str	r3, [r7, #20]
 8009ce6:	e7fe      	b.n	8009ce6 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d109      	bne.n	8009d02 <vTaskDelayUntil+0x42>
 8009cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf2:	f383 8811 	msr	BASEPRI, r3
 8009cf6:	f3bf 8f6f 	isb	sy
 8009cfa:	f3bf 8f4f 	dsb	sy
 8009cfe:	613b      	str	r3, [r7, #16]
 8009d00:	e7fe      	b.n	8009d00 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8009d02:	4b29      	ldr	r3, [pc, #164]	; (8009da8 <vTaskDelayUntil+0xe8>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d009      	beq.n	8009d1e <vTaskDelayUntil+0x5e>
 8009d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d0e:	f383 8811 	msr	BASEPRI, r3
 8009d12:	f3bf 8f6f 	isb	sy
 8009d16:	f3bf 8f4f 	dsb	sy
 8009d1a:	60fb      	str	r3, [r7, #12]
 8009d1c:	e7fe      	b.n	8009d1c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 8009d1e:	f000 f8e1 	bl	8009ee4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009d22:	4b22      	ldr	r3, [pc, #136]	; (8009dac <vTaskDelayUntil+0xec>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	683a      	ldr	r2, [r7, #0]
 8009d2e:	4413      	add	r3, r2
 8009d30:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	6a3a      	ldr	r2, [r7, #32]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d20b      	bcs.n	8009d54 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	69fa      	ldr	r2, [r7, #28]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d211      	bcs.n	8009d6a <vTaskDelayUntil+0xaa>
 8009d46:	69fa      	ldr	r2, [r7, #28]
 8009d48:	6a3b      	ldr	r3, [r7, #32]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d90d      	bls.n	8009d6a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	627b      	str	r3, [r7, #36]	; 0x24
 8009d52:	e00a      	b.n	8009d6a <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	69fa      	ldr	r2, [r7, #28]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d303      	bcc.n	8009d66 <vTaskDelayUntil+0xa6>
 8009d5e:	69fa      	ldr	r2, [r7, #28]
 8009d60:	6a3b      	ldr	r3, [r7, #32]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d901      	bls.n	8009d6a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8009d66:	2301      	movs	r3, #1
 8009d68:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	69fa      	ldr	r2, [r7, #28]
 8009d6e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8009d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d006      	beq.n	8009d84 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009d76:	69fa      	ldr	r2, [r7, #28]
 8009d78:	6a3b      	ldr	r3, [r7, #32]
 8009d7a:	1ad3      	subs	r3, r2, r3
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f000 fdd2 	bl	800a928 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8009d84:	f000 f8f4 	bl	8009f70 <xTaskResumeAll>
 8009d88:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d107      	bne.n	8009da0 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8009d90:	4b07      	ldr	r3, [pc, #28]	; (8009db0 <vTaskDelayUntil+0xf0>)
 8009d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d96:	601a      	str	r2, [r3, #0]
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009da0:	bf00      	nop
 8009da2:	3728      	adds	r7, #40	; 0x28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	20000d10 	.word	0x20000d10
 8009dac:	20000cec 	.word	0x20000cec
 8009db0:	e000ed04 	.word	0xe000ed04

08009db4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d016      	beq.n	8009df4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009dc6:	4b13      	ldr	r3, [pc, #76]	; (8009e14 <vTaskDelay+0x60>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d009      	beq.n	8009de2 <vTaskDelay+0x2e>
 8009dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd2:	f383 8811 	msr	BASEPRI, r3
 8009dd6:	f3bf 8f6f 	isb	sy
 8009dda:	f3bf 8f4f 	dsb	sy
 8009dde:	60bb      	str	r3, [r7, #8]
 8009de0:	e7fe      	b.n	8009de0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009de2:	f000 f87f 	bl	8009ee4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009de6:	2100      	movs	r1, #0
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fd9d 	bl	800a928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009dee:	f000 f8bf 	bl	8009f70 <xTaskResumeAll>
 8009df2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d107      	bne.n	8009e0a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009dfa:	4b07      	ldr	r3, [pc, #28]	; (8009e18 <vTaskDelay+0x64>)
 8009dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	f3bf 8f4f 	dsb	sy
 8009e06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e0a:	bf00      	nop
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}
 8009e12:	bf00      	nop
 8009e14:	20000d10 	.word	0x20000d10
 8009e18:	e000ed04 	.word	0xe000ed04

08009e1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b08a      	sub	sp, #40	; 0x28
 8009e20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e22:	2300      	movs	r3, #0
 8009e24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e26:	2300      	movs	r3, #0
 8009e28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e2a:	463a      	mov	r2, r7
 8009e2c:	1d39      	adds	r1, r7, #4
 8009e2e:	f107 0308 	add.w	r3, r7, #8
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7fe ff2c 	bl	8008c90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e38:	6839      	ldr	r1, [r7, #0]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	68ba      	ldr	r2, [r7, #8]
 8009e3e:	9202      	str	r2, [sp, #8]
 8009e40:	9301      	str	r3, [sp, #4]
 8009e42:	2300      	movs	r3, #0
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	2300      	movs	r3, #0
 8009e48:	460a      	mov	r2, r1
 8009e4a:	4920      	ldr	r1, [pc, #128]	; (8009ecc <vTaskStartScheduler+0xb0>)
 8009e4c:	4820      	ldr	r0, [pc, #128]	; (8009ed0 <vTaskStartScheduler+0xb4>)
 8009e4e:	f7ff fd99 	bl	8009984 <xTaskCreateStatic>
 8009e52:	4602      	mov	r2, r0
 8009e54:	4b1f      	ldr	r3, [pc, #124]	; (8009ed4 <vTaskStartScheduler+0xb8>)
 8009e56:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e58:	4b1e      	ldr	r3, [pc, #120]	; (8009ed4 <vTaskStartScheduler+0xb8>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d002      	beq.n	8009e66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e60:	2301      	movs	r3, #1
 8009e62:	617b      	str	r3, [r7, #20]
 8009e64:	e001      	b.n	8009e6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e66:	2300      	movs	r3, #0
 8009e68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d102      	bne.n	8009e76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e70:	f000 fdae 	bl	800a9d0 <xTimerCreateTimerTask>
 8009e74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d115      	bne.n	8009ea8 <vTaskStartScheduler+0x8c>
 8009e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009e8e:	4b12      	ldr	r3, [pc, #72]	; (8009ed8 <vTaskStartScheduler+0xbc>)
 8009e90:	f04f 32ff 	mov.w	r2, #4294967295
 8009e94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009e96:	4b11      	ldr	r3, [pc, #68]	; (8009edc <vTaskStartScheduler+0xc0>)
 8009e98:	2201      	movs	r2, #1
 8009e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009e9c:	4b10      	ldr	r3, [pc, #64]	; (8009ee0 <vTaskStartScheduler+0xc4>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ea2:	f001 f965 	bl	800b170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ea6:	e00d      	b.n	8009ec4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eae:	d109      	bne.n	8009ec4 <vTaskStartScheduler+0xa8>
 8009eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb4:	f383 8811 	msr	BASEPRI, r3
 8009eb8:	f3bf 8f6f 	isb	sy
 8009ebc:	f3bf 8f4f 	dsb	sy
 8009ec0:	60fb      	str	r3, [r7, #12]
 8009ec2:	e7fe      	b.n	8009ec2 <vTaskStartScheduler+0xa6>
}
 8009ec4:	bf00      	nop
 8009ec6:	3718      	adds	r7, #24
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}
 8009ecc:	0800c2b8 	.word	0x0800c2b8
 8009ed0:	0800a5c9 	.word	0x0800a5c9
 8009ed4:	20000d0c 	.word	0x20000d0c
 8009ed8:	20000d08 	.word	0x20000d08
 8009edc:	20000cf4 	.word	0x20000cf4
 8009ee0:	20000cec 	.word	0x20000cec

08009ee4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009ee8:	4b04      	ldr	r3, [pc, #16]	; (8009efc <vTaskSuspendAll+0x18>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	3301      	adds	r3, #1
 8009eee:	4a03      	ldr	r2, [pc, #12]	; (8009efc <vTaskSuspendAll+0x18>)
 8009ef0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009ef2:	bf00      	nop
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	20000d10 	.word	0x20000d10

08009f00 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8009f06:	2300      	movs	r3, #0
 8009f08:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8009f0a:	4b14      	ldr	r3, [pc, #80]	; (8009f5c <prvGetExpectedIdleTime+0x5c>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d001      	beq.n	8009f16 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8009f12:	2301      	movs	r3, #1
 8009f14:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8009f16:	4b12      	ldr	r3, [pc, #72]	; (8009f60 <prvGetExpectedIdleTime+0x60>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d002      	beq.n	8009f26 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8009f20:	2300      	movs	r3, #0
 8009f22:	607b      	str	r3, [r7, #4]
 8009f24:	e012      	b.n	8009f4c <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8009f26:	4b0f      	ldr	r3, [pc, #60]	; (8009f64 <prvGetExpectedIdleTime+0x64>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d902      	bls.n	8009f34 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	607b      	str	r3, [r7, #4]
 8009f32:	e00b      	b.n	8009f4c <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d002      	beq.n	8009f40 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	607b      	str	r3, [r7, #4]
 8009f3e:	e005      	b.n	8009f4c <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8009f40:	4b09      	ldr	r3, [pc, #36]	; (8009f68 <prvGetExpectedIdleTime+0x68>)
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	4b09      	ldr	r3, [pc, #36]	; (8009f6c <prvGetExpectedIdleTime+0x6c>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	1ad3      	subs	r3, r2, r3
 8009f4a:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8009f4c:	687b      	ldr	r3, [r7, #4]
	}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	370c      	adds	r7, #12
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr
 8009f5a:	bf00      	nop
 8009f5c:	20000cf0 	.word	0x20000cf0
 8009f60:	20000814 	.word	0x20000814
 8009f64:	20000818 	.word	0x20000818
 8009f68:	20000d08 	.word	0x20000d08
 8009f6c:	20000cec 	.word	0x20000cec

08009f70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f76:	2300      	movs	r3, #0
 8009f78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f7e:	4b41      	ldr	r3, [pc, #260]	; (800a084 <xTaskResumeAll+0x114>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d109      	bne.n	8009f9a <xTaskResumeAll+0x2a>
 8009f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8a:	f383 8811 	msr	BASEPRI, r3
 8009f8e:	f3bf 8f6f 	isb	sy
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	603b      	str	r3, [r7, #0]
 8009f98:	e7fe      	b.n	8009f98 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f9a:	f001 f987 	bl	800b2ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f9e:	4b39      	ldr	r3, [pc, #228]	; (800a084 <xTaskResumeAll+0x114>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	4a37      	ldr	r2, [pc, #220]	; (800a084 <xTaskResumeAll+0x114>)
 8009fa6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fa8:	4b36      	ldr	r3, [pc, #216]	; (800a084 <xTaskResumeAll+0x114>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d162      	bne.n	800a076 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009fb0:	4b35      	ldr	r3, [pc, #212]	; (800a088 <xTaskResumeAll+0x118>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d05e      	beq.n	800a076 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fb8:	e02f      	b.n	800a01a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fba:	4b34      	ldr	r3, [pc, #208]	; (800a08c <xTaskResumeAll+0x11c>)
 8009fbc:	68db      	ldr	r3, [r3, #12]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	3318      	adds	r3, #24
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fe ff20 	bl	8008e0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	3304      	adds	r3, #4
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7fe ff1b 	bl	8008e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fda:	4b2d      	ldr	r3, [pc, #180]	; (800a090 <xTaskResumeAll+0x120>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d903      	bls.n	8009fea <xTaskResumeAll+0x7a>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe6:	4a2a      	ldr	r2, [pc, #168]	; (800a090 <xTaskResumeAll+0x120>)
 8009fe8:	6013      	str	r3, [r2, #0]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fee:	4613      	mov	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	4413      	add	r3, r2
 8009ff4:	009b      	lsls	r3, r3, #2
 8009ff6:	4a27      	ldr	r2, [pc, #156]	; (800a094 <xTaskResumeAll+0x124>)
 8009ff8:	441a      	add	r2, r3
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	4619      	mov	r1, r3
 800a000:	4610      	mov	r0, r2
 800a002:	f7fe fea6 	bl	8008d52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a00a:	4b23      	ldr	r3, [pc, #140]	; (800a098 <xTaskResumeAll+0x128>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a010:	429a      	cmp	r2, r3
 800a012:	d302      	bcc.n	800a01a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a014:	4b21      	ldr	r3, [pc, #132]	; (800a09c <xTaskResumeAll+0x12c>)
 800a016:	2201      	movs	r2, #1
 800a018:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a01a:	4b1c      	ldr	r3, [pc, #112]	; (800a08c <xTaskResumeAll+0x11c>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1cb      	bne.n	8009fba <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d001      	beq.n	800a02c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a028:	f000 fbd4 	bl	800a7d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a02c:	4b1c      	ldr	r3, [pc, #112]	; (800a0a0 <xTaskResumeAll+0x130>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d010      	beq.n	800a05a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a038:	f000 f87e 	bl	800a138 <xTaskIncrementTick>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d002      	beq.n	800a048 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a042:	4b16      	ldr	r3, [pc, #88]	; (800a09c <xTaskResumeAll+0x12c>)
 800a044:	2201      	movs	r2, #1
 800a046:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	3b01      	subs	r3, #1
 800a04c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d1f1      	bne.n	800a038 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800a054:	4b12      	ldr	r3, [pc, #72]	; (800a0a0 <xTaskResumeAll+0x130>)
 800a056:	2200      	movs	r2, #0
 800a058:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a05a:	4b10      	ldr	r3, [pc, #64]	; (800a09c <xTaskResumeAll+0x12c>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d009      	beq.n	800a076 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a062:	2301      	movs	r3, #1
 800a064:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a066:	4b0f      	ldr	r3, [pc, #60]	; (800a0a4 <xTaskResumeAll+0x134>)
 800a068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a06c:	601a      	str	r2, [r3, #0]
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a076:	f001 f947 	bl	800b308 <vPortExitCritical>

	return xAlreadyYielded;
 800a07a:	68bb      	ldr	r3, [r7, #8]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	20000d10 	.word	0x20000d10
 800a088:	20000ce8 	.word	0x20000ce8
 800a08c:	20000ca8 	.word	0x20000ca8
 800a090:	20000cf0 	.word	0x20000cf0
 800a094:	20000818 	.word	0x20000818
 800a098:	20000814 	.word	0x20000814
 800a09c:	20000cfc 	.word	0x20000cfc
 800a0a0:	20000cf8 	.word	0x20000cf8
 800a0a4:	e000ed04 	.word	0xe000ed04

0800a0a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a0ae:	4b05      	ldr	r3, [pc, #20]	; (800a0c4 <xTaskGetTickCount+0x1c>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a0b4:	687b      	ldr	r3, [r7, #4]
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	20000cec 	.word	0x20000cec

0800a0c8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a0ce:	f001 faad 	bl	800b62c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a0d6:	4b04      	ldr	r3, [pc, #16]	; (800a0e8 <xTaskGetTickCountFromISR+0x20>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0dc:	683b      	ldr	r3, [r7, #0]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3708      	adds	r7, #8
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	20000cec 	.word	0x20000cec

0800a0ec <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800a0f4:	4b0e      	ldr	r3, [pc, #56]	; (800a130 <vTaskStepTick+0x44>)
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	441a      	add	r2, r3
 800a0fc:	4b0d      	ldr	r3, [pc, #52]	; (800a134 <vTaskStepTick+0x48>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	429a      	cmp	r2, r3
 800a102:	d909      	bls.n	800a118 <vTaskStepTick+0x2c>
 800a104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a108:	f383 8811 	msr	BASEPRI, r3
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	60fb      	str	r3, [r7, #12]
 800a116:	e7fe      	b.n	800a116 <vTaskStepTick+0x2a>
		xTickCount += xTicksToJump;
 800a118:	4b05      	ldr	r3, [pc, #20]	; (800a130 <vTaskStepTick+0x44>)
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	4413      	add	r3, r2
 800a120:	4a03      	ldr	r2, [pc, #12]	; (800a130 <vTaskStepTick+0x44>)
 800a122:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800a124:	bf00      	nop
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr
 800a130:	20000cec 	.word	0x20000cec
 800a134:	20000d08 	.word	0x20000d08

0800a138 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a13e:	2300      	movs	r3, #0
 800a140:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a142:	4b4e      	ldr	r3, [pc, #312]	; (800a27c <xTaskIncrementTick+0x144>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	f040 8088 	bne.w	800a25c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a14c:	4b4c      	ldr	r3, [pc, #304]	; (800a280 <xTaskIncrementTick+0x148>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	3301      	adds	r3, #1
 800a152:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a154:	4a4a      	ldr	r2, [pc, #296]	; (800a280 <xTaskIncrementTick+0x148>)
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d11f      	bne.n	800a1a0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800a160:	4b48      	ldr	r3, [pc, #288]	; (800a284 <xTaskIncrementTick+0x14c>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d009      	beq.n	800a17e <xTaskIncrementTick+0x46>
 800a16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16e:	f383 8811 	msr	BASEPRI, r3
 800a172:	f3bf 8f6f 	isb	sy
 800a176:	f3bf 8f4f 	dsb	sy
 800a17a:	603b      	str	r3, [r7, #0]
 800a17c:	e7fe      	b.n	800a17c <xTaskIncrementTick+0x44>
 800a17e:	4b41      	ldr	r3, [pc, #260]	; (800a284 <xTaskIncrementTick+0x14c>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	60fb      	str	r3, [r7, #12]
 800a184:	4b40      	ldr	r3, [pc, #256]	; (800a288 <xTaskIncrementTick+0x150>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a3e      	ldr	r2, [pc, #248]	; (800a284 <xTaskIncrementTick+0x14c>)
 800a18a:	6013      	str	r3, [r2, #0]
 800a18c:	4a3e      	ldr	r2, [pc, #248]	; (800a288 <xTaskIncrementTick+0x150>)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	6013      	str	r3, [r2, #0]
 800a192:	4b3e      	ldr	r3, [pc, #248]	; (800a28c <xTaskIncrementTick+0x154>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	3301      	adds	r3, #1
 800a198:	4a3c      	ldr	r2, [pc, #240]	; (800a28c <xTaskIncrementTick+0x154>)
 800a19a:	6013      	str	r3, [r2, #0]
 800a19c:	f000 fb1a 	bl	800a7d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a1a0:	4b3b      	ldr	r3, [pc, #236]	; (800a290 <xTaskIncrementTick+0x158>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d349      	bcc.n	800a23e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1aa:	4b36      	ldr	r3, [pc, #216]	; (800a284 <xTaskIncrementTick+0x14c>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d104      	bne.n	800a1be <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1b4:	4b36      	ldr	r3, [pc, #216]	; (800a290 <xTaskIncrementTick+0x158>)
 800a1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a1ba:	601a      	str	r2, [r3, #0]
					break;
 800a1bc:	e03f      	b.n	800a23e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1be:	4b31      	ldr	r3, [pc, #196]	; (800a284 <xTaskIncrementTick+0x14c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a1ce:	693a      	ldr	r2, [r7, #16]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d203      	bcs.n	800a1de <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a1d6:	4a2e      	ldr	r2, [pc, #184]	; (800a290 <xTaskIncrementTick+0x158>)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a1dc:	e02f      	b.n	800a23e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	3304      	adds	r3, #4
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe fe12 	bl	8008e0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d004      	beq.n	800a1fa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	3318      	adds	r3, #24
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7fe fe09 	bl	8008e0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1fe:	4b25      	ldr	r3, [pc, #148]	; (800a294 <xTaskIncrementTick+0x15c>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	429a      	cmp	r2, r3
 800a204:	d903      	bls.n	800a20e <xTaskIncrementTick+0xd6>
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a20a:	4a22      	ldr	r2, [pc, #136]	; (800a294 <xTaskIncrementTick+0x15c>)
 800a20c:	6013      	str	r3, [r2, #0]
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a212:	4613      	mov	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	4413      	add	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4a1f      	ldr	r2, [pc, #124]	; (800a298 <xTaskIncrementTick+0x160>)
 800a21c:	441a      	add	r2, r3
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	3304      	adds	r3, #4
 800a222:	4619      	mov	r1, r3
 800a224:	4610      	mov	r0, r2
 800a226:	f7fe fd94 	bl	8008d52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a22e:	4b1b      	ldr	r3, [pc, #108]	; (800a29c <xTaskIncrementTick+0x164>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a234:	429a      	cmp	r2, r3
 800a236:	d3b8      	bcc.n	800a1aa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a238:	2301      	movs	r3, #1
 800a23a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a23c:	e7b5      	b.n	800a1aa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a23e:	4b17      	ldr	r3, [pc, #92]	; (800a29c <xTaskIncrementTick+0x164>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a244:	4914      	ldr	r1, [pc, #80]	; (800a298 <xTaskIncrementTick+0x160>)
 800a246:	4613      	mov	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4413      	add	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	440b      	add	r3, r1
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d907      	bls.n	800a266 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800a256:	2301      	movs	r3, #1
 800a258:	617b      	str	r3, [r7, #20]
 800a25a:	e004      	b.n	800a266 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a25c:	4b10      	ldr	r3, [pc, #64]	; (800a2a0 <xTaskIncrementTick+0x168>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3301      	adds	r3, #1
 800a262:	4a0f      	ldr	r2, [pc, #60]	; (800a2a0 <xTaskIncrementTick+0x168>)
 800a264:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a266:	4b0f      	ldr	r3, [pc, #60]	; (800a2a4 <xTaskIncrementTick+0x16c>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800a26e:	2301      	movs	r3, #1
 800a270:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a272:	697b      	ldr	r3, [r7, #20]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3718      	adds	r7, #24
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	20000d10 	.word	0x20000d10
 800a280:	20000cec 	.word	0x20000cec
 800a284:	20000ca0 	.word	0x20000ca0
 800a288:	20000ca4 	.word	0x20000ca4
 800a28c:	20000d00 	.word	0x20000d00
 800a290:	20000d08 	.word	0x20000d08
 800a294:	20000cf0 	.word	0x20000cf0
 800a298:	20000818 	.word	0x20000818
 800a29c:	20000814 	.word	0x20000814
 800a2a0:	20000cf8 	.word	0x20000cf8
 800a2a4:	20000cfc 	.word	0x20000cfc

0800a2a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a2ae:	4b27      	ldr	r3, [pc, #156]	; (800a34c <vTaskSwitchContext+0xa4>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d003      	beq.n	800a2be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a2b6:	4b26      	ldr	r3, [pc, #152]	; (800a350 <vTaskSwitchContext+0xa8>)
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a2bc:	e040      	b.n	800a340 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a2be:	4b24      	ldr	r3, [pc, #144]	; (800a350 <vTaskSwitchContext+0xa8>)
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2c4:	4b23      	ldr	r3, [pc, #140]	; (800a354 <vTaskSwitchContext+0xac>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	60fb      	str	r3, [r7, #12]
 800a2ca:	e00f      	b.n	800a2ec <vTaskSwitchContext+0x44>
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d109      	bne.n	800a2e6 <vTaskSwitchContext+0x3e>
 800a2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	607b      	str	r3, [r7, #4]
 800a2e4:	e7fe      	b.n	800a2e4 <vTaskSwitchContext+0x3c>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	60fb      	str	r3, [r7, #12]
 800a2ec:	491a      	ldr	r1, [pc, #104]	; (800a358 <vTaskSwitchContext+0xb0>)
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4413      	add	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	440b      	add	r3, r1
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d0e5      	beq.n	800a2cc <vTaskSwitchContext+0x24>
 800a300:	68fa      	ldr	r2, [r7, #12]
 800a302:	4613      	mov	r3, r2
 800a304:	009b      	lsls	r3, r3, #2
 800a306:	4413      	add	r3, r2
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	4a13      	ldr	r2, [pc, #76]	; (800a358 <vTaskSwitchContext+0xb0>)
 800a30c:	4413      	add	r3, r2
 800a30e:	60bb      	str	r3, [r7, #8]
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	685a      	ldr	r2, [r3, #4]
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	605a      	str	r2, [r3, #4]
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	3308      	adds	r3, #8
 800a322:	429a      	cmp	r2, r3
 800a324:	d104      	bne.n	800a330 <vTaskSwitchContext+0x88>
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	685a      	ldr	r2, [r3, #4]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	605a      	str	r2, [r3, #4]
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	4a09      	ldr	r2, [pc, #36]	; (800a35c <vTaskSwitchContext+0xb4>)
 800a338:	6013      	str	r3, [r2, #0]
 800a33a:	4a06      	ldr	r2, [pc, #24]	; (800a354 <vTaskSwitchContext+0xac>)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6013      	str	r3, [r2, #0]
}
 800a340:	bf00      	nop
 800a342:	3714      	adds	r7, #20
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr
 800a34c:	20000d10 	.word	0x20000d10
 800a350:	20000cfc 	.word	0x20000cfc
 800a354:	20000cf0 	.word	0x20000cf0
 800a358:	20000818 	.word	0x20000818
 800a35c:	20000814 	.word	0x20000814

0800a360 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d109      	bne.n	800a384 <vTaskPlaceOnEventList+0x24>
 800a370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a374:	f383 8811 	msr	BASEPRI, r3
 800a378:	f3bf 8f6f 	isb	sy
 800a37c:	f3bf 8f4f 	dsb	sy
 800a380:	60fb      	str	r3, [r7, #12]
 800a382:	e7fe      	b.n	800a382 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a384:	4b07      	ldr	r3, [pc, #28]	; (800a3a4 <vTaskPlaceOnEventList+0x44>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	3318      	adds	r3, #24
 800a38a:	4619      	mov	r1, r3
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7fe fd04 	bl	8008d9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a392:	2101      	movs	r1, #1
 800a394:	6838      	ldr	r0, [r7, #0]
 800a396:	f000 fac7 	bl	800a928 <prvAddCurrentTaskToDelayedList>
}
 800a39a:	bf00      	nop
 800a39c:	3710      	adds	r7, #16
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	20000814 	.word	0x20000814

0800a3a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b086      	sub	sp, #24
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d109      	bne.n	800a3ce <vTaskPlaceOnEventListRestricted+0x26>
 800a3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3be:	f383 8811 	msr	BASEPRI, r3
 800a3c2:	f3bf 8f6f 	isb	sy
 800a3c6:	f3bf 8f4f 	dsb	sy
 800a3ca:	617b      	str	r3, [r7, #20]
 800a3cc:	e7fe      	b.n	800a3cc <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a3ce:	4b0a      	ldr	r3, [pc, #40]	; (800a3f8 <vTaskPlaceOnEventListRestricted+0x50>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	3318      	adds	r3, #24
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	68f8      	ldr	r0, [r7, #12]
 800a3d8:	f7fe fcbb 	bl	8008d52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d002      	beq.n	800a3e8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800a3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a3e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a3e8:	6879      	ldr	r1, [r7, #4]
 800a3ea:	68b8      	ldr	r0, [r7, #8]
 800a3ec:	f000 fa9c 	bl	800a928 <prvAddCurrentTaskToDelayedList>
	}
 800a3f0:	bf00      	nop
 800a3f2:	3718      	adds	r7, #24
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	20000814 	.word	0x20000814

0800a3fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b086      	sub	sp, #24
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	68db      	ldr	r3, [r3, #12]
 800a40a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d109      	bne.n	800a426 <xTaskRemoveFromEventList+0x2a>
 800a412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	60fb      	str	r3, [r7, #12]
 800a424:	e7fe      	b.n	800a424 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	3318      	adds	r3, #24
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7fe fcee 	bl	8008e0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a430:	4b1e      	ldr	r3, [pc, #120]	; (800a4ac <xTaskRemoveFromEventList+0xb0>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d11f      	bne.n	800a478 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	3304      	adds	r3, #4
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7fe fce5 	bl	8008e0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a446:	4b1a      	ldr	r3, [pc, #104]	; (800a4b0 <xTaskRemoveFromEventList+0xb4>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d903      	bls.n	800a456 <xTaskRemoveFromEventList+0x5a>
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a452:	4a17      	ldr	r2, [pc, #92]	; (800a4b0 <xTaskRemoveFromEventList+0xb4>)
 800a454:	6013      	str	r3, [r2, #0]
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a45a:	4613      	mov	r3, r2
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	4413      	add	r3, r2
 800a460:	009b      	lsls	r3, r3, #2
 800a462:	4a14      	ldr	r2, [pc, #80]	; (800a4b4 <xTaskRemoveFromEventList+0xb8>)
 800a464:	441a      	add	r2, r3
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	3304      	adds	r3, #4
 800a46a:	4619      	mov	r1, r3
 800a46c:	4610      	mov	r0, r2
 800a46e:	f7fe fc70 	bl	8008d52 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800a472:	f000 f9af 	bl	800a7d4 <prvResetNextTaskUnblockTime>
 800a476:	e005      	b.n	800a484 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	3318      	adds	r3, #24
 800a47c:	4619      	mov	r1, r3
 800a47e:	480e      	ldr	r0, [pc, #56]	; (800a4b8 <xTaskRemoveFromEventList+0xbc>)
 800a480:	f7fe fc67 	bl	8008d52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a488:	4b0c      	ldr	r3, [pc, #48]	; (800a4bc <xTaskRemoveFromEventList+0xc0>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48e:	429a      	cmp	r2, r3
 800a490:	d905      	bls.n	800a49e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a492:	2301      	movs	r3, #1
 800a494:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a496:	4b0a      	ldr	r3, [pc, #40]	; (800a4c0 <xTaskRemoveFromEventList+0xc4>)
 800a498:	2201      	movs	r2, #1
 800a49a:	601a      	str	r2, [r3, #0]
 800a49c:	e001      	b.n	800a4a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a4a2:	697b      	ldr	r3, [r7, #20]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3718      	adds	r7, #24
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	20000d10 	.word	0x20000d10
 800a4b0:	20000cf0 	.word	0x20000cf0
 800a4b4:	20000818 	.word	0x20000818
 800a4b8:	20000ca8 	.word	0x20000ca8
 800a4bc:	20000814 	.word	0x20000814
 800a4c0:	20000cfc 	.word	0x20000cfc

0800a4c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a4cc:	4b06      	ldr	r3, [pc, #24]	; (800a4e8 <vTaskInternalSetTimeOutState+0x24>)
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a4d4:	4b05      	ldr	r3, [pc, #20]	; (800a4ec <vTaskInternalSetTimeOutState+0x28>)
 800a4d6:	681a      	ldr	r2, [r3, #0]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	605a      	str	r2, [r3, #4]
}
 800a4dc:	bf00      	nop
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	20000d00 	.word	0x20000d00
 800a4ec:	20000cec 	.word	0x20000cec

0800a4f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b088      	sub	sp, #32
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d109      	bne.n	800a514 <xTaskCheckForTimeOut+0x24>
 800a500:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a504:	f383 8811 	msr	BASEPRI, r3
 800a508:	f3bf 8f6f 	isb	sy
 800a50c:	f3bf 8f4f 	dsb	sy
 800a510:	613b      	str	r3, [r7, #16]
 800a512:	e7fe      	b.n	800a512 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d109      	bne.n	800a52e <xTaskCheckForTimeOut+0x3e>
 800a51a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a51e:	f383 8811 	msr	BASEPRI, r3
 800a522:	f3bf 8f6f 	isb	sy
 800a526:	f3bf 8f4f 	dsb	sy
 800a52a:	60fb      	str	r3, [r7, #12]
 800a52c:	e7fe      	b.n	800a52c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800a52e:	f000 febd 	bl	800b2ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a532:	4b1d      	ldr	r3, [pc, #116]	; (800a5a8 <xTaskCheckForTimeOut+0xb8>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	69ba      	ldr	r2, [r7, #24]
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a54a:	d102      	bne.n	800a552 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a54c:	2300      	movs	r3, #0
 800a54e:	61fb      	str	r3, [r7, #28]
 800a550:	e023      	b.n	800a59a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	4b15      	ldr	r3, [pc, #84]	; (800a5ac <xTaskCheckForTimeOut+0xbc>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d007      	beq.n	800a56e <xTaskCheckForTimeOut+0x7e>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	685b      	ldr	r3, [r3, #4]
 800a562:	69ba      	ldr	r2, [r7, #24]
 800a564:	429a      	cmp	r2, r3
 800a566:	d302      	bcc.n	800a56e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a568:	2301      	movs	r3, #1
 800a56a:	61fb      	str	r3, [r7, #28]
 800a56c:	e015      	b.n	800a59a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	697a      	ldr	r2, [r7, #20]
 800a574:	429a      	cmp	r2, r3
 800a576:	d20b      	bcs.n	800a590 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	1ad2      	subs	r2, r2, r3
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7ff ff9d 	bl	800a4c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a58a:	2300      	movs	r3, #0
 800a58c:	61fb      	str	r3, [r7, #28]
 800a58e:	e004      	b.n	800a59a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	2200      	movs	r2, #0
 800a594:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a596:	2301      	movs	r3, #1
 800a598:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a59a:	f000 feb5 	bl	800b308 <vPortExitCritical>

	return xReturn;
 800a59e:	69fb      	ldr	r3, [r7, #28]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3720      	adds	r7, #32
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	20000cec 	.word	0x20000cec
 800a5ac:	20000d00 	.word	0x20000d00

0800a5b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a5b4:	4b03      	ldr	r3, [pc, #12]	; (800a5c4 <vTaskMissedYield+0x14>)
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	601a      	str	r2, [r3, #0]
}
 800a5ba:	bf00      	nop
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr
 800a5c4:	20000cfc 	.word	0x20000cfc

0800a5c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a5d0:	f000 f8a6 	bl	800a720 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a5d4:	4b17      	ldr	r3, [pc, #92]	; (800a634 <prvIdleTask+0x6c>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d907      	bls.n	800a5ec <prvIdleTask+0x24>
			{
				taskYIELD();
 800a5dc:	4b16      	ldr	r3, [pc, #88]	; (800a638 <prvIdleTask+0x70>)
 800a5de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5e2:	601a      	str	r2, [r3, #0]
 800a5e4:	f3bf 8f4f 	dsb	sy
 800a5e8:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800a5ec:	f7ff fc88 	bl	8009f00 <prvGetExpectedIdleTime>
 800a5f0:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d9eb      	bls.n	800a5d0 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800a5f8:	f7ff fc74 	bl	8009ee4 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800a5fc:	4b0f      	ldr	r3, [pc, #60]	; (800a63c <prvIdleTask+0x74>)
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	4b0f      	ldr	r3, [pc, #60]	; (800a640 <prvIdleTask+0x78>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	429a      	cmp	r2, r3
 800a606:	d209      	bcs.n	800a61c <prvIdleTask+0x54>
 800a608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60c:	f383 8811 	msr	BASEPRI, r3
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	f3bf 8f4f 	dsb	sy
 800a618:	60bb      	str	r3, [r7, #8]
 800a61a:	e7fe      	b.n	800a61a <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800a61c:	f7ff fc70 	bl	8009f00 <prvGetExpectedIdleTime>
 800a620:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d902      	bls.n	800a62e <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800a628:	68f8      	ldr	r0, [r7, #12]
 800a62a:	f000 feed 	bl	800b408 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800a62e:	f7ff fc9f 	bl	8009f70 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800a632:	e7cd      	b.n	800a5d0 <prvIdleTask+0x8>
 800a634:	20000818 	.word	0x20000818
 800a638:	e000ed04 	.word	0xe000ed04
 800a63c:	20000d08 	.word	0x20000d08
 800a640:	20000cec 	.word	0x20000cec

0800a644 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800a64a:	2301      	movs	r3, #1
 800a64c:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800a64e:	2301      	movs	r3, #1
 800a650:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800a652:	4b0f      	ldr	r3, [pc, #60]	; (800a690 <eTaskConfirmSleepModeStatus+0x4c>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d002      	beq.n	800a660 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800a65a:	2300      	movs	r3, #0
 800a65c:	71fb      	strb	r3, [r7, #7]
 800a65e:	e010      	b.n	800a682 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800a660:	4b0c      	ldr	r3, [pc, #48]	; (800a694 <eTaskConfirmSleepModeStatus+0x50>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d002      	beq.n	800a66e <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800a668:	2300      	movs	r3, #0
 800a66a:	71fb      	strb	r3, [r7, #7]
 800a66c:	e009      	b.n	800a682 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800a66e:	4b0a      	ldr	r3, [pc, #40]	; (800a698 <eTaskConfirmSleepModeStatus+0x54>)
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	4b0a      	ldr	r3, [pc, #40]	; (800a69c <eTaskConfirmSleepModeStatus+0x58>)
 800a674:	6819      	ldr	r1, [r3, #0]
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	1acb      	subs	r3, r1, r3
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d101      	bne.n	800a682 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800a67e:	2302      	movs	r3, #2
 800a680:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800a682:	79fb      	ldrb	r3, [r7, #7]
	}
 800a684:	4618      	mov	r0, r3
 800a686:	370c      	adds	r7, #12
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr
 800a690:	20000ca8 	.word	0x20000ca8
 800a694:	20000cfc 	.word	0x20000cfc
 800a698:	20000cd4 	.word	0x20000cd4
 800a69c:	20000ce8 	.word	0x20000ce8

0800a6a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	607b      	str	r3, [r7, #4]
 800a6aa:	e00c      	b.n	800a6c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	009b      	lsls	r3, r3, #2
 800a6b2:	4413      	add	r3, r2
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	4a12      	ldr	r2, [pc, #72]	; (800a700 <prvInitialiseTaskLists+0x60>)
 800a6b8:	4413      	add	r3, r2
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f7fe fb1c 	bl	8008cf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	607b      	str	r3, [r7, #4]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2b37      	cmp	r3, #55	; 0x37
 800a6ca:	d9ef      	bls.n	800a6ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a6cc:	480d      	ldr	r0, [pc, #52]	; (800a704 <prvInitialiseTaskLists+0x64>)
 800a6ce:	f7fe fb13 	bl	8008cf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a6d2:	480d      	ldr	r0, [pc, #52]	; (800a708 <prvInitialiseTaskLists+0x68>)
 800a6d4:	f7fe fb10 	bl	8008cf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a6d8:	480c      	ldr	r0, [pc, #48]	; (800a70c <prvInitialiseTaskLists+0x6c>)
 800a6da:	f7fe fb0d 	bl	8008cf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a6de:	480c      	ldr	r0, [pc, #48]	; (800a710 <prvInitialiseTaskLists+0x70>)
 800a6e0:	f7fe fb0a 	bl	8008cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a6e4:	480b      	ldr	r0, [pc, #44]	; (800a714 <prvInitialiseTaskLists+0x74>)
 800a6e6:	f7fe fb07 	bl	8008cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a6ea:	4b0b      	ldr	r3, [pc, #44]	; (800a718 <prvInitialiseTaskLists+0x78>)
 800a6ec:	4a05      	ldr	r2, [pc, #20]	; (800a704 <prvInitialiseTaskLists+0x64>)
 800a6ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a6f0:	4b0a      	ldr	r3, [pc, #40]	; (800a71c <prvInitialiseTaskLists+0x7c>)
 800a6f2:	4a05      	ldr	r2, [pc, #20]	; (800a708 <prvInitialiseTaskLists+0x68>)
 800a6f4:	601a      	str	r2, [r3, #0]
}
 800a6f6:	bf00      	nop
 800a6f8:	3708      	adds	r7, #8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	20000818 	.word	0x20000818
 800a704:	20000c78 	.word	0x20000c78
 800a708:	20000c8c 	.word	0x20000c8c
 800a70c:	20000ca8 	.word	0x20000ca8
 800a710:	20000cbc 	.word	0x20000cbc
 800a714:	20000cd4 	.word	0x20000cd4
 800a718:	20000ca0 	.word	0x20000ca0
 800a71c:	20000ca4 	.word	0x20000ca4

0800a720 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a726:	e019      	b.n	800a75c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a728:	f000 fdc0 	bl	800b2ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a72c:	4b0f      	ldr	r3, [pc, #60]	; (800a76c <prvCheckTasksWaitingTermination+0x4c>)
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	68db      	ldr	r3, [r3, #12]
 800a732:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	3304      	adds	r3, #4
 800a738:	4618      	mov	r0, r3
 800a73a:	f7fe fb67 	bl	8008e0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a73e:	4b0c      	ldr	r3, [pc, #48]	; (800a770 <prvCheckTasksWaitingTermination+0x50>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	3b01      	subs	r3, #1
 800a744:	4a0a      	ldr	r2, [pc, #40]	; (800a770 <prvCheckTasksWaitingTermination+0x50>)
 800a746:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a748:	4b0a      	ldr	r3, [pc, #40]	; (800a774 <prvCheckTasksWaitingTermination+0x54>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	3b01      	subs	r3, #1
 800a74e:	4a09      	ldr	r2, [pc, #36]	; (800a774 <prvCheckTasksWaitingTermination+0x54>)
 800a750:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a752:	f000 fdd9 	bl	800b308 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 f80e 	bl	800a778 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a75c:	4b05      	ldr	r3, [pc, #20]	; (800a774 <prvCheckTasksWaitingTermination+0x54>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d1e1      	bne.n	800a728 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a764:	bf00      	nop
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	20000cbc 	.word	0x20000cbc
 800a770:	20000ce8 	.word	0x20000ce8
 800a774:	20000cd0 	.word	0x20000cd0

0800a778 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a786:	2b00      	cmp	r3, #0
 800a788:	d108      	bne.n	800a79c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a78e:	4618      	mov	r0, r3
 800a790:	f001 f84c 	bl	800b82c <vPortFree>
				vPortFree( pxTCB );
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f001 f849 	bl	800b82c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a79a:	e017      	b.n	800a7cc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d103      	bne.n	800a7ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f001 f840 	bl	800b82c <vPortFree>
	}
 800a7ac:	e00e      	b.n	800a7cc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d009      	beq.n	800a7cc <prvDeleteTCB+0x54>
 800a7b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7bc:	f383 8811 	msr	BASEPRI, r3
 800a7c0:	f3bf 8f6f 	isb	sy
 800a7c4:	f3bf 8f4f 	dsb	sy
 800a7c8:	60fb      	str	r3, [r7, #12]
 800a7ca:	e7fe      	b.n	800a7ca <prvDeleteTCB+0x52>
	}
 800a7cc:	bf00      	nop
 800a7ce:	3710      	adds	r7, #16
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}

0800a7d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7da:	4b0c      	ldr	r3, [pc, #48]	; (800a80c <prvResetNextTaskUnblockTime+0x38>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d104      	bne.n	800a7ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7e4:	4b0a      	ldr	r3, [pc, #40]	; (800a810 <prvResetNextTaskUnblockTime+0x3c>)
 800a7e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a7ec:	e008      	b.n	800a800 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7ee:	4b07      	ldr	r3, [pc, #28]	; (800a80c <prvResetNextTaskUnblockTime+0x38>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68db      	ldr	r3, [r3, #12]
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	4a04      	ldr	r2, [pc, #16]	; (800a810 <prvResetNextTaskUnblockTime+0x3c>)
 800a7fe:	6013      	str	r3, [r2, #0]
}
 800a800:	bf00      	nop
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr
 800a80c:	20000ca0 	.word	0x20000ca0
 800a810:	20000d08 	.word	0x20000d08

0800a814 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a81a:	4b0b      	ldr	r3, [pc, #44]	; (800a848 <xTaskGetSchedulerState+0x34>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d102      	bne.n	800a828 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a822:	2301      	movs	r3, #1
 800a824:	607b      	str	r3, [r7, #4]
 800a826:	e008      	b.n	800a83a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a828:	4b08      	ldr	r3, [pc, #32]	; (800a84c <xTaskGetSchedulerState+0x38>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d102      	bne.n	800a836 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a830:	2302      	movs	r3, #2
 800a832:	607b      	str	r3, [r7, #4]
 800a834:	e001      	b.n	800a83a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a836:	2300      	movs	r3, #0
 800a838:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a83a:	687b      	ldr	r3, [r7, #4]
	}
 800a83c:	4618      	mov	r0, r3
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr
 800a848:	20000cf4 	.word	0x20000cf4
 800a84c:	20000d10 	.word	0x20000d10

0800a850 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a850:	b580      	push	{r7, lr}
 800a852:	b086      	sub	sp, #24
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a85c:	2300      	movs	r3, #0
 800a85e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d054      	beq.n	800a910 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a866:	4b2d      	ldr	r3, [pc, #180]	; (800a91c <xTaskPriorityDisinherit+0xcc>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	693a      	ldr	r2, [r7, #16]
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d009      	beq.n	800a884 <xTaskPriorityDisinherit+0x34>
 800a870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a874:	f383 8811 	msr	BASEPRI, r3
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	f3bf 8f4f 	dsb	sy
 800a880:	60fb      	str	r3, [r7, #12]
 800a882:	e7fe      	b.n	800a882 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d109      	bne.n	800a8a0 <xTaskPriorityDisinherit+0x50>
 800a88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a890:	f383 8811 	msr	BASEPRI, r3
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	60bb      	str	r3, [r7, #8]
 800a89e:	e7fe      	b.n	800a89e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8a4:	1e5a      	subs	r2, r3, #1
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d02c      	beq.n	800a910 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d128      	bne.n	800a910 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	3304      	adds	r3, #4
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7fe faa2 	bl	8008e0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8e0:	4b0f      	ldr	r3, [pc, #60]	; (800a920 <xTaskPriorityDisinherit+0xd0>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d903      	bls.n	800a8f0 <xTaskPriorityDisinherit+0xa0>
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ec:	4a0c      	ldr	r2, [pc, #48]	; (800a920 <xTaskPriorityDisinherit+0xd0>)
 800a8ee:	6013      	str	r3, [r2, #0]
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f4:	4613      	mov	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	4413      	add	r3, r2
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	4a09      	ldr	r2, [pc, #36]	; (800a924 <xTaskPriorityDisinherit+0xd4>)
 800a8fe:	441a      	add	r2, r3
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	3304      	adds	r3, #4
 800a904:	4619      	mov	r1, r3
 800a906:	4610      	mov	r0, r2
 800a908:	f7fe fa23 	bl	8008d52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a90c:	2301      	movs	r3, #1
 800a90e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a910:	697b      	ldr	r3, [r7, #20]
	}
 800a912:	4618      	mov	r0, r3
 800a914:	3718      	adds	r7, #24
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	20000814 	.word	0x20000814
 800a920:	20000cf0 	.word	0x20000cf0
 800a924:	20000818 	.word	0x20000818

0800a928 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a932:	4b21      	ldr	r3, [pc, #132]	; (800a9b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a938:	4b20      	ldr	r3, [pc, #128]	; (800a9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	3304      	adds	r3, #4
 800a93e:	4618      	mov	r0, r3
 800a940:	f7fe fa64 	bl	8008e0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a94a:	d10a      	bne.n	800a962 <prvAddCurrentTaskToDelayedList+0x3a>
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d007      	beq.n	800a962 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a952:	4b1a      	ldr	r3, [pc, #104]	; (800a9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3304      	adds	r3, #4
 800a958:	4619      	mov	r1, r3
 800a95a:	4819      	ldr	r0, [pc, #100]	; (800a9c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a95c:	f7fe f9f9 	bl	8008d52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a960:	e026      	b.n	800a9b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a962:	68fa      	ldr	r2, [r7, #12]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4413      	add	r3, r2
 800a968:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a96a:	4b14      	ldr	r3, [pc, #80]	; (800a9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	429a      	cmp	r2, r3
 800a978:	d209      	bcs.n	800a98e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a97a:	4b12      	ldr	r3, [pc, #72]	; (800a9c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	4b0f      	ldr	r3, [pc, #60]	; (800a9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	3304      	adds	r3, #4
 800a984:	4619      	mov	r1, r3
 800a986:	4610      	mov	r0, r2
 800a988:	f7fe fa07 	bl	8008d9a <vListInsert>
}
 800a98c:	e010      	b.n	800a9b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a98e:	4b0e      	ldr	r3, [pc, #56]	; (800a9c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	4b0a      	ldr	r3, [pc, #40]	; (800a9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3304      	adds	r3, #4
 800a998:	4619      	mov	r1, r3
 800a99a:	4610      	mov	r0, r2
 800a99c:	f7fe f9fd 	bl	8008d9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a9a0:	4b0a      	ldr	r3, [pc, #40]	; (800a9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	68ba      	ldr	r2, [r7, #8]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d202      	bcs.n	800a9b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a9aa:	4a08      	ldr	r2, [pc, #32]	; (800a9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	6013      	str	r3, [r2, #0]
}
 800a9b0:	bf00      	nop
 800a9b2:	3710      	adds	r7, #16
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	20000cec 	.word	0x20000cec
 800a9bc:	20000814 	.word	0x20000814
 800a9c0:	20000cd4 	.word	0x20000cd4
 800a9c4:	20000ca4 	.word	0x20000ca4
 800a9c8:	20000ca0 	.word	0x20000ca0
 800a9cc:	20000d08 	.word	0x20000d08

0800a9d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b08a      	sub	sp, #40	; 0x28
 800a9d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a9da:	f000 faff 	bl	800afdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a9de:	4b1c      	ldr	r3, [pc, #112]	; (800aa50 <xTimerCreateTimerTask+0x80>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d021      	beq.n	800aa2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a9ee:	1d3a      	adds	r2, r7, #4
 800a9f0:	f107 0108 	add.w	r1, r7, #8
 800a9f4:	f107 030c 	add.w	r3, r7, #12
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f7fe f963 	bl	8008cc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a9fe:	6879      	ldr	r1, [r7, #4]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	9202      	str	r2, [sp, #8]
 800aa06:	9301      	str	r3, [sp, #4]
 800aa08:	2302      	movs	r3, #2
 800aa0a:	9300      	str	r3, [sp, #0]
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	460a      	mov	r2, r1
 800aa10:	4910      	ldr	r1, [pc, #64]	; (800aa54 <xTimerCreateTimerTask+0x84>)
 800aa12:	4811      	ldr	r0, [pc, #68]	; (800aa58 <xTimerCreateTimerTask+0x88>)
 800aa14:	f7fe ffb6 	bl	8009984 <xTaskCreateStatic>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	4b10      	ldr	r3, [pc, #64]	; (800aa5c <xTimerCreateTimerTask+0x8c>)
 800aa1c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aa1e:	4b0f      	ldr	r3, [pc, #60]	; (800aa5c <xTimerCreateTimerTask+0x8c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d001      	beq.n	800aa2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aa26:	2301      	movs	r3, #1
 800aa28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d109      	bne.n	800aa44 <xTimerCreateTimerTask+0x74>
 800aa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa34:	f383 8811 	msr	BASEPRI, r3
 800aa38:	f3bf 8f6f 	isb	sy
 800aa3c:	f3bf 8f4f 	dsb	sy
 800aa40:	613b      	str	r3, [r7, #16]
 800aa42:	e7fe      	b.n	800aa42 <xTimerCreateTimerTask+0x72>
	return xReturn;
 800aa44:	697b      	ldr	r3, [r7, #20]
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3718      	adds	r7, #24
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	20000d44 	.word	0x20000d44
 800aa54:	0800c2c0 	.word	0x0800c2c0
 800aa58:	0800ab91 	.word	0x0800ab91
 800aa5c:	20000d48 	.word	0x20000d48

0800aa60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b08a      	sub	sp, #40	; 0x28
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	607a      	str	r2, [r7, #4]
 800aa6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d109      	bne.n	800aa8c <xTimerGenericCommand+0x2c>
 800aa78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7c:	f383 8811 	msr	BASEPRI, r3
 800aa80:	f3bf 8f6f 	isb	sy
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	623b      	str	r3, [r7, #32]
 800aa8a:	e7fe      	b.n	800aa8a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aa8c:	4b19      	ldr	r3, [pc, #100]	; (800aaf4 <xTimerGenericCommand+0x94>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d02a      	beq.n	800aaea <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	2b05      	cmp	r3, #5
 800aaa4:	dc18      	bgt.n	800aad8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aaa6:	f7ff feb5 	bl	800a814 <xTaskGetSchedulerState>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d109      	bne.n	800aac4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aab0:	4b10      	ldr	r3, [pc, #64]	; (800aaf4 <xTimerGenericCommand+0x94>)
 800aab2:	6818      	ldr	r0, [r3, #0]
 800aab4:	f107 0110 	add.w	r1, r7, #16
 800aab8:	2300      	movs	r3, #0
 800aaba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aabc:	f7fe fb0e 	bl	80090dc <xQueueGenericSend>
 800aac0:	6278      	str	r0, [r7, #36]	; 0x24
 800aac2:	e012      	b.n	800aaea <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aac4:	4b0b      	ldr	r3, [pc, #44]	; (800aaf4 <xTimerGenericCommand+0x94>)
 800aac6:	6818      	ldr	r0, [r3, #0]
 800aac8:	f107 0110 	add.w	r1, r7, #16
 800aacc:	2300      	movs	r3, #0
 800aace:	2200      	movs	r2, #0
 800aad0:	f7fe fb04 	bl	80090dc <xQueueGenericSend>
 800aad4:	6278      	str	r0, [r7, #36]	; 0x24
 800aad6:	e008      	b.n	800aaea <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aad8:	4b06      	ldr	r3, [pc, #24]	; (800aaf4 <xTimerGenericCommand+0x94>)
 800aada:	6818      	ldr	r0, [r3, #0]
 800aadc:	f107 0110 	add.w	r1, r7, #16
 800aae0:	2300      	movs	r3, #0
 800aae2:	683a      	ldr	r2, [r7, #0]
 800aae4:	f7fe fbf4 	bl	80092d0 <xQueueGenericSendFromISR>
 800aae8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aaea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3728      	adds	r7, #40	; 0x28
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	20000d44 	.word	0x20000d44

0800aaf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b088      	sub	sp, #32
 800aafc:	af02      	add	r7, sp, #8
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab02:	4b22      	ldr	r3, [pc, #136]	; (800ab8c <prvProcessExpiredTimer+0x94>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	68db      	ldr	r3, [r3, #12]
 800ab0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	3304      	adds	r3, #4
 800ab10:	4618      	mov	r0, r3
 800ab12:	f7fe f97b 	bl	8008e0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab1c:	f003 0304 	and.w	r3, r3, #4
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d021      	beq.n	800ab68 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	699a      	ldr	r2, [r3, #24]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	18d1      	adds	r1, r2, r3
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	683a      	ldr	r2, [r7, #0]
 800ab30:	6978      	ldr	r0, [r7, #20]
 800ab32:	f000 f8d1 	bl	800acd8 <prvInsertTimerInActiveList>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d01e      	beq.n	800ab7a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	9300      	str	r3, [sp, #0]
 800ab40:	2300      	movs	r3, #0
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	2100      	movs	r1, #0
 800ab46:	6978      	ldr	r0, [r7, #20]
 800ab48:	f7ff ff8a 	bl	800aa60 <xTimerGenericCommand>
 800ab4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d112      	bne.n	800ab7a <prvProcessExpiredTimer+0x82>
 800ab54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab58:	f383 8811 	msr	BASEPRI, r3
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	60fb      	str	r3, [r7, #12]
 800ab66:	e7fe      	b.n	800ab66 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab6e:	f023 0301 	bic.w	r3, r3, #1
 800ab72:	b2da      	uxtb	r2, r3
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	6a1b      	ldr	r3, [r3, #32]
 800ab7e:	6978      	ldr	r0, [r7, #20]
 800ab80:	4798      	blx	r3
}
 800ab82:	bf00      	nop
 800ab84:	3718      	adds	r7, #24
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20000d3c 	.word	0x20000d3c

0800ab90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab98:	f107 0308 	add.w	r3, r7, #8
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f000 f857 	bl	800ac50 <prvGetNextExpireTime>
 800aba2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	4619      	mov	r1, r3
 800aba8:	68f8      	ldr	r0, [r7, #12]
 800abaa:	f000 f803 	bl	800abb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800abae:	f000 f8d5 	bl	800ad5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abb2:	e7f1      	b.n	800ab98 <prvTimerTask+0x8>

0800abb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800abbe:	f7ff f991 	bl	8009ee4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abc2:	f107 0308 	add.w	r3, r7, #8
 800abc6:	4618      	mov	r0, r3
 800abc8:	f000 f866 	bl	800ac98 <prvSampleTimeNow>
 800abcc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d130      	bne.n	800ac36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10a      	bne.n	800abf0 <prvProcessTimerOrBlockTask+0x3c>
 800abda:	687a      	ldr	r2, [r7, #4]
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d806      	bhi.n	800abf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800abe2:	f7ff f9c5 	bl	8009f70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800abe6:	68f9      	ldr	r1, [r7, #12]
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f7ff ff85 	bl	800aaf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800abee:	e024      	b.n	800ac3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d008      	beq.n	800ac08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800abf6:	4b13      	ldr	r3, [pc, #76]	; (800ac44 <prvProcessTimerOrBlockTask+0x90>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d101      	bne.n	800ac04 <prvProcessTimerOrBlockTask+0x50>
 800ac00:	2301      	movs	r3, #1
 800ac02:	e000      	b.n	800ac06 <prvProcessTimerOrBlockTask+0x52>
 800ac04:	2300      	movs	r3, #0
 800ac06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac08:	4b0f      	ldr	r3, [pc, #60]	; (800ac48 <prvProcessTimerOrBlockTask+0x94>)
 800ac0a:	6818      	ldr	r0, [r3, #0]
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	1ad3      	subs	r3, r2, r3
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	4619      	mov	r1, r3
 800ac16:	f7fe fe81 	bl	800991c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ac1a:	f7ff f9a9 	bl	8009f70 <xTaskResumeAll>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d10a      	bne.n	800ac3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ac24:	4b09      	ldr	r3, [pc, #36]	; (800ac4c <prvProcessTimerOrBlockTask+0x98>)
 800ac26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac2a:	601a      	str	r2, [r3, #0]
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	f3bf 8f6f 	isb	sy
}
 800ac34:	e001      	b.n	800ac3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ac36:	f7ff f99b 	bl	8009f70 <xTaskResumeAll>
}
 800ac3a:	bf00      	nop
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	bf00      	nop
 800ac44:	20000d40 	.word	0x20000d40
 800ac48:	20000d44 	.word	0x20000d44
 800ac4c:	e000ed04 	.word	0xe000ed04

0800ac50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ac50:	b480      	push	{r7}
 800ac52:	b085      	sub	sp, #20
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac58:	4b0e      	ldr	r3, [pc, #56]	; (800ac94 <prvGetNextExpireTime+0x44>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d101      	bne.n	800ac66 <prvGetNextExpireTime+0x16>
 800ac62:	2201      	movs	r2, #1
 800ac64:	e000      	b.n	800ac68 <prvGetNextExpireTime+0x18>
 800ac66:	2200      	movs	r2, #0
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d105      	bne.n	800ac80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac74:	4b07      	ldr	r3, [pc, #28]	; (800ac94 <prvGetNextExpireTime+0x44>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	60fb      	str	r3, [r7, #12]
 800ac7e:	e001      	b.n	800ac84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ac80:	2300      	movs	r3, #0
 800ac82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ac84:	68fb      	ldr	r3, [r7, #12]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3714      	adds	r7, #20
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr
 800ac92:	bf00      	nop
 800ac94:	20000d3c 	.word	0x20000d3c

0800ac98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aca0:	f7ff fa02 	bl	800a0a8 <xTaskGetTickCount>
 800aca4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aca6:	4b0b      	ldr	r3, [pc, #44]	; (800acd4 <prvSampleTimeNow+0x3c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68fa      	ldr	r2, [r7, #12]
 800acac:	429a      	cmp	r2, r3
 800acae:	d205      	bcs.n	800acbc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800acb0:	f000 f930 	bl	800af14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2201      	movs	r2, #1
 800acb8:	601a      	str	r2, [r3, #0]
 800acba:	e002      	b.n	800acc2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2200      	movs	r2, #0
 800acc0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800acc2:	4a04      	ldr	r2, [pc, #16]	; (800acd4 <prvSampleTimeNow+0x3c>)
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800acc8:	68fb      	ldr	r3, [r7, #12]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	20000d4c 	.word	0x20000d4c

0800acd8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b086      	sub	sp, #24
 800acdc:	af00      	add	r7, sp, #0
 800acde:	60f8      	str	r0, [r7, #12]
 800ace0:	60b9      	str	r1, [r7, #8]
 800ace2:	607a      	str	r2, [r7, #4]
 800ace4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ace6:	2300      	movs	r3, #0
 800ace8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	68ba      	ldr	r2, [r7, #8]
 800acee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800acf6:	68ba      	ldr	r2, [r7, #8]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d812      	bhi.n	800ad24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	1ad2      	subs	r2, r2, r3
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d302      	bcc.n	800ad12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	617b      	str	r3, [r7, #20]
 800ad10:	e01b      	b.n	800ad4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ad12:	4b10      	ldr	r3, [pc, #64]	; (800ad54 <prvInsertTimerInActiveList+0x7c>)
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	3304      	adds	r3, #4
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	f7fe f83c 	bl	8008d9a <vListInsert>
 800ad22:	e012      	b.n	800ad4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d206      	bcs.n	800ad3a <prvInsertTimerInActiveList+0x62>
 800ad2c:	68ba      	ldr	r2, [r7, #8]
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d302      	bcc.n	800ad3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ad34:	2301      	movs	r3, #1
 800ad36:	617b      	str	r3, [r7, #20]
 800ad38:	e007      	b.n	800ad4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad3a:	4b07      	ldr	r3, [pc, #28]	; (800ad58 <prvInsertTimerInActiveList+0x80>)
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	3304      	adds	r3, #4
 800ad42:	4619      	mov	r1, r3
 800ad44:	4610      	mov	r0, r2
 800ad46:	f7fe f828 	bl	8008d9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ad4a:	697b      	ldr	r3, [r7, #20]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3718      	adds	r7, #24
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	20000d40 	.word	0x20000d40
 800ad58:	20000d3c 	.word	0x20000d3c

0800ad5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b08e      	sub	sp, #56	; 0x38
 800ad60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad62:	e0c6      	b.n	800aef2 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	da17      	bge.n	800ad9a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ad6a:	1d3b      	adds	r3, r7, #4
 800ad6c:	3304      	adds	r3, #4
 800ad6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ad70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d109      	bne.n	800ad8a <prvProcessReceivedCommands+0x2e>
 800ad76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad7a:	f383 8811 	msr	BASEPRI, r3
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f3bf 8f4f 	dsb	sy
 800ad86:	61fb      	str	r3, [r7, #28]
 800ad88:	e7fe      	b.n	800ad88 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ad8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad90:	6850      	ldr	r0, [r2, #4]
 800ad92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad94:	6892      	ldr	r2, [r2, #8]
 800ad96:	4611      	mov	r1, r2
 800ad98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	f2c0 80a7 	blt.w	800aef0 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ada6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada8:	695b      	ldr	r3, [r3, #20]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d004      	beq.n	800adb8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800adae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb0:	3304      	adds	r3, #4
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fe f82a 	bl	8008e0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adb8:	463b      	mov	r3, r7
 800adba:	4618      	mov	r0, r3
 800adbc:	f7ff ff6c 	bl	800ac98 <prvSampleTimeNow>
 800adc0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2b09      	cmp	r3, #9
 800adc6:	f200 8094 	bhi.w	800aef2 <prvProcessReceivedCommands+0x196>
 800adca:	a201      	add	r2, pc, #4	; (adr r2, 800add0 <prvProcessReceivedCommands+0x74>)
 800adcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add0:	0800adf9 	.word	0x0800adf9
 800add4:	0800adf9 	.word	0x0800adf9
 800add8:	0800adf9 	.word	0x0800adf9
 800addc:	0800ae6b 	.word	0x0800ae6b
 800ade0:	0800ae7f 	.word	0x0800ae7f
 800ade4:	0800aec7 	.word	0x0800aec7
 800ade8:	0800adf9 	.word	0x0800adf9
 800adec:	0800adf9 	.word	0x0800adf9
 800adf0:	0800ae6b 	.word	0x0800ae6b
 800adf4:	0800ae7f 	.word	0x0800ae7f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800adf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adfe:	f043 0301 	orr.w	r3, r3, #1
 800ae02:	b2da      	uxtb	r2, r3
 800ae04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae0a:	68ba      	ldr	r2, [r7, #8]
 800ae0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0e:	699b      	ldr	r3, [r3, #24]
 800ae10:	18d1      	adds	r1, r2, r3
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae18:	f7ff ff5e 	bl	800acd8 <prvInsertTimerInActiveList>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d067      	beq.n	800aef2 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae24:	6a1b      	ldr	r3, [r3, #32]
 800ae26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae30:	f003 0304 	and.w	r3, r3, #4
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d05c      	beq.n	800aef2 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae3c:	699b      	ldr	r3, [r3, #24]
 800ae3e:	441a      	add	r2, r3
 800ae40:	2300      	movs	r3, #0
 800ae42:	9300      	str	r3, [sp, #0]
 800ae44:	2300      	movs	r3, #0
 800ae46:	2100      	movs	r1, #0
 800ae48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae4a:	f7ff fe09 	bl	800aa60 <xTimerGenericCommand>
 800ae4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ae50:	6a3b      	ldr	r3, [r7, #32]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d14d      	bne.n	800aef2 <prvProcessReceivedCommands+0x196>
 800ae56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5a:	f383 8811 	msr	BASEPRI, r3
 800ae5e:	f3bf 8f6f 	isb	sy
 800ae62:	f3bf 8f4f 	dsb	sy
 800ae66:	61bb      	str	r3, [r7, #24]
 800ae68:	e7fe      	b.n	800ae68 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae70:	f023 0301 	bic.w	r3, r3, #1
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ae7c:	e039      	b.n	800aef2 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae84:	f043 0301 	orr.w	r3, r3, #1
 800ae88:	b2da      	uxtb	r2, r3
 800ae8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ae90:	68ba      	ldr	r2, [r7, #8]
 800ae92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae94:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae98:	699b      	ldr	r3, [r3, #24]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d109      	bne.n	800aeb2 <prvProcessReceivedCommands+0x156>
 800ae9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea2:	f383 8811 	msr	BASEPRI, r3
 800aea6:	f3bf 8f6f 	isb	sy
 800aeaa:	f3bf 8f4f 	dsb	sy
 800aeae:	617b      	str	r3, [r7, #20]
 800aeb0:	e7fe      	b.n	800aeb0 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aeb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb4:	699a      	ldr	r2, [r3, #24]
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb8:	18d1      	adds	r1, r2, r3
 800aeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aebe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aec0:	f7ff ff0a 	bl	800acd8 <prvInsertTimerInActiveList>
					break;
 800aec4:	e015      	b.n	800aef2 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aecc:	f003 0302 	and.w	r3, r3, #2
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d103      	bne.n	800aedc <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800aed4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aed6:	f000 fca9 	bl	800b82c <vPortFree>
 800aeda:	e00a      	b.n	800aef2 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aede:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aee2:	f023 0301 	bic.w	r3, r3, #1
 800aee6:	b2da      	uxtb	r2, r3
 800aee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aeee:	e000      	b.n	800aef2 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800aef0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aef2:	4b07      	ldr	r3, [pc, #28]	; (800af10 <prvProcessReceivedCommands+0x1b4>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	1d39      	adds	r1, r7, #4
 800aef8:	2200      	movs	r2, #0
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7fe fa7c 	bl	80093f8 <xQueueReceive>
 800af00:	4603      	mov	r3, r0
 800af02:	2b00      	cmp	r3, #0
 800af04:	f47f af2e 	bne.w	800ad64 <prvProcessReceivedCommands+0x8>
	}
}
 800af08:	bf00      	nop
 800af0a:	3730      	adds	r7, #48	; 0x30
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	20000d44 	.word	0x20000d44

0800af14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b088      	sub	sp, #32
 800af18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af1a:	e047      	b.n	800afac <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af1c:	4b2d      	ldr	r3, [pc, #180]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af26:	4b2b      	ldr	r3, [pc, #172]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	3304      	adds	r3, #4
 800af34:	4618      	mov	r0, r3
 800af36:	f7fd ff69 	bl	8008e0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	68f8      	ldr	r0, [r7, #12]
 800af40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af48:	f003 0304 	and.w	r3, r3, #4
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d02d      	beq.n	800afac <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	699b      	ldr	r3, [r3, #24]
 800af54:	693a      	ldr	r2, [r7, #16]
 800af56:	4413      	add	r3, r2
 800af58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800af5a:	68ba      	ldr	r2, [r7, #8]
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d90e      	bls.n	800af80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	68ba      	ldr	r2, [r7, #8]
 800af66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	68fa      	ldr	r2, [r7, #12]
 800af6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af6e:	4b19      	ldr	r3, [pc, #100]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800af70:	681a      	ldr	r2, [r3, #0]
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	3304      	adds	r3, #4
 800af76:	4619      	mov	r1, r3
 800af78:	4610      	mov	r0, r2
 800af7a:	f7fd ff0e 	bl	8008d9a <vListInsert>
 800af7e:	e015      	b.n	800afac <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af80:	2300      	movs	r3, #0
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	2300      	movs	r3, #0
 800af86:	693a      	ldr	r2, [r7, #16]
 800af88:	2100      	movs	r1, #0
 800af8a:	68f8      	ldr	r0, [r7, #12]
 800af8c:	f7ff fd68 	bl	800aa60 <xTimerGenericCommand>
 800af90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d109      	bne.n	800afac <prvSwitchTimerLists+0x98>
 800af98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af9c:	f383 8811 	msr	BASEPRI, r3
 800afa0:	f3bf 8f6f 	isb	sy
 800afa4:	f3bf 8f4f 	dsb	sy
 800afa8:	603b      	str	r3, [r7, #0]
 800afaa:	e7fe      	b.n	800afaa <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800afac:	4b09      	ldr	r3, [pc, #36]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1b2      	bne.n	800af1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800afb6:	4b07      	ldr	r3, [pc, #28]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800afbc:	4b06      	ldr	r3, [pc, #24]	; (800afd8 <prvSwitchTimerLists+0xc4>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4a04      	ldr	r2, [pc, #16]	; (800afd4 <prvSwitchTimerLists+0xc0>)
 800afc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800afc4:	4a04      	ldr	r2, [pc, #16]	; (800afd8 <prvSwitchTimerLists+0xc4>)
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	6013      	str	r3, [r2, #0]
}
 800afca:	bf00      	nop
 800afcc:	3718      	adds	r7, #24
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	20000d3c 	.word	0x20000d3c
 800afd8:	20000d40 	.word	0x20000d40

0800afdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800afe2:	f000 f963 	bl	800b2ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800afe6:	4b15      	ldr	r3, [pc, #84]	; (800b03c <prvCheckForValidListAndQueue+0x60>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d120      	bne.n	800b030 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800afee:	4814      	ldr	r0, [pc, #80]	; (800b040 <prvCheckForValidListAndQueue+0x64>)
 800aff0:	f7fd fe82 	bl	8008cf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aff4:	4813      	ldr	r0, [pc, #76]	; (800b044 <prvCheckForValidListAndQueue+0x68>)
 800aff6:	f7fd fe7f 	bl	8008cf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800affa:	4b13      	ldr	r3, [pc, #76]	; (800b048 <prvCheckForValidListAndQueue+0x6c>)
 800affc:	4a10      	ldr	r2, [pc, #64]	; (800b040 <prvCheckForValidListAndQueue+0x64>)
 800affe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b000:	4b12      	ldr	r3, [pc, #72]	; (800b04c <prvCheckForValidListAndQueue+0x70>)
 800b002:	4a10      	ldr	r2, [pc, #64]	; (800b044 <prvCheckForValidListAndQueue+0x68>)
 800b004:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b006:	2300      	movs	r3, #0
 800b008:	9300      	str	r3, [sp, #0]
 800b00a:	4b11      	ldr	r3, [pc, #68]	; (800b050 <prvCheckForValidListAndQueue+0x74>)
 800b00c:	4a11      	ldr	r2, [pc, #68]	; (800b054 <prvCheckForValidListAndQueue+0x78>)
 800b00e:	2110      	movs	r1, #16
 800b010:	200a      	movs	r0, #10
 800b012:	f7fd ff8d 	bl	8008f30 <xQueueGenericCreateStatic>
 800b016:	4602      	mov	r2, r0
 800b018:	4b08      	ldr	r3, [pc, #32]	; (800b03c <prvCheckForValidListAndQueue+0x60>)
 800b01a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b01c:	4b07      	ldr	r3, [pc, #28]	; (800b03c <prvCheckForValidListAndQueue+0x60>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d005      	beq.n	800b030 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b024:	4b05      	ldr	r3, [pc, #20]	; (800b03c <prvCheckForValidListAndQueue+0x60>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	490b      	ldr	r1, [pc, #44]	; (800b058 <prvCheckForValidListAndQueue+0x7c>)
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe fc4e 	bl	80098cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b030:	f000 f96a 	bl	800b308 <vPortExitCritical>
}
 800b034:	bf00      	nop
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	20000d44 	.word	0x20000d44
 800b040:	20000d14 	.word	0x20000d14
 800b044:	20000d28 	.word	0x20000d28
 800b048:	20000d3c 	.word	0x20000d3c
 800b04c:	20000d40 	.word	0x20000d40
 800b050:	20000df0 	.word	0x20000df0
 800b054:	20000d50 	.word	0x20000d50
 800b058:	0800c2c8 	.word	0x0800c2c8

0800b05c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b05c:	b480      	push	{r7}
 800b05e:	b085      	sub	sp, #20
 800b060:	af00      	add	r7, sp, #0
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	60b9      	str	r1, [r7, #8]
 800b066:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	3b04      	subs	r3, #4
 800b06c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b074:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	3b04      	subs	r3, #4
 800b07a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	f023 0201 	bic.w	r2, r3, #1
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	3b04      	subs	r3, #4
 800b08a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b08c:	4a0c      	ldr	r2, [pc, #48]	; (800b0c0 <pxPortInitialiseStack+0x64>)
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	3b14      	subs	r3, #20
 800b096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	3b04      	subs	r3, #4
 800b0a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f06f 0202 	mvn.w	r2, #2
 800b0aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	3b20      	subs	r3, #32
 800b0b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3714      	adds	r7, #20
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0be:	4770      	bx	lr
 800b0c0:	0800b0c5 	.word	0x0800b0c5

0800b0c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b0ce:	4b11      	ldr	r3, [pc, #68]	; (800b114 <prvTaskExitError+0x50>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0d6:	d009      	beq.n	800b0ec <prvTaskExitError+0x28>
 800b0d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0dc:	f383 8811 	msr	BASEPRI, r3
 800b0e0:	f3bf 8f6f 	isb	sy
 800b0e4:	f3bf 8f4f 	dsb	sy
 800b0e8:	60fb      	str	r3, [r7, #12]
 800b0ea:	e7fe      	b.n	800b0ea <prvTaskExitError+0x26>
 800b0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f0:	f383 8811 	msr	BASEPRI, r3
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	f3bf 8f4f 	dsb	sy
 800b0fc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b0fe:	bf00      	nop
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d0fc      	beq.n	800b100 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b106:	bf00      	nop
 800b108:	3714      	adds	r7, #20
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr
 800b112:	bf00      	nop
 800b114:	200000cc 	.word	0x200000cc
	...

0800b120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b120:	4b07      	ldr	r3, [pc, #28]	; (800b140 <pxCurrentTCBConst2>)
 800b122:	6819      	ldr	r1, [r3, #0]
 800b124:	6808      	ldr	r0, [r1, #0]
 800b126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b12a:	f380 8809 	msr	PSP, r0
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f04f 0000 	mov.w	r0, #0
 800b136:	f380 8811 	msr	BASEPRI, r0
 800b13a:	4770      	bx	lr
 800b13c:	f3af 8000 	nop.w

0800b140 <pxCurrentTCBConst2>:
 800b140:	20000814 	.word	0x20000814
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b144:	bf00      	nop
 800b146:	bf00      	nop

0800b148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b148:	4808      	ldr	r0, [pc, #32]	; (800b16c <prvPortStartFirstTask+0x24>)
 800b14a:	6800      	ldr	r0, [r0, #0]
 800b14c:	6800      	ldr	r0, [r0, #0]
 800b14e:	f380 8808 	msr	MSP, r0
 800b152:	f04f 0000 	mov.w	r0, #0
 800b156:	f380 8814 	msr	CONTROL, r0
 800b15a:	b662      	cpsie	i
 800b15c:	b661      	cpsie	f
 800b15e:	f3bf 8f4f 	dsb	sy
 800b162:	f3bf 8f6f 	isb	sy
 800b166:	df00      	svc	0
 800b168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b16a:	bf00      	nop
 800b16c:	e000ed08 	.word	0xe000ed08

0800b170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b086      	sub	sp, #24
 800b174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b176:	4b44      	ldr	r3, [pc, #272]	; (800b288 <xPortStartScheduler+0x118>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4a44      	ldr	r2, [pc, #272]	; (800b28c <xPortStartScheduler+0x11c>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d109      	bne.n	800b194 <xPortStartScheduler+0x24>
 800b180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b184:	f383 8811 	msr	BASEPRI, r3
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	613b      	str	r3, [r7, #16]
 800b192:	e7fe      	b.n	800b192 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b194:	4b3c      	ldr	r3, [pc, #240]	; (800b288 <xPortStartScheduler+0x118>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a3d      	ldr	r2, [pc, #244]	; (800b290 <xPortStartScheduler+0x120>)
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d109      	bne.n	800b1b2 <xPortStartScheduler+0x42>
 800b19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a2:	f383 8811 	msr	BASEPRI, r3
 800b1a6:	f3bf 8f6f 	isb	sy
 800b1aa:	f3bf 8f4f 	dsb	sy
 800b1ae:	60fb      	str	r3, [r7, #12]
 800b1b0:	e7fe      	b.n	800b1b0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b1b2:	4b38      	ldr	r3, [pc, #224]	; (800b294 <xPortStartScheduler+0x124>)
 800b1b4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	22ff      	movs	r2, #255	; 0xff
 800b1c2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b1cc:	78fb      	ldrb	r3, [r7, #3]
 800b1ce:	b2db      	uxtb	r3, r3
 800b1d0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b1d4:	b2da      	uxtb	r2, r3
 800b1d6:	4b30      	ldr	r3, [pc, #192]	; (800b298 <xPortStartScheduler+0x128>)
 800b1d8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b1da:	4b30      	ldr	r3, [pc, #192]	; (800b29c <xPortStartScheduler+0x12c>)
 800b1dc:	2207      	movs	r2, #7
 800b1de:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b1e0:	e009      	b.n	800b1f6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800b1e2:	4b2e      	ldr	r3, [pc, #184]	; (800b29c <xPortStartScheduler+0x12c>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	4a2c      	ldr	r2, [pc, #176]	; (800b29c <xPortStartScheduler+0x12c>)
 800b1ea:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b1ec:	78fb      	ldrb	r3, [r7, #3]
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	005b      	lsls	r3, r3, #1
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b1f6:	78fb      	ldrb	r3, [r7, #3]
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1fe:	2b80      	cmp	r3, #128	; 0x80
 800b200:	d0ef      	beq.n	800b1e2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b202:	4b26      	ldr	r3, [pc, #152]	; (800b29c <xPortStartScheduler+0x12c>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f1c3 0307 	rsb	r3, r3, #7
 800b20a:	2b04      	cmp	r3, #4
 800b20c:	d009      	beq.n	800b222 <xPortStartScheduler+0xb2>
 800b20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	60bb      	str	r3, [r7, #8]
 800b220:	e7fe      	b.n	800b220 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b222:	4b1e      	ldr	r3, [pc, #120]	; (800b29c <xPortStartScheduler+0x12c>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	021b      	lsls	r3, r3, #8
 800b228:	4a1c      	ldr	r2, [pc, #112]	; (800b29c <xPortStartScheduler+0x12c>)
 800b22a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b22c:	4b1b      	ldr	r3, [pc, #108]	; (800b29c <xPortStartScheduler+0x12c>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b234:	4a19      	ldr	r2, [pc, #100]	; (800b29c <xPortStartScheduler+0x12c>)
 800b236:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	b2da      	uxtb	r2, r3
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b240:	4b17      	ldr	r3, [pc, #92]	; (800b2a0 <xPortStartScheduler+0x130>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a16      	ldr	r2, [pc, #88]	; (800b2a0 <xPortStartScheduler+0x130>)
 800b246:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b24a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b24c:	4b14      	ldr	r3, [pc, #80]	; (800b2a0 <xPortStartScheduler+0x130>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a13      	ldr	r2, [pc, #76]	; (800b2a0 <xPortStartScheduler+0x130>)
 800b252:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b256:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b258:	f000 f9a2 	bl	800b5a0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b25c:	4b11      	ldr	r3, [pc, #68]	; (800b2a4 <xPortStartScheduler+0x134>)
 800b25e:	2200      	movs	r2, #0
 800b260:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b262:	f000 f9d9 	bl	800b618 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b266:	4b10      	ldr	r3, [pc, #64]	; (800b2a8 <xPortStartScheduler+0x138>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	4a0f      	ldr	r2, [pc, #60]	; (800b2a8 <xPortStartScheduler+0x138>)
 800b26c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b270:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b272:	f7ff ff69 	bl	800b148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b276:	f7ff f817 	bl	800a2a8 <vTaskSwitchContext>
	prvTaskExitError();
 800b27a:	f7ff ff23 	bl	800b0c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b27e:	2300      	movs	r3, #0
}
 800b280:	4618      	mov	r0, r3
 800b282:	3718      	adds	r7, #24
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}
 800b288:	e000ed00 	.word	0xe000ed00
 800b28c:	410fc271 	.word	0x410fc271
 800b290:	410fc270 	.word	0x410fc270
 800b294:	e000e400 	.word	0xe000e400
 800b298:	20000e4c 	.word	0x20000e4c
 800b29c:	20000e50 	.word	0x20000e50
 800b2a0:	e000ed20 	.word	0xe000ed20
 800b2a4:	200000cc 	.word	0x200000cc
 800b2a8:	e000ef34 	.word	0xe000ef34

0800b2ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b6:	f383 8811 	msr	BASEPRI, r3
 800b2ba:	f3bf 8f6f 	isb	sy
 800b2be:	f3bf 8f4f 	dsb	sy
 800b2c2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b2c4:	4b0e      	ldr	r3, [pc, #56]	; (800b300 <vPortEnterCritical+0x54>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	3301      	adds	r3, #1
 800b2ca:	4a0d      	ldr	r2, [pc, #52]	; (800b300 <vPortEnterCritical+0x54>)
 800b2cc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b2ce:	4b0c      	ldr	r3, [pc, #48]	; (800b300 <vPortEnterCritical+0x54>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d10e      	bne.n	800b2f4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b2d6:	4b0b      	ldr	r3, [pc, #44]	; (800b304 <vPortEnterCritical+0x58>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d009      	beq.n	800b2f4 <vPortEnterCritical+0x48>
 800b2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e4:	f383 8811 	msr	BASEPRI, r3
 800b2e8:	f3bf 8f6f 	isb	sy
 800b2ec:	f3bf 8f4f 	dsb	sy
 800b2f0:	603b      	str	r3, [r7, #0]
 800b2f2:	e7fe      	b.n	800b2f2 <vPortEnterCritical+0x46>
	}
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	200000cc 	.word	0x200000cc
 800b304:	e000ed04 	.word	0xe000ed04

0800b308 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b30e:	4b11      	ldr	r3, [pc, #68]	; (800b354 <vPortExitCritical+0x4c>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d109      	bne.n	800b32a <vPortExitCritical+0x22>
 800b316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b31a:	f383 8811 	msr	BASEPRI, r3
 800b31e:	f3bf 8f6f 	isb	sy
 800b322:	f3bf 8f4f 	dsb	sy
 800b326:	607b      	str	r3, [r7, #4]
 800b328:	e7fe      	b.n	800b328 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b32a:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <vPortExitCritical+0x4c>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3b01      	subs	r3, #1
 800b330:	4a08      	ldr	r2, [pc, #32]	; (800b354 <vPortExitCritical+0x4c>)
 800b332:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b334:	4b07      	ldr	r3, [pc, #28]	; (800b354 <vPortExitCritical+0x4c>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d104      	bne.n	800b346 <vPortExitCritical+0x3e>
 800b33c:	2300      	movs	r3, #0
 800b33e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b346:	bf00      	nop
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	200000cc 	.word	0x200000cc
	...

0800b360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b360:	f3ef 8009 	mrs	r0, PSP
 800b364:	f3bf 8f6f 	isb	sy
 800b368:	4b15      	ldr	r3, [pc, #84]	; (800b3c0 <pxCurrentTCBConst>)
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	f01e 0f10 	tst.w	lr, #16
 800b370:	bf08      	it	eq
 800b372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37a:	6010      	str	r0, [r2, #0]
 800b37c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b380:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b384:	f380 8811 	msr	BASEPRI, r0
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	f3bf 8f6f 	isb	sy
 800b390:	f7fe ff8a 	bl	800a2a8 <vTaskSwitchContext>
 800b394:	f04f 0000 	mov.w	r0, #0
 800b398:	f380 8811 	msr	BASEPRI, r0
 800b39c:	bc09      	pop	{r0, r3}
 800b39e:	6819      	ldr	r1, [r3, #0]
 800b3a0:	6808      	ldr	r0, [r1, #0]
 800b3a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a6:	f01e 0f10 	tst.w	lr, #16
 800b3aa:	bf08      	it	eq
 800b3ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b3b0:	f380 8809 	msr	PSP, r0
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	4770      	bx	lr
 800b3ba:	bf00      	nop
 800b3bc:	f3af 8000 	nop.w

0800b3c0 <pxCurrentTCBConst>:
 800b3c0:	20000814 	.word	0x20000814
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b3c4:	bf00      	nop
 800b3c6:	bf00      	nop

0800b3c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b3e0:	f7fe feaa 	bl	800a138 <xTaskIncrementTick>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d003      	beq.n	800b3f2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b3ea:	4b06      	ldr	r3, [pc, #24]	; (800b404 <xPortSysTickHandler+0x3c>)
 800b3ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3f0:	601a      	str	r2, [r3, #0]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b3fc:	bf00      	nop
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	e000ed04 	.word	0xe000ed04

0800b408 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b088      	sub	sp, #32
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	4b5d      	ldr	r3, [pc, #372]	; (800b588 <vPortSuppressTicksAndSleep+0x180>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	429a      	cmp	r2, r3
 800b418:	d902      	bls.n	800b420 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800b41a:	4b5b      	ldr	r3, [pc, #364]	; (800b588 <vPortSuppressTicksAndSleep+0x180>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800b420:	4b5a      	ldr	r3, [pc, #360]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4a59      	ldr	r2, [pc, #356]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b426:	f023 0301 	bic.w	r3, r3, #1
 800b42a:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800b42c:	4b58      	ldr	r3, [pc, #352]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b42e:	681a      	ldr	r2, [r3, #0]
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	3b01      	subs	r3, #1
 800b434:	4957      	ldr	r1, [pc, #348]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b436:	6809      	ldr	r1, [r1, #0]
 800b438:	fb01 f303 	mul.w	r3, r1, r3
 800b43c:	4413      	add	r3, r2
 800b43e:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800b440:	4b55      	ldr	r3, [pc, #340]	; (800b598 <vPortSuppressTicksAndSleep+0x190>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	69fa      	ldr	r2, [r7, #28]
 800b446:	429a      	cmp	r2, r3
 800b448:	d904      	bls.n	800b454 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800b44a:	4b53      	ldr	r3, [pc, #332]	; (800b598 <vPortSuppressTicksAndSleep+0x190>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	69fa      	ldr	r2, [r7, #28]
 800b450:	1ad3      	subs	r3, r2, r3
 800b452:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800b454:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800b456:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800b45a:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800b45e:	f7ff f8f1 	bl	800a644 <eTaskConfirmSleepModeStatus>
 800b462:	4603      	mov	r3, r0
 800b464:	2b00      	cmp	r3, #0
 800b466:	d110      	bne.n	800b48a <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800b468:	4b49      	ldr	r3, [pc, #292]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b46a:	4a4c      	ldr	r2, [pc, #304]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b470:	4b46      	ldr	r3, [pc, #280]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	4a45      	ldr	r2, [pc, #276]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b476:	f043 0301 	orr.w	r3, r3, #1
 800b47a:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800b47c:	4b45      	ldr	r3, [pc, #276]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a46      	ldr	r2, [pc, #280]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b482:	3b01      	subs	r3, #1
 800b484:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800b486:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800b488:	e07a      	b.n	800b580 <vPortSuppressTicksAndSleep+0x178>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800b48a:	4a44      	ldr	r2, [pc, #272]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b48c:	69fb      	ldr	r3, [r7, #28]
 800b48e:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b490:	4b3f      	ldr	r3, [pc, #252]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b492:	2200      	movs	r2, #0
 800b494:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b496:	4b3d      	ldr	r3, [pc, #244]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a3c      	ldr	r2, [pc, #240]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b49c:	f043 0301 	orr.w	r3, r3, #1
 800b4a0:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	60fb      	str	r3, [r7, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 800b4a6:	f107 030c 	add.w	r3, r7, #12
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7f5 f846 	bl	800053c <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d004      	beq.n	800b4c0 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800b4b6:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800b4ba:	bf30      	wfi
				__asm volatile( "isb" );
 800b4bc:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800b4c0:	1d3b      	adds	r3, r7, #4
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f7f5 f844 	bl	8000550 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800b4c8:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800b4ca:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800b4ce:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800b4d2:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800b4d4:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800b4d8:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800b4dc:	4b2b      	ldr	r3, [pc, #172]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b4de:	2206      	movs	r2, #6
 800b4e0:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800b4e2:	4b2a      	ldr	r3, [pc, #168]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d01d      	beq.n	800b52a <vPortSuppressTicksAndSleep+0x122>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800b4ee:	4b29      	ldr	r3, [pc, #164]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b4f0:	681a      	ldr	r2, [r3, #0]
 800b4f2:	4b27      	ldr	r3, [pc, #156]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b4f4:	6819      	ldr	r1, [r3, #0]
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	1acb      	subs	r3, r1, r3
 800b4fa:	4413      	add	r3, r2
 800b4fc:	3b01      	subs	r3, #1
 800b4fe:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800b500:	4b25      	ldr	r3, [pc, #148]	; (800b598 <vPortSuppressTicksAndSleep+0x190>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	697a      	ldr	r2, [r7, #20]
 800b506:	429a      	cmp	r2, r3
 800b508:	d304      	bcc.n	800b514 <vPortSuppressTicksAndSleep+0x10c>
 800b50a:	4b22      	ldr	r3, [pc, #136]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	697a      	ldr	r2, [r7, #20]
 800b510:	429a      	cmp	r2, r3
 800b512:	d903      	bls.n	800b51c <vPortSuppressTicksAndSleep+0x114>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800b514:	4b1f      	ldr	r3, [pc, #124]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	3b01      	subs	r3, #1
 800b51a:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800b51c:	4a1f      	ldr	r2, [pc, #124]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	3b01      	subs	r3, #1
 800b526:	61bb      	str	r3, [r7, #24]
 800b528:	e018      	b.n	800b55c <vPortSuppressTicksAndSleep+0x154>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	4a19      	ldr	r2, [pc, #100]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b52e:	6812      	ldr	r2, [r2, #0]
 800b530:	fb02 f203 	mul.w	r2, r2, r3
 800b534:	4b16      	ldr	r3, [pc, #88]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	1ad3      	subs	r3, r2, r3
 800b53a:	613b      	str	r3, [r7, #16]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800b53c:	4b15      	ldr	r3, [pc, #84]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	693a      	ldr	r2, [r7, #16]
 800b542:	fbb2 f3f3 	udiv	r3, r2, r3
 800b546:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800b548:	69bb      	ldr	r3, [r7, #24]
 800b54a:	3301      	adds	r3, #1
 800b54c:	4a11      	ldr	r2, [pc, #68]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b54e:	6812      	ldr	r2, [r2, #0]
 800b550:	fb02 f203 	mul.w	r2, r2, r3
 800b554:	4911      	ldr	r1, [pc, #68]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	1ad3      	subs	r3, r2, r3
 800b55a:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b55c:	4b0c      	ldr	r3, [pc, #48]	; (800b590 <vPortSuppressTicksAndSleep+0x188>)
 800b55e:	2200      	movs	r2, #0
 800b560:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b562:	4b0a      	ldr	r3, [pc, #40]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4a09      	ldr	r2, [pc, #36]	; (800b58c <vPortSuppressTicksAndSleep+0x184>)
 800b568:	f043 0301 	orr.w	r3, r3, #1
 800b56c:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800b56e:	69b8      	ldr	r0, [r7, #24]
 800b570:	f7fe fdbc 	bl	800a0ec <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800b574:	4b07      	ldr	r3, [pc, #28]	; (800b594 <vPortSuppressTicksAndSleep+0x18c>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4a08      	ldr	r2, [pc, #32]	; (800b59c <vPortSuppressTicksAndSleep+0x194>)
 800b57a:	3b01      	subs	r3, #1
 800b57c:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800b57e:	b662      	cpsie	i
	}
 800b580:	bf00      	nop
 800b582:	3720      	adds	r7, #32
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}
 800b588:	20000e44 	.word	0x20000e44
 800b58c:	e000e010 	.word	0xe000e010
 800b590:	e000e018 	.word	0xe000e018
 800b594:	20000e40 	.word	0x20000e40
 800b598:	20000e48 	.word	0x20000e48
 800b59c:	e000e014 	.word	0xe000e014

0800b5a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800b5a4:	4b14      	ldr	r3, [pc, #80]	; (800b5f8 <vPortSetupTimerInterrupt+0x58>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a14      	ldr	r2, [pc, #80]	; (800b5fc <vPortSetupTimerInterrupt+0x5c>)
 800b5aa:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ae:	099b      	lsrs	r3, r3, #6
 800b5b0:	4a13      	ldr	r2, [pc, #76]	; (800b600 <vPortSetupTimerInterrupt+0x60>)
 800b5b2:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800b5b4:	4b12      	ldr	r3, [pc, #72]	; (800b600 <vPortSetupTimerInterrupt+0x60>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800b5bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5c0:	4a10      	ldr	r2, [pc, #64]	; (800b604 <vPortSetupTimerInterrupt+0x64>)
 800b5c2:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800b5c4:	4b10      	ldr	r3, [pc, #64]	; (800b608 <vPortSetupTimerInterrupt+0x68>)
 800b5c6:	222d      	movs	r2, #45	; 0x2d
 800b5c8:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b5ca:	4b10      	ldr	r3, [pc, #64]	; (800b60c <vPortSetupTimerInterrupt+0x6c>)
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b5d0:	4b0f      	ldr	r3, [pc, #60]	; (800b610 <vPortSetupTimerInterrupt+0x70>)
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b5d6:	4b08      	ldr	r3, [pc, #32]	; (800b5f8 <vPortSetupTimerInterrupt+0x58>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4a08      	ldr	r2, [pc, #32]	; (800b5fc <vPortSetupTimerInterrupt+0x5c>)
 800b5dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b5e0:	099b      	lsrs	r3, r3, #6
 800b5e2:	4a0c      	ldr	r2, [pc, #48]	; (800b614 <vPortSetupTimerInterrupt+0x74>)
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b5e8:	4b08      	ldr	r3, [pc, #32]	; (800b60c <vPortSetupTimerInterrupt+0x6c>)
 800b5ea:	2207      	movs	r2, #7
 800b5ec:	601a      	str	r2, [r3, #0]
}
 800b5ee:	bf00      	nop
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f6:	4770      	bx	lr
 800b5f8:	200000a0 	.word	0x200000a0
 800b5fc:	10624dd3 	.word	0x10624dd3
 800b600:	20000e40 	.word	0x20000e40
 800b604:	20000e44 	.word	0x20000e44
 800b608:	20000e48 	.word	0x20000e48
 800b60c:	e000e010 	.word	0xe000e010
 800b610:	e000e018 	.word	0xe000e018
 800b614:	e000e014 	.word	0xe000e014

0800b618 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b618:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b628 <vPortEnableVFP+0x10>
 800b61c:	6801      	ldr	r1, [r0, #0]
 800b61e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b622:	6001      	str	r1, [r0, #0]
 800b624:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b626:	bf00      	nop
 800b628:	e000ed88 	.word	0xe000ed88

0800b62c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b632:	f3ef 8305 	mrs	r3, IPSR
 800b636:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b0f      	cmp	r3, #15
 800b63c:	d913      	bls.n	800b666 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b63e:	4a16      	ldr	r2, [pc, #88]	; (800b698 <vPortValidateInterruptPriority+0x6c>)
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	4413      	add	r3, r2
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b648:	4b14      	ldr	r3, [pc, #80]	; (800b69c <vPortValidateInterruptPriority+0x70>)
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	7afa      	ldrb	r2, [r7, #11]
 800b64e:	429a      	cmp	r2, r3
 800b650:	d209      	bcs.n	800b666 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800b652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b656:	f383 8811 	msr	BASEPRI, r3
 800b65a:	f3bf 8f6f 	isb	sy
 800b65e:	f3bf 8f4f 	dsb	sy
 800b662:	607b      	str	r3, [r7, #4]
 800b664:	e7fe      	b.n	800b664 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b666:	4b0e      	ldr	r3, [pc, #56]	; (800b6a0 <vPortValidateInterruptPriority+0x74>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b66e:	4b0d      	ldr	r3, [pc, #52]	; (800b6a4 <vPortValidateInterruptPriority+0x78>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	429a      	cmp	r2, r3
 800b674:	d909      	bls.n	800b68a <vPortValidateInterruptPriority+0x5e>
 800b676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67a:	f383 8811 	msr	BASEPRI, r3
 800b67e:	f3bf 8f6f 	isb	sy
 800b682:	f3bf 8f4f 	dsb	sy
 800b686:	603b      	str	r3, [r7, #0]
 800b688:	e7fe      	b.n	800b688 <vPortValidateInterruptPriority+0x5c>
	}
 800b68a:	bf00      	nop
 800b68c:	3714      	adds	r7, #20
 800b68e:	46bd      	mov	sp, r7
 800b690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	e000e3f0 	.word	0xe000e3f0
 800b69c:	20000e4c 	.word	0x20000e4c
 800b6a0:	e000ed0c 	.word	0xe000ed0c
 800b6a4:	20000e50 	.word	0x20000e50

0800b6a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b08a      	sub	sp, #40	; 0x28
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b6b4:	f7fe fc16 	bl	8009ee4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b6b8:	4b57      	ldr	r3, [pc, #348]	; (800b818 <pvPortMalloc+0x170>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b6c0:	f000 f90c 	bl	800b8dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b6c4:	4b55      	ldr	r3, [pc, #340]	; (800b81c <pvPortMalloc+0x174>)
 800b6c6:	681a      	ldr	r2, [r3, #0]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	f040 808c 	bne.w	800b7ea <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d01c      	beq.n	800b712 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800b6d8:	2208      	movs	r2, #8
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4413      	add	r3, r2
 800b6de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f003 0307 	and.w	r3, r3, #7
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d013      	beq.n	800b712 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f023 0307 	bic.w	r3, r3, #7
 800b6f0:	3308      	adds	r3, #8
 800b6f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f003 0307 	and.w	r3, r3, #7
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d009      	beq.n	800b712 <pvPortMalloc+0x6a>
 800b6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	617b      	str	r3, [r7, #20]
 800b710:	e7fe      	b.n	800b710 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d068      	beq.n	800b7ea <pvPortMalloc+0x142>
 800b718:	4b41      	ldr	r3, [pc, #260]	; (800b820 <pvPortMalloc+0x178>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d863      	bhi.n	800b7ea <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b722:	4b40      	ldr	r3, [pc, #256]	; (800b824 <pvPortMalloc+0x17c>)
 800b724:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b726:	4b3f      	ldr	r3, [pc, #252]	; (800b824 <pvPortMalloc+0x17c>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b72c:	e004      	b.n	800b738 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800b72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b730:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	687a      	ldr	r2, [r7, #4]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d903      	bls.n	800b74a <pvPortMalloc+0xa2>
 800b742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d1f1      	bne.n	800b72e <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b74a:	4b33      	ldr	r3, [pc, #204]	; (800b818 <pvPortMalloc+0x170>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b750:	429a      	cmp	r2, r3
 800b752:	d04a      	beq.n	800b7ea <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b754:	6a3b      	ldr	r3, [r7, #32]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2208      	movs	r2, #8
 800b75a:	4413      	add	r3, r2
 800b75c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b760:	681a      	ldr	r2, [r3, #0]
 800b762:	6a3b      	ldr	r3, [r7, #32]
 800b764:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b768:	685a      	ldr	r2, [r3, #4]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	1ad2      	subs	r2, r2, r3
 800b76e:	2308      	movs	r3, #8
 800b770:	005b      	lsls	r3, r3, #1
 800b772:	429a      	cmp	r2, r3
 800b774:	d91e      	bls.n	800b7b4 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	4413      	add	r3, r2
 800b77c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	f003 0307 	and.w	r3, r3, #7
 800b784:	2b00      	cmp	r3, #0
 800b786:	d009      	beq.n	800b79c <pvPortMalloc+0xf4>
 800b788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78c:	f383 8811 	msr	BASEPRI, r3
 800b790:	f3bf 8f6f 	isb	sy
 800b794:	f3bf 8f4f 	dsb	sy
 800b798:	613b      	str	r3, [r7, #16]
 800b79a:	e7fe      	b.n	800b79a <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79e:	685a      	ldr	r2, [r3, #4]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	1ad2      	subs	r2, r2, r3
 800b7a4:	69bb      	ldr	r3, [r7, #24]
 800b7a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b7ae:	69b8      	ldr	r0, [r7, #24]
 800b7b0:	f000 f8f6 	bl	800b9a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b7b4:	4b1a      	ldr	r3, [pc, #104]	; (800b820 <pvPortMalloc+0x178>)
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	1ad3      	subs	r3, r2, r3
 800b7be:	4a18      	ldr	r2, [pc, #96]	; (800b820 <pvPortMalloc+0x178>)
 800b7c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b7c2:	4b17      	ldr	r3, [pc, #92]	; (800b820 <pvPortMalloc+0x178>)
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	4b18      	ldr	r3, [pc, #96]	; (800b828 <pvPortMalloc+0x180>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d203      	bcs.n	800b7d6 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b7ce:	4b14      	ldr	r3, [pc, #80]	; (800b820 <pvPortMalloc+0x178>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	4a15      	ldr	r2, [pc, #84]	; (800b828 <pvPortMalloc+0x180>)
 800b7d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b7d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7d8:	685a      	ldr	r2, [r3, #4]
 800b7da:	4b10      	ldr	r3, [pc, #64]	; (800b81c <pvPortMalloc+0x174>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	431a      	orrs	r2, r3
 800b7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b7e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b7ea:	f7fe fbc1 	bl	8009f70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	f003 0307 	and.w	r3, r3, #7
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d009      	beq.n	800b80c <pvPortMalloc+0x164>
 800b7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fc:	f383 8811 	msr	BASEPRI, r3
 800b800:	f3bf 8f6f 	isb	sy
 800b804:	f3bf 8f4f 	dsb	sy
 800b808:	60fb      	str	r3, [r7, #12]
 800b80a:	e7fe      	b.n	800b80a <pvPortMalloc+0x162>
	return pvReturn;
 800b80c:	69fb      	ldr	r3, [r7, #28]
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3728      	adds	r7, #40	; 0x28
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	20004a5c 	.word	0x20004a5c
 800b81c:	20004a68 	.word	0x20004a68
 800b820:	20004a60 	.word	0x20004a60
 800b824:	20004a54 	.word	0x20004a54
 800b828:	20004a64 	.word	0x20004a64

0800b82c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b086      	sub	sp, #24
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d046      	beq.n	800b8cc <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b83e:	2308      	movs	r3, #8
 800b840:	425b      	negs	r3, r3
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	4413      	add	r3, r2
 800b846:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	685a      	ldr	r2, [r3, #4]
 800b850:	4b20      	ldr	r3, [pc, #128]	; (800b8d4 <vPortFree+0xa8>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4013      	ands	r3, r2
 800b856:	2b00      	cmp	r3, #0
 800b858:	d109      	bne.n	800b86e <vPortFree+0x42>
 800b85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b85e:	f383 8811 	msr	BASEPRI, r3
 800b862:	f3bf 8f6f 	isb	sy
 800b866:	f3bf 8f4f 	dsb	sy
 800b86a:	60fb      	str	r3, [r7, #12]
 800b86c:	e7fe      	b.n	800b86c <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d009      	beq.n	800b88a <vPortFree+0x5e>
 800b876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87a:	f383 8811 	msr	BASEPRI, r3
 800b87e:	f3bf 8f6f 	isb	sy
 800b882:	f3bf 8f4f 	dsb	sy
 800b886:	60bb      	str	r3, [r7, #8]
 800b888:	e7fe      	b.n	800b888 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	685a      	ldr	r2, [r3, #4]
 800b88e:	4b11      	ldr	r3, [pc, #68]	; (800b8d4 <vPortFree+0xa8>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4013      	ands	r3, r2
 800b894:	2b00      	cmp	r3, #0
 800b896:	d019      	beq.n	800b8cc <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d115      	bne.n	800b8cc <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	685a      	ldr	r2, [r3, #4]
 800b8a4:	4b0b      	ldr	r3, [pc, #44]	; (800b8d4 <vPortFree+0xa8>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	43db      	mvns	r3, r3
 800b8aa:	401a      	ands	r2, r3
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b8b0:	f7fe fb18 	bl	8009ee4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	685a      	ldr	r2, [r3, #4]
 800b8b8:	4b07      	ldr	r3, [pc, #28]	; (800b8d8 <vPortFree+0xac>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4413      	add	r3, r2
 800b8be:	4a06      	ldr	r2, [pc, #24]	; (800b8d8 <vPortFree+0xac>)
 800b8c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b8c2:	6938      	ldr	r0, [r7, #16]
 800b8c4:	f000 f86c 	bl	800b9a0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b8c8:	f7fe fb52 	bl	8009f70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b8cc:	bf00      	nop
 800b8ce:	3718      	adds	r7, #24
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	20004a68 	.word	0x20004a68
 800b8d8:	20004a60 	.word	0x20004a60

0800b8dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b8e2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b8e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b8e8:	4b27      	ldr	r3, [pc, #156]	; (800b988 <prvHeapInit+0xac>)
 800b8ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f003 0307 	and.w	r3, r3, #7
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d00c      	beq.n	800b910 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	3307      	adds	r3, #7
 800b8fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f023 0307 	bic.w	r3, r3, #7
 800b902:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	1ad3      	subs	r3, r2, r3
 800b90a:	4a1f      	ldr	r2, [pc, #124]	; (800b988 <prvHeapInit+0xac>)
 800b90c:	4413      	add	r3, r2
 800b90e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b914:	4a1d      	ldr	r2, [pc, #116]	; (800b98c <prvHeapInit+0xb0>)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b91a:	4b1c      	ldr	r3, [pc, #112]	; (800b98c <prvHeapInit+0xb0>)
 800b91c:	2200      	movs	r2, #0
 800b91e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	4413      	add	r3, r2
 800b926:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b928:	2208      	movs	r2, #8
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	1a9b      	subs	r3, r3, r2
 800b92e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f023 0307 	bic.w	r3, r3, #7
 800b936:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4a15      	ldr	r2, [pc, #84]	; (800b990 <prvHeapInit+0xb4>)
 800b93c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b93e:	4b14      	ldr	r3, [pc, #80]	; (800b990 <prvHeapInit+0xb4>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	2200      	movs	r2, #0
 800b944:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b946:	4b12      	ldr	r3, [pc, #72]	; (800b990 <prvHeapInit+0xb4>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2200      	movs	r2, #0
 800b94c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	68fa      	ldr	r2, [r7, #12]
 800b956:	1ad2      	subs	r2, r2, r3
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b95c:	4b0c      	ldr	r3, [pc, #48]	; (800b990 <prvHeapInit+0xb4>)
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	4a0a      	ldr	r2, [pc, #40]	; (800b994 <prvHeapInit+0xb8>)
 800b96a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	4a09      	ldr	r2, [pc, #36]	; (800b998 <prvHeapInit+0xbc>)
 800b972:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b974:	4b09      	ldr	r3, [pc, #36]	; (800b99c <prvHeapInit+0xc0>)
 800b976:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b97a:	601a      	str	r2, [r3, #0]
}
 800b97c:	bf00      	nop
 800b97e:	3714      	adds	r7, #20
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr
 800b988:	20000e54 	.word	0x20000e54
 800b98c:	20004a54 	.word	0x20004a54
 800b990:	20004a5c 	.word	0x20004a5c
 800b994:	20004a64 	.word	0x20004a64
 800b998:	20004a60 	.word	0x20004a60
 800b99c:	20004a68 	.word	0x20004a68

0800b9a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b085      	sub	sp, #20
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b9a8:	4b28      	ldr	r3, [pc, #160]	; (800ba4c <prvInsertBlockIntoFreeList+0xac>)
 800b9aa:	60fb      	str	r3, [r7, #12]
 800b9ac:	e002      	b.n	800b9b4 <prvInsertBlockIntoFreeList+0x14>
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	60fb      	str	r3, [r7, #12]
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d8f7      	bhi.n	800b9ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	68ba      	ldr	r2, [r7, #8]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d108      	bne.n	800b9e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	685a      	ldr	r2, [r3, #4]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	685b      	ldr	r3, [r3, #4]
 800b9d8:	441a      	add	r2, r3
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	68ba      	ldr	r2, [r7, #8]
 800b9ec:	441a      	add	r2, r3
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d118      	bne.n	800ba28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681a      	ldr	r2, [r3, #0]
 800b9fa:	4b15      	ldr	r3, [pc, #84]	; (800ba50 <prvInsertBlockIntoFreeList+0xb0>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d00d      	beq.n	800ba1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	685a      	ldr	r2, [r3, #4]
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	685b      	ldr	r3, [r3, #4]
 800ba0c:	441a      	add	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	681a      	ldr	r2, [r3, #0]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	601a      	str	r2, [r3, #0]
 800ba1c:	e008      	b.n	800ba30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ba1e:	4b0c      	ldr	r3, [pc, #48]	; (800ba50 <prvInsertBlockIntoFreeList+0xb0>)
 800ba20:	681a      	ldr	r2, [r3, #0]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	601a      	str	r2, [r3, #0]
 800ba26:	e003      	b.n	800ba30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681a      	ldr	r2, [r3, #0]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ba30:	68fa      	ldr	r2, [r7, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d002      	beq.n	800ba3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	687a      	ldr	r2, [r7, #4]
 800ba3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba3e:	bf00      	nop
 800ba40:	3714      	adds	r7, #20
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr
 800ba4a:	bf00      	nop
 800ba4c:	20004a54 	.word	0x20004a54
 800ba50:	20004a5c 	.word	0x20004a5c

0800ba54 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ba58:	2201      	movs	r2, #1
 800ba5a:	490e      	ldr	r1, [pc, #56]	; (800ba94 <MX_USB_HOST_Init+0x40>)
 800ba5c:	480e      	ldr	r0, [pc, #56]	; (800ba98 <MX_USB_HOST_Init+0x44>)
 800ba5e:	f7fb f873 	bl	8006b48 <USBH_Init>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d001      	beq.n	800ba6c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ba68:	f7f5 fb3b 	bl	80010e2 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ba6c:	490b      	ldr	r1, [pc, #44]	; (800ba9c <MX_USB_HOST_Init+0x48>)
 800ba6e:	480a      	ldr	r0, [pc, #40]	; (800ba98 <MX_USB_HOST_Init+0x44>)
 800ba70:	f7fb f91a 	bl	8006ca8 <USBH_RegisterClass>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d001      	beq.n	800ba7e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ba7a:	f7f5 fb32 	bl	80010e2 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ba7e:	4806      	ldr	r0, [pc, #24]	; (800ba98 <MX_USB_HOST_Init+0x44>)
 800ba80:	f7fb f99e 	bl	8006dc0 <USBH_Start>
 800ba84:	4603      	mov	r3, r0
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ba8a:	f7f5 fb2a 	bl	80010e2 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ba8e:	bf00      	nop
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	0800baa1 	.word	0x0800baa1
 800ba98:	20004c9c 	.word	0x20004c9c
 800ba9c:	200000ac 	.word	0x200000ac

0800baa0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b083      	sub	sp, #12
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	460b      	mov	r3, r1
 800baaa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800baac:	78fb      	ldrb	r3, [r7, #3]
 800baae:	3b01      	subs	r3, #1
 800bab0:	2b04      	cmp	r3, #4
 800bab2:	d819      	bhi.n	800bae8 <USBH_UserProcess+0x48>
 800bab4:	a201      	add	r2, pc, #4	; (adr r2, 800babc <USBH_UserProcess+0x1c>)
 800bab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baba:	bf00      	nop
 800babc:	0800bae9 	.word	0x0800bae9
 800bac0:	0800bad9 	.word	0x0800bad9
 800bac4:	0800bae9 	.word	0x0800bae9
 800bac8:	0800bae1 	.word	0x0800bae1
 800bacc:	0800bad1 	.word	0x0800bad1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800bad0:	4b09      	ldr	r3, [pc, #36]	; (800baf8 <USBH_UserProcess+0x58>)
 800bad2:	2203      	movs	r2, #3
 800bad4:	701a      	strb	r2, [r3, #0]
  break;
 800bad6:	e008      	b.n	800baea <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bad8:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <USBH_UserProcess+0x58>)
 800bada:	2202      	movs	r2, #2
 800badc:	701a      	strb	r2, [r3, #0]
  break;
 800bade:	e004      	b.n	800baea <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800bae0:	4b05      	ldr	r3, [pc, #20]	; (800baf8 <USBH_UserProcess+0x58>)
 800bae2:	2201      	movs	r2, #1
 800bae4:	701a      	strb	r2, [r3, #0]
  break;
 800bae6:	e000      	b.n	800baea <USBH_UserProcess+0x4a>

  default:
  break;
 800bae8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800baea:	bf00      	nop
 800baec:	370c      	adds	r7, #12
 800baee:	46bd      	mov	sp, r7
 800baf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf4:	4770      	bx	lr
 800baf6:	bf00      	nop
 800baf8:	20004a6c 	.word	0x20004a6c

0800bafc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b08a      	sub	sp, #40	; 0x28
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb04:	f107 0314 	add.w	r3, r7, #20
 800bb08:	2200      	movs	r2, #0
 800bb0a:	601a      	str	r2, [r3, #0]
 800bb0c:	605a      	str	r2, [r3, #4]
 800bb0e:	609a      	str	r2, [r3, #8]
 800bb10:	60da      	str	r2, [r3, #12]
 800bb12:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bb1c:	d147      	bne.n	800bbae <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb1e:	2300      	movs	r3, #0
 800bb20:	613b      	str	r3, [r7, #16]
 800bb22:	4b25      	ldr	r3, [pc, #148]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb26:	4a24      	ldr	r2, [pc, #144]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb28:	f043 0301 	orr.w	r3, r3, #1
 800bb2c:	6313      	str	r3, [r2, #48]	; 0x30
 800bb2e:	4b22      	ldr	r3, [pc, #136]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb32:	f003 0301 	and.w	r3, r3, #1
 800bb36:	613b      	str	r3, [r7, #16]
 800bb38:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bb3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb40:	2300      	movs	r3, #0
 800bb42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb44:	2300      	movs	r3, #0
 800bb46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bb48:	f107 0314 	add.w	r3, r7, #20
 800bb4c:	4619      	mov	r1, r3
 800bb4e:	481b      	ldr	r0, [pc, #108]	; (800bbbc <HAL_HCD_MspInit+0xc0>)
 800bb50:	f7f6 fa7a 	bl	8002048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bb54:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800bb58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb5a:	2302      	movs	r3, #2
 800bb5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb62:	2300      	movs	r3, #0
 800bb64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bb66:	230a      	movs	r3, #10
 800bb68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb6a:	f107 0314 	add.w	r3, r7, #20
 800bb6e:	4619      	mov	r1, r3
 800bb70:	4812      	ldr	r0, [pc, #72]	; (800bbbc <HAL_HCD_MspInit+0xc0>)
 800bb72:	f7f6 fa69 	bl	8002048 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bb76:	4b10      	ldr	r3, [pc, #64]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb7a:	4a0f      	ldr	r2, [pc, #60]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb80:	6353      	str	r3, [r2, #52]	; 0x34
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
 800bb86:	4b0c      	ldr	r3, [pc, #48]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb8a:	4a0b      	ldr	r2, [pc, #44]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bb90:	6453      	str	r3, [r2, #68]	; 0x44
 800bb92:	4b09      	ldr	r3, [pc, #36]	; (800bbb8 <HAL_HCD_MspInit+0xbc>)
 800bb94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bb9a:	60fb      	str	r3, [r7, #12]
 800bb9c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bb9e:	2200      	movs	r2, #0
 800bba0:	2105      	movs	r1, #5
 800bba2:	2043      	movs	r0, #67	; 0x43
 800bba4:	f7f6 fa19 	bl	8001fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bba8:	2043      	movs	r0, #67	; 0x43
 800bbaa:	f7f6 fa32 	bl	8002012 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bbae:	bf00      	nop
 800bbb0:	3728      	adds	r7, #40	; 0x28
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	40023800 	.word	0x40023800
 800bbbc:	40020000 	.word	0x40020000

0800bbc0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b082      	sub	sp, #8
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fb fda3 	bl	800771a <USBH_LL_IncTimer>
}
 800bbd4:	bf00      	nop
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}

0800bbdc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbea:	4618      	mov	r0, r3
 800bbec:	f7fb fde7 	bl	80077be <USBH_LL_Connect>
}
 800bbf0:	bf00      	nop
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7fb fdfc 	bl	8007804 <USBH_LL_Disconnect>
}
 800bc0c:	bf00      	nop
 800bc0e:	3708      	adds	r7, #8
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	70fb      	strb	r3, [r7, #3]
 800bc20:	4613      	mov	r3, r2
 800bc22:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7fb fe33 	bl	8007896 <USBH_LL_NotifyURBChange>
#endif
}
 800bc30:	bf00      	nop
 800bc32:	3708      	adds	r7, #8
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}

0800bc38 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7fb fd91 	bl	800776e <USBH_LL_PortEnabled>
} 
 800bc4c:	bf00      	nop
 800bc4e:	3708      	adds	r7, #8
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fb fd9d 	bl	80077a2 <USBH_LL_PortDisabled>
} 
 800bc68:	bf00      	nop
 800bc6a:	3708      	adds	r7, #8
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800bc7e:	2b01      	cmp	r3, #1
 800bc80:	d12a      	bne.n	800bcd8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800bc82:	4a18      	ldr	r2, [pc, #96]	; (800bce4 <USBH_LL_Init+0x74>)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	4a15      	ldr	r2, [pc, #84]	; (800bce4 <USBH_LL_Init+0x74>)
 800bc8e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bc92:	4b14      	ldr	r3, [pc, #80]	; (800bce4 <USBH_LL_Init+0x74>)
 800bc94:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bc98:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bc9a:	4b12      	ldr	r3, [pc, #72]	; (800bce4 <USBH_LL_Init+0x74>)
 800bc9c:	2208      	movs	r2, #8
 800bc9e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bca0:	4b10      	ldr	r3, [pc, #64]	; (800bce4 <USBH_LL_Init+0x74>)
 800bca2:	2201      	movs	r2, #1
 800bca4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bca6:	4b0f      	ldr	r3, [pc, #60]	; (800bce4 <USBH_LL_Init+0x74>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800bcac:	4b0d      	ldr	r3, [pc, #52]	; (800bce4 <USBH_LL_Init+0x74>)
 800bcae:	2202      	movs	r2, #2
 800bcb0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bcb2:	4b0c      	ldr	r3, [pc, #48]	; (800bce4 <USBH_LL_Init+0x74>)
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800bcb8:	480a      	ldr	r0, [pc, #40]	; (800bce4 <USBH_LL_Init+0x74>)
 800bcba:	f7f6 fb78 	bl	80023ae <HAL_HCD_Init>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d001      	beq.n	800bcc8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800bcc4:	f7f5 fa0d 	bl	80010e2 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800bcc8:	4806      	ldr	r0, [pc, #24]	; (800bce4 <USBH_LL_Init+0x74>)
 800bcca:	f7f6 ff7b 	bl	8002bc4 <HAL_HCD_GetCurrentFrame>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7fb fd12 	bl	80076fc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3708      	adds	r7, #8
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20005080 	.word	0x20005080

0800bce8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7f6 fee8 	bl	8002ad4 <HAL_HCD_Start>
 800bd04:	4603      	mov	r3, r0
 800bd06:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f000 f95c 	bl	800bfc8 <USBH_Get_USB_Status>
 800bd10:	4603      	mov	r3, r0
 800bd12:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bd14:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3710      	adds	r7, #16
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}

0800bd1e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800bd1e:	b580      	push	{r7, lr}
 800bd20:	b084      	sub	sp, #16
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd26:	2300      	movs	r3, #0
 800bd28:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bd34:	4618      	mov	r0, r3
 800bd36:	f7f6 fef0 	bl	8002b1a <HAL_HCD_Stop>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bd3e:	7bfb      	ldrb	r3, [r7, #15]
 800bd40:	4618      	mov	r0, r3
 800bd42:	f000 f941 	bl	800bfc8 <USBH_Get_USB_Status>
 800bd46:	4603      	mov	r3, r0
 800bd48:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800bd4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3710      	adds	r7, #16
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b084      	sub	sp, #16
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f6 ff3a 	bl	8002be0 <HAL_HCD_GetCurrentSpeed>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	d007      	beq.n	800bd82 <USBH_LL_GetSpeed+0x2e>
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d302      	bcc.n	800bd7c <USBH_LL_GetSpeed+0x28>
 800bd76:	2b02      	cmp	r3, #2
 800bd78:	d006      	beq.n	800bd88 <USBH_LL_GetSpeed+0x34>
 800bd7a:	e008      	b.n	800bd8e <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd80:	e008      	b.n	800bd94 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800bd82:	2301      	movs	r3, #1
 800bd84:	73fb      	strb	r3, [r7, #15]
    break;
 800bd86:	e005      	b.n	800bd94 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800bd88:	2302      	movs	r3, #2
 800bd8a:	73fb      	strb	r3, [r7, #15]
    break;
 800bd8c:	e002      	b.n	800bd94 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	73fb      	strb	r3, [r7, #15]
    break;
 800bd92:	bf00      	nop
  }
  return  speed;
 800bd94:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3710      	adds	r7, #16
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}

0800bd9e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800bd9e:	b580      	push	{r7, lr}
 800bda0:	b084      	sub	sp, #16
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bda6:	2300      	movs	r3, #0
 800bda8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f7f6 fecd 	bl	8002b54 <HAL_HCD_ResetPort>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f000 f901 	bl	800bfc8 <USBH_Get_USB_Status>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bdca:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3710      	adds	r7, #16
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b082      	sub	sp, #8
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
 800bddc:	460b      	mov	r3, r1
 800bdde:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bde6:	78fa      	ldrb	r2, [r7, #3]
 800bde8:	4611      	mov	r1, r2
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7f6 fed5 	bl	8002b9a <HAL_HCD_HC_GetXferCount>
 800bdf0:	4603      	mov	r3, r0
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3708      	adds	r7, #8
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}

0800bdfa <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bdfa:	b590      	push	{r4, r7, lr}
 800bdfc:	b089      	sub	sp, #36	; 0x24
 800bdfe:	af04      	add	r7, sp, #16
 800be00:	6078      	str	r0, [r7, #4]
 800be02:	4608      	mov	r0, r1
 800be04:	4611      	mov	r1, r2
 800be06:	461a      	mov	r2, r3
 800be08:	4603      	mov	r3, r0
 800be0a:	70fb      	strb	r3, [r7, #3]
 800be0c:	460b      	mov	r3, r1
 800be0e:	70bb      	strb	r3, [r7, #2]
 800be10:	4613      	mov	r3, r2
 800be12:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be14:	2300      	movs	r3, #0
 800be16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be18:	2300      	movs	r3, #0
 800be1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800be22:	787c      	ldrb	r4, [r7, #1]
 800be24:	78ba      	ldrb	r2, [r7, #2]
 800be26:	78f9      	ldrb	r1, [r7, #3]
 800be28:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800be2a:	9302      	str	r3, [sp, #8]
 800be2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800be30:	9301      	str	r3, [sp, #4]
 800be32:	f897 3020 	ldrb.w	r3, [r7, #32]
 800be36:	9300      	str	r3, [sp, #0]
 800be38:	4623      	mov	r3, r4
 800be3a:	f7f6 fb1a 	bl	8002472 <HAL_HCD_HC_Init>
 800be3e:	4603      	mov	r3, r0
 800be40:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800be42:	7bfb      	ldrb	r3, [r7, #15]
 800be44:	4618      	mov	r0, r3
 800be46:	f000 f8bf 	bl	800bfc8 <USBH_Get_USB_Status>
 800be4a:	4603      	mov	r3, r0
 800be4c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800be4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3714      	adds	r7, #20
 800be54:	46bd      	mov	sp, r7
 800be56:	bd90      	pop	{r4, r7, pc}

0800be58 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	460b      	mov	r3, r1
 800be62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be64:	2300      	movs	r3, #0
 800be66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be68:	2300      	movs	r3, #0
 800be6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800be72:	78fa      	ldrb	r2, [r7, #3]
 800be74:	4611      	mov	r1, r2
 800be76:	4618      	mov	r0, r3
 800be78:	f7f6 fb93 	bl	80025a2 <HAL_HCD_HC_Halt>
 800be7c:	4603      	mov	r3, r0
 800be7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800be80:	7bfb      	ldrb	r3, [r7, #15]
 800be82:	4618      	mov	r0, r3
 800be84:	f000 f8a0 	bl	800bfc8 <USBH_Get_USB_Status>
 800be88:	4603      	mov	r3, r0
 800be8a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800be8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be8e:	4618      	mov	r0, r3
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}

0800be96 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800be96:	b590      	push	{r4, r7, lr}
 800be98:	b089      	sub	sp, #36	; 0x24
 800be9a:	af04      	add	r7, sp, #16
 800be9c:	6078      	str	r0, [r7, #4]
 800be9e:	4608      	mov	r0, r1
 800bea0:	4611      	mov	r1, r2
 800bea2:	461a      	mov	r2, r3
 800bea4:	4603      	mov	r3, r0
 800bea6:	70fb      	strb	r3, [r7, #3]
 800bea8:	460b      	mov	r3, r1
 800beaa:	70bb      	strb	r3, [r7, #2]
 800beac:	4613      	mov	r3, r2
 800beae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800beb4:	2300      	movs	r3, #0
 800beb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800bebe:	787c      	ldrb	r4, [r7, #1]
 800bec0:	78ba      	ldrb	r2, [r7, #2]
 800bec2:	78f9      	ldrb	r1, [r7, #3]
 800bec4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800bec8:	9303      	str	r3, [sp, #12]
 800beca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800becc:	9302      	str	r3, [sp, #8]
 800bece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bed0:	9301      	str	r3, [sp, #4]
 800bed2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bed6:	9300      	str	r3, [sp, #0]
 800bed8:	4623      	mov	r3, r4
 800beda:	f7f6 fb85 	bl	80025e8 <HAL_HCD_HC_SubmitRequest>
 800bede:	4603      	mov	r3, r0
 800bee0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800bee2:	7bfb      	ldrb	r3, [r7, #15]
 800bee4:	4618      	mov	r0, r3
 800bee6:	f000 f86f 	bl	800bfc8 <USBH_Get_USB_Status>
 800beea:	4603      	mov	r3, r0
 800beec:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800beee:	7bbb      	ldrb	r3, [r7, #14]
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	3714      	adds	r7, #20
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd90      	pop	{r4, r7, pc}

0800bef8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b082      	sub	sp, #8
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
 800bf00:	460b      	mov	r3, r1
 800bf02:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bf0a:	78fa      	ldrb	r2, [r7, #3]
 800bf0c:	4611      	mov	r1, r2
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7f6 fe2e 	bl	8002b70 <HAL_HCD_HC_GetURBState>
 800bf14:	4603      	mov	r3, r0
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3708      	adds	r7, #8
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}

0800bf1e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800bf1e:	b580      	push	{r7, lr}
 800bf20:	b082      	sub	sp, #8
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
 800bf26:	460b      	mov	r3, r1
 800bf28:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800bf30:	2b01      	cmp	r3, #1
 800bf32:	d103      	bne.n	800bf3c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800bf34:	78fb      	ldrb	r3, [r7, #3]
 800bf36:	4618      	mov	r0, r3
 800bf38:	f000 f872 	bl	800c020 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800bf3c:	20c8      	movs	r0, #200	; 0xc8
 800bf3e:	f7f5 fbe7 	bl	8001710 <HAL_Delay>
  return USBH_OK;
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3708      	adds	r7, #8
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800bf4c:	b480      	push	{r7}
 800bf4e:	b085      	sub	sp, #20
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
 800bf54:	460b      	mov	r3, r1
 800bf56:	70fb      	strb	r3, [r7, #3]
 800bf58:	4613      	mov	r3, r2
 800bf5a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bf62:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800bf64:	78fa      	ldrb	r2, [r7, #3]
 800bf66:	68f9      	ldr	r1, [r7, #12]
 800bf68:	4613      	mov	r3, r2
 800bf6a:	009b      	lsls	r3, r3, #2
 800bf6c:	4413      	add	r3, r2
 800bf6e:	00db      	lsls	r3, r3, #3
 800bf70:	440b      	add	r3, r1
 800bf72:	333b      	adds	r3, #59	; 0x3b
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00a      	beq.n	800bf90 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800bf7a:	78fa      	ldrb	r2, [r7, #3]
 800bf7c:	68f9      	ldr	r1, [r7, #12]
 800bf7e:	4613      	mov	r3, r2
 800bf80:	009b      	lsls	r3, r3, #2
 800bf82:	4413      	add	r3, r2
 800bf84:	00db      	lsls	r3, r3, #3
 800bf86:	440b      	add	r3, r1
 800bf88:	3350      	adds	r3, #80	; 0x50
 800bf8a:	78ba      	ldrb	r2, [r7, #2]
 800bf8c:	701a      	strb	r2, [r3, #0]
 800bf8e:	e009      	b.n	800bfa4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800bf90:	78fa      	ldrb	r2, [r7, #3]
 800bf92:	68f9      	ldr	r1, [r7, #12]
 800bf94:	4613      	mov	r3, r2
 800bf96:	009b      	lsls	r3, r3, #2
 800bf98:	4413      	add	r3, r2
 800bf9a:	00db      	lsls	r3, r3, #3
 800bf9c:	440b      	add	r3, r1
 800bf9e:	3351      	adds	r3, #81	; 0x51
 800bfa0:	78ba      	ldrb	r2, [r7, #2]
 800bfa2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800bfa4:	2300      	movs	r3, #0
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3714      	adds	r7, #20
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb0:	4770      	bx	lr

0800bfb2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b082      	sub	sp, #8
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f7f5 fba8 	bl	8001710 <HAL_Delay>
}
 800bfc0:	bf00      	nop
 800bfc2:	3708      	adds	r7, #8
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b085      	sub	sp, #20
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	4603      	mov	r3, r0
 800bfd0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bfd6:	79fb      	ldrb	r3, [r7, #7]
 800bfd8:	2b03      	cmp	r3, #3
 800bfda:	d817      	bhi.n	800c00c <USBH_Get_USB_Status+0x44>
 800bfdc:	a201      	add	r2, pc, #4	; (adr r2, 800bfe4 <USBH_Get_USB_Status+0x1c>)
 800bfde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfe2:	bf00      	nop
 800bfe4:	0800bff5 	.word	0x0800bff5
 800bfe8:	0800bffb 	.word	0x0800bffb
 800bfec:	0800c001 	.word	0x0800c001
 800bff0:	0800c007 	.word	0x0800c007
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bff4:	2300      	movs	r3, #0
 800bff6:	73fb      	strb	r3, [r7, #15]
    break;
 800bff8:	e00b      	b.n	800c012 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bffa:	2302      	movs	r3, #2
 800bffc:	73fb      	strb	r3, [r7, #15]
    break;
 800bffe:	e008      	b.n	800c012 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c000:	2301      	movs	r3, #1
 800c002:	73fb      	strb	r3, [r7, #15]
    break;
 800c004:	e005      	b.n	800c012 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c006:	2302      	movs	r3, #2
 800c008:	73fb      	strb	r3, [r7, #15]
    break;
 800c00a:	e002      	b.n	800c012 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c00c:	2302      	movs	r3, #2
 800c00e:	73fb      	strb	r3, [r7, #15]
    break;
 800c010:	bf00      	nop
  }
  return usb_status;
 800c012:	7bfb      	ldrb	r3, [r7, #15]
}
 800c014:	4618      	mov	r0, r3
 800c016:	3714      	adds	r7, #20
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c02a:	79fb      	ldrb	r3, [r7, #7]
 800c02c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c02e:	79fb      	ldrb	r3, [r7, #7]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d102      	bne.n	800c03a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c034:	2301      	movs	r3, #1
 800c036:	73fb      	strb	r3, [r7, #15]
 800c038:	e001      	b.n	800c03e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c03a:	2300      	movs	r3, #0
 800c03c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c03e:	7bfb      	ldrb	r3, [r7, #15]
 800c040:	461a      	mov	r2, r3
 800c042:	2101      	movs	r1, #1
 800c044:	4803      	ldr	r0, [pc, #12]	; (800c054 <MX_DriverVbusFS+0x34>)
 800c046:	f7f6 f999 	bl	800237c <HAL_GPIO_WritePin>
}
 800c04a:	bf00      	nop
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	40020800 	.word	0x40020800

0800c058 <__errno>:
 800c058:	4b01      	ldr	r3, [pc, #4]	; (800c060 <__errno+0x8>)
 800c05a:	6818      	ldr	r0, [r3, #0]
 800c05c:	4770      	bx	lr
 800c05e:	bf00      	nop
 800c060:	200000d0 	.word	0x200000d0

0800c064 <__libc_init_array>:
 800c064:	b570      	push	{r4, r5, r6, lr}
 800c066:	4e0d      	ldr	r6, [pc, #52]	; (800c09c <__libc_init_array+0x38>)
 800c068:	4c0d      	ldr	r4, [pc, #52]	; (800c0a0 <__libc_init_array+0x3c>)
 800c06a:	1ba4      	subs	r4, r4, r6
 800c06c:	10a4      	asrs	r4, r4, #2
 800c06e:	2500      	movs	r5, #0
 800c070:	42a5      	cmp	r5, r4
 800c072:	d109      	bne.n	800c088 <__libc_init_array+0x24>
 800c074:	4e0b      	ldr	r6, [pc, #44]	; (800c0a4 <__libc_init_array+0x40>)
 800c076:	4c0c      	ldr	r4, [pc, #48]	; (800c0a8 <__libc_init_array+0x44>)
 800c078:	f000 f8f6 	bl	800c268 <_init>
 800c07c:	1ba4      	subs	r4, r4, r6
 800c07e:	10a4      	asrs	r4, r4, #2
 800c080:	2500      	movs	r5, #0
 800c082:	42a5      	cmp	r5, r4
 800c084:	d105      	bne.n	800c092 <__libc_init_array+0x2e>
 800c086:	bd70      	pop	{r4, r5, r6, pc}
 800c088:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c08c:	4798      	blx	r3
 800c08e:	3501      	adds	r5, #1
 800c090:	e7ee      	b.n	800c070 <__libc_init_array+0xc>
 800c092:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c096:	4798      	blx	r3
 800c098:	3501      	adds	r5, #1
 800c09a:	e7f2      	b.n	800c082 <__libc_init_array+0x1e>
 800c09c:	0800c35c 	.word	0x0800c35c
 800c0a0:	0800c35c 	.word	0x0800c35c
 800c0a4:	0800c35c 	.word	0x0800c35c
 800c0a8:	0800c360 	.word	0x0800c360

0800c0ac <malloc>:
 800c0ac:	4b02      	ldr	r3, [pc, #8]	; (800c0b8 <malloc+0xc>)
 800c0ae:	4601      	mov	r1, r0
 800c0b0:	6818      	ldr	r0, [r3, #0]
 800c0b2:	f000 b86d 	b.w	800c190 <_malloc_r>
 800c0b6:	bf00      	nop
 800c0b8:	200000d0 	.word	0x200000d0

0800c0bc <free>:
 800c0bc:	4b02      	ldr	r3, [pc, #8]	; (800c0c8 <free+0xc>)
 800c0be:	4601      	mov	r1, r0
 800c0c0:	6818      	ldr	r0, [r3, #0]
 800c0c2:	f000 b817 	b.w	800c0f4 <_free_r>
 800c0c6:	bf00      	nop
 800c0c8:	200000d0 	.word	0x200000d0

0800c0cc <memcpy>:
 800c0cc:	b510      	push	{r4, lr}
 800c0ce:	1e43      	subs	r3, r0, #1
 800c0d0:	440a      	add	r2, r1
 800c0d2:	4291      	cmp	r1, r2
 800c0d4:	d100      	bne.n	800c0d8 <memcpy+0xc>
 800c0d6:	bd10      	pop	{r4, pc}
 800c0d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0e0:	e7f7      	b.n	800c0d2 <memcpy+0x6>

0800c0e2 <memset>:
 800c0e2:	4402      	add	r2, r0
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d100      	bne.n	800c0ec <memset+0xa>
 800c0ea:	4770      	bx	lr
 800c0ec:	f803 1b01 	strb.w	r1, [r3], #1
 800c0f0:	e7f9      	b.n	800c0e6 <memset+0x4>
	...

0800c0f4 <_free_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4605      	mov	r5, r0
 800c0f8:	2900      	cmp	r1, #0
 800c0fa:	d045      	beq.n	800c188 <_free_r+0x94>
 800c0fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c100:	1f0c      	subs	r4, r1, #4
 800c102:	2b00      	cmp	r3, #0
 800c104:	bfb8      	it	lt
 800c106:	18e4      	addlt	r4, r4, r3
 800c108:	f000 f8ac 	bl	800c264 <__malloc_lock>
 800c10c:	4a1f      	ldr	r2, [pc, #124]	; (800c18c <_free_r+0x98>)
 800c10e:	6813      	ldr	r3, [r2, #0]
 800c110:	4610      	mov	r0, r2
 800c112:	b933      	cbnz	r3, 800c122 <_free_r+0x2e>
 800c114:	6063      	str	r3, [r4, #4]
 800c116:	6014      	str	r4, [r2, #0]
 800c118:	4628      	mov	r0, r5
 800c11a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c11e:	f000 b8a2 	b.w	800c266 <__malloc_unlock>
 800c122:	42a3      	cmp	r3, r4
 800c124:	d90c      	bls.n	800c140 <_free_r+0x4c>
 800c126:	6821      	ldr	r1, [r4, #0]
 800c128:	1862      	adds	r2, r4, r1
 800c12a:	4293      	cmp	r3, r2
 800c12c:	bf04      	itt	eq
 800c12e:	681a      	ldreq	r2, [r3, #0]
 800c130:	685b      	ldreq	r3, [r3, #4]
 800c132:	6063      	str	r3, [r4, #4]
 800c134:	bf04      	itt	eq
 800c136:	1852      	addeq	r2, r2, r1
 800c138:	6022      	streq	r2, [r4, #0]
 800c13a:	6004      	str	r4, [r0, #0]
 800c13c:	e7ec      	b.n	800c118 <_free_r+0x24>
 800c13e:	4613      	mov	r3, r2
 800c140:	685a      	ldr	r2, [r3, #4]
 800c142:	b10a      	cbz	r2, 800c148 <_free_r+0x54>
 800c144:	42a2      	cmp	r2, r4
 800c146:	d9fa      	bls.n	800c13e <_free_r+0x4a>
 800c148:	6819      	ldr	r1, [r3, #0]
 800c14a:	1858      	adds	r0, r3, r1
 800c14c:	42a0      	cmp	r0, r4
 800c14e:	d10b      	bne.n	800c168 <_free_r+0x74>
 800c150:	6820      	ldr	r0, [r4, #0]
 800c152:	4401      	add	r1, r0
 800c154:	1858      	adds	r0, r3, r1
 800c156:	4282      	cmp	r2, r0
 800c158:	6019      	str	r1, [r3, #0]
 800c15a:	d1dd      	bne.n	800c118 <_free_r+0x24>
 800c15c:	6810      	ldr	r0, [r2, #0]
 800c15e:	6852      	ldr	r2, [r2, #4]
 800c160:	605a      	str	r2, [r3, #4]
 800c162:	4401      	add	r1, r0
 800c164:	6019      	str	r1, [r3, #0]
 800c166:	e7d7      	b.n	800c118 <_free_r+0x24>
 800c168:	d902      	bls.n	800c170 <_free_r+0x7c>
 800c16a:	230c      	movs	r3, #12
 800c16c:	602b      	str	r3, [r5, #0]
 800c16e:	e7d3      	b.n	800c118 <_free_r+0x24>
 800c170:	6820      	ldr	r0, [r4, #0]
 800c172:	1821      	adds	r1, r4, r0
 800c174:	428a      	cmp	r2, r1
 800c176:	bf04      	itt	eq
 800c178:	6811      	ldreq	r1, [r2, #0]
 800c17a:	6852      	ldreq	r2, [r2, #4]
 800c17c:	6062      	str	r2, [r4, #4]
 800c17e:	bf04      	itt	eq
 800c180:	1809      	addeq	r1, r1, r0
 800c182:	6021      	streq	r1, [r4, #0]
 800c184:	605c      	str	r4, [r3, #4]
 800c186:	e7c7      	b.n	800c118 <_free_r+0x24>
 800c188:	bd38      	pop	{r3, r4, r5, pc}
 800c18a:	bf00      	nop
 800c18c:	20004a70 	.word	0x20004a70

0800c190 <_malloc_r>:
 800c190:	b570      	push	{r4, r5, r6, lr}
 800c192:	1ccd      	adds	r5, r1, #3
 800c194:	f025 0503 	bic.w	r5, r5, #3
 800c198:	3508      	adds	r5, #8
 800c19a:	2d0c      	cmp	r5, #12
 800c19c:	bf38      	it	cc
 800c19e:	250c      	movcc	r5, #12
 800c1a0:	2d00      	cmp	r5, #0
 800c1a2:	4606      	mov	r6, r0
 800c1a4:	db01      	blt.n	800c1aa <_malloc_r+0x1a>
 800c1a6:	42a9      	cmp	r1, r5
 800c1a8:	d903      	bls.n	800c1b2 <_malloc_r+0x22>
 800c1aa:	230c      	movs	r3, #12
 800c1ac:	6033      	str	r3, [r6, #0]
 800c1ae:	2000      	movs	r0, #0
 800c1b0:	bd70      	pop	{r4, r5, r6, pc}
 800c1b2:	f000 f857 	bl	800c264 <__malloc_lock>
 800c1b6:	4a21      	ldr	r2, [pc, #132]	; (800c23c <_malloc_r+0xac>)
 800c1b8:	6814      	ldr	r4, [r2, #0]
 800c1ba:	4621      	mov	r1, r4
 800c1bc:	b991      	cbnz	r1, 800c1e4 <_malloc_r+0x54>
 800c1be:	4c20      	ldr	r4, [pc, #128]	; (800c240 <_malloc_r+0xb0>)
 800c1c0:	6823      	ldr	r3, [r4, #0]
 800c1c2:	b91b      	cbnz	r3, 800c1cc <_malloc_r+0x3c>
 800c1c4:	4630      	mov	r0, r6
 800c1c6:	f000 f83d 	bl	800c244 <_sbrk_r>
 800c1ca:	6020      	str	r0, [r4, #0]
 800c1cc:	4629      	mov	r1, r5
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	f000 f838 	bl	800c244 <_sbrk_r>
 800c1d4:	1c43      	adds	r3, r0, #1
 800c1d6:	d124      	bne.n	800c222 <_malloc_r+0x92>
 800c1d8:	230c      	movs	r3, #12
 800c1da:	6033      	str	r3, [r6, #0]
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f000 f842 	bl	800c266 <__malloc_unlock>
 800c1e2:	e7e4      	b.n	800c1ae <_malloc_r+0x1e>
 800c1e4:	680b      	ldr	r3, [r1, #0]
 800c1e6:	1b5b      	subs	r3, r3, r5
 800c1e8:	d418      	bmi.n	800c21c <_malloc_r+0x8c>
 800c1ea:	2b0b      	cmp	r3, #11
 800c1ec:	d90f      	bls.n	800c20e <_malloc_r+0x7e>
 800c1ee:	600b      	str	r3, [r1, #0]
 800c1f0:	50cd      	str	r5, [r1, r3]
 800c1f2:	18cc      	adds	r4, r1, r3
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	f000 f836 	bl	800c266 <__malloc_unlock>
 800c1fa:	f104 000b 	add.w	r0, r4, #11
 800c1fe:	1d23      	adds	r3, r4, #4
 800c200:	f020 0007 	bic.w	r0, r0, #7
 800c204:	1ac3      	subs	r3, r0, r3
 800c206:	d0d3      	beq.n	800c1b0 <_malloc_r+0x20>
 800c208:	425a      	negs	r2, r3
 800c20a:	50e2      	str	r2, [r4, r3]
 800c20c:	e7d0      	b.n	800c1b0 <_malloc_r+0x20>
 800c20e:	428c      	cmp	r4, r1
 800c210:	684b      	ldr	r3, [r1, #4]
 800c212:	bf16      	itet	ne
 800c214:	6063      	strne	r3, [r4, #4]
 800c216:	6013      	streq	r3, [r2, #0]
 800c218:	460c      	movne	r4, r1
 800c21a:	e7eb      	b.n	800c1f4 <_malloc_r+0x64>
 800c21c:	460c      	mov	r4, r1
 800c21e:	6849      	ldr	r1, [r1, #4]
 800c220:	e7cc      	b.n	800c1bc <_malloc_r+0x2c>
 800c222:	1cc4      	adds	r4, r0, #3
 800c224:	f024 0403 	bic.w	r4, r4, #3
 800c228:	42a0      	cmp	r0, r4
 800c22a:	d005      	beq.n	800c238 <_malloc_r+0xa8>
 800c22c:	1a21      	subs	r1, r4, r0
 800c22e:	4630      	mov	r0, r6
 800c230:	f000 f808 	bl	800c244 <_sbrk_r>
 800c234:	3001      	adds	r0, #1
 800c236:	d0cf      	beq.n	800c1d8 <_malloc_r+0x48>
 800c238:	6025      	str	r5, [r4, #0]
 800c23a:	e7db      	b.n	800c1f4 <_malloc_r+0x64>
 800c23c:	20004a70 	.word	0x20004a70
 800c240:	20004a74 	.word	0x20004a74

0800c244 <_sbrk_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	4c06      	ldr	r4, [pc, #24]	; (800c260 <_sbrk_r+0x1c>)
 800c248:	2300      	movs	r3, #0
 800c24a:	4605      	mov	r5, r0
 800c24c:	4608      	mov	r0, r1
 800c24e:	6023      	str	r3, [r4, #0]
 800c250:	f7f5 f980 	bl	8001554 <_sbrk>
 800c254:	1c43      	adds	r3, r0, #1
 800c256:	d102      	bne.n	800c25e <_sbrk_r+0x1a>
 800c258:	6823      	ldr	r3, [r4, #0]
 800c25a:	b103      	cbz	r3, 800c25e <_sbrk_r+0x1a>
 800c25c:	602b      	str	r3, [r5, #0]
 800c25e:	bd38      	pop	{r3, r4, r5, pc}
 800c260:	20005344 	.word	0x20005344

0800c264 <__malloc_lock>:
 800c264:	4770      	bx	lr

0800c266 <__malloc_unlock>:
 800c266:	4770      	bx	lr

0800c268 <_init>:
 800c268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c26a:	bf00      	nop
 800c26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c26e:	bc08      	pop	{r3}
 800c270:	469e      	mov	lr, r3
 800c272:	4770      	bx	lr

0800c274 <_fini>:
 800c274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c276:	bf00      	nop
 800c278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c27a:	bc08      	pop	{r3}
 800c27c:	469e      	mov	lr, r3
 800c27e:	4770      	bx	lr
