#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Feb  6 09:14:45 2025
# Process ID: 234336
# Current directory: C:/10_in_system_ibert/01_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11408 C:\10_in_system_ibert\01_test\01_test.xpr
# Log file: C:/10_in_system_ibert/01_test/vivado.log
# Journal file: C:/10_in_system_ibert/01_test\vivado.jou
# Running On: pc-xiancaima, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 6, Host memory: 16853 MB
#-----------------------------------------------------------
start_gui
open_project C:/10_in_system_ibert/01_test/01_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/06_xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/06_xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1340.809 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v w ]
add_files -fileset sim_1 C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_bit_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_bit_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_checking_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_checking_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_reset_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_reset_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_stimulus_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_stimulus_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_prbs_any
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rxplmen_int' on this module [C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v:163]
ERROR: [VRFC 10-3180] cannot find port 'eyescanreset_in' on this module [C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_wrapper.v:206]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-2-e
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_bit_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_bit_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_checking_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_checking_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_reset_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_reset_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_stimulus_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_stimulus_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_prbs_any
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'drp_We' is not declared under prefix 'drp_reg_t' [C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_BGBYPASSB' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1196]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_BGMONITORENB' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1197]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_BGPDB' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1198]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_COMMON_BGRCALOVRD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1199]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_BGRCALOVRDENB' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1200]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_DRPADDR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_DRPCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1202]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_DRPDI' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1203]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_DRPEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1204]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_DRPWE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTGREFCLK0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1206]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTGREFCLK1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1207]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTNORTHREFCLK00' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1208]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTNORTHREFCLK01' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTNORTHREFCLK10' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTNORTHREFCLK11' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1211]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTREFCLK00' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1212]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTREFCLK01' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1213]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTREFCLK10' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTREFCLK11' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1215]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTSOUTHREFCLK00' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1216]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTSOUTHREFCLK01' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1217]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTSOUTHREFCLK10' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_GTSOUTHREFCLK11' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1219]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_COMMON_PCIERATEQPLL0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1220]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_COMMON_PCIERATEQPLL1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1221]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_PMARSVD0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1222]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_PMARSVD1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1223]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0CLKRSVD0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1224]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0CLKRSVD1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1225]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLL0FBDIV' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1226]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0LOCKDETCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1227]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0LOCKEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1228]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0PD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1229]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_COMMON_QPLL0REFCLKSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1230]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0RESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1231]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1CLKRSVD0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1232]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1CLKRSVD1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLL1FBDIV' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1LOCKDETCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1235]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1LOCKEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1236]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1PD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1237]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_COMMON_QPLL1REFCLKSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1238]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1RESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1239]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLLRSVD1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_COMMON_QPLLRSVD2' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1241]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_COMMON_QPLLRSVD3' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1242]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLLRSVD4' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1243]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_RCALENB' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 25 for port 'GTYE4_COMMON_SDM0DATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1245]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_SDM0RESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_SDM0TOGGLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1247]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 25 for port 'GTYE4_COMMON_SDM1DATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1249]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_SDM1RESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1250]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_SDM1TOGGLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1251]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBCFGSTREAMEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1253]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_UBDO' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1254]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBDRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1255]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBENABLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1256]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBIOLMBRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1259]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMBRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1260]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMCAPTURE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1261]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMDBGRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1262]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMDBGUPDATE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1263]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_COMMON_UBMDMREGEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1264]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMSHIFT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1265]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMSYSRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1266]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMTCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1267]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMTDI' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1268]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_DRPDO' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1269]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_DRPRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1270]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_PMARSVDOUT0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1271]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_PMARSVDOUT1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1272]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0FBCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1273]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0LOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1274]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0OUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1275]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0OUTREFCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1276]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL0REFCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1277]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1FBCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1278]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1LOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1279]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1OUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1280]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1OUTREFCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1281]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_QPLL1REFCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1282]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLLDMONITOR0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1283]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_COMMON_QPLLDMONITOR1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1284]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_REFCLKOUTMONITOR0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1285]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_REFCLKOUTMONITOR1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1286]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_COMMON_SDM0FINALOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1289]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 15 for port 'GTYE4_COMMON_SDM0TESTDATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1290]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_COMMON_SDM1FINALOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1291]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 15 for port 'GTYE4_COMMON_SDM1TESTDATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1292]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_UBDADDR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1293]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1294]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_COMMON_UBDI' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1295]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBDWE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1296]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBMDMTDO' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1297]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBRSVDOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1298]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_COMMON_UBTXUART' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1299]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CDRSTEPDIR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CDRSTEPSQ' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CDRSTEPSX' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2043]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CFGRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CLKRSVD0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CLKRSVD1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLFREQLOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLLOCKDETCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLLOCKEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLPD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_CPLLREFCLKSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DMONFIFORESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DMONITORCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'GTYE4_CHANNEL_DRPADDR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DRPCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_DRPDI' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DRPEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2058]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DRPRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DRPWE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_EYESCANRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_EYESCANTRIGGER' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_FREQOS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTGREFCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTNORTHREFCLK0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTNORTHREFCLK1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTREFCLK0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTREFCLK1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_GTRSVD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTRXRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTRXRESETSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTSOUTHREFCLK0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTSOUTHREFCLK1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTTXRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTTXRESETSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTYRXN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTYRXP' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_INCPCTRL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2078]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_LOOPBACK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIERSTIDLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIERSTTXSYNCSTART' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIEUSERRATEDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_PCSRSVDIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL0CLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL0FREQLOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL0REFCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL1CLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL1FREQLOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_QPLL1REFCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RESETOVRD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RX8B10BEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXAFECFOKEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXBUFRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDRFREQRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDRHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDROVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDRRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHBONDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_RXCHBONDI' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_RXCHBONDLEVEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2101]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHBONDMASTER' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHBONDSLAVE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCKCALRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTYE4_CHANNEL_RXCKCALSTART' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCOMMADETEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEAGCHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEAGCOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_CHANNEL_RXDFECFOKFCNUM' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFECFOKFEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFECFOKFPULSE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFECFOKHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFECFOKOVREN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEKHHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEKHOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFELFHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFELFOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFELPMRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP10HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2119]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP10OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP11HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP11OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP12HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP12OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP13HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP13OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP14HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP14OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP15HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP15OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP2HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP2OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP3HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP3OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2134]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP4HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP4OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP5HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP5OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP6HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP6OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP7HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP7OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP8HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP8OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP9HOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFETAP9OVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEUTHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEUTOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEVPHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEVPOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDFEXYDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDLYBYPASS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDLYEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDLYOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDLYSRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXEQTRAINING' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXGEARBOXSLIP' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2158]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLATCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMGCHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMGCOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMHFHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2163]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMHFOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMLFHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMLFKLOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMOSHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLPMOSOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXMCOMMAALIGNEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOOBRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSCALRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_RXOUTCLKSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPCOMMAALIGNEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPCSRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHALIGN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2179]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHALIGNEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2180]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHDLYPD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2181]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHDLYRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2182]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPMARESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2184]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPOLARITY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2185]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPRBSCNTRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2186]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_CHANNEL_RXPRBSSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPROGDIVRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2188]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_RXRATE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2189]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXRATEMODE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIDE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2191]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIPOUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2192]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIPPMA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2193]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSYNCALLIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2194]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSYNCIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSYNCMODE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2196]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXTERMINATION' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2198]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXUSERRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2199]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXUSRCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2200]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXUSRCLK2' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_SIGVALIDCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2202]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTYE4_CHANNEL_TSTIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2203]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_TX8B10BBYPASS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2204]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TX8B10BEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXCOMINIT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2206]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXCOMSAS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2207]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXCOMWAKE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2208]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_TXCTRL0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_TXCTRL1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_TXCTRL2' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2211]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTYE4_CHANNEL_TXDATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2212]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_TXDATAEXTENDRSVD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2213]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDCCFORCESTART' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDCCRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2215]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDETECTRX' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2217]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_TXDIFFCTRL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYBYPASS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2219]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2220]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2221]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2222]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYSRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2223]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYUPDOWN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2224]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXELECIDLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2225]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTYE4_CHANNEL_TXHEADER' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2226]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXINHIBIT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2227]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXLATCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2228]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXLFPSTRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2229]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXLFPSU2LPEXIT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2230]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXLFPSU3WAKE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2231]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTYE4_CHANNEL_TXMAINCURSOR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2232]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_TXMARGIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXMUXDCDEXHOLD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXMUXDCDORWREN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2235]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXONESZEROS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2236]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_TXOUTCLKSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2237]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPCSRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2238]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPDELECIDLEMODE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHALIGN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2241]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHALIGNEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2242]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHDLYPD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2243]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHDLYRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHDLYTSTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2245]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHINIT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2247]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPIPPMEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2248]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPIPPMOVRDEN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2249]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPIPPMPD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2250]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPIPPMSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2251]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_TXPIPPMSTEPSIZE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2252]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPISOPD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2253]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPMARESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2255]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPOLARITY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2256]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_TXPOSTCURSOR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2257]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPRBSFORCEERR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2258]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTYE4_CHANNEL_TXPRBSSEL' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2259]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_TXPRECURSOR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2260]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPROGDIVRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2261]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_TXRATE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2262]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXRATEMODE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2263]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTYE4_CHANNEL_TXSEQUENCE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2264]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSWING' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2265]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSYNCALLIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2266]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSYNCIN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2267]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSYNCMODE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2268]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXUSERRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2270]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXUSRCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2271]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXUSRCLK2' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2272]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_BUFGTCE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2273]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_BUFGTCEMASK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2274]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTYE4_CHANNEL_BUFGTDIV' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2275]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_BUFGTRESET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2276]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_BUFGTRSTMASK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2277]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLFBCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2278]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLLOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2279]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_CPLLREFCLKLOST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2280]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_DMONITOROUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2281]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DMONITOROUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2282]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_DRPDO' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2283]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_DRPRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2284]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_EYESCANDATAERROR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2285]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTPOWERGOOD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2286]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTREFCLKMONITOR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2287]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTYTXN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2288]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_GTYTXP' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2289]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIERATEGEN3' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2290]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIERATEIDLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2291]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIESYNCTXSYNCDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2294]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIEUSERGEN3RDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2295]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIEUSERPHYSTATUSRST' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2296]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PCIEUSERRATESTART' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2297]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_PCSRSVDOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2298]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_PHYSTATUS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2299]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_PINRSRVDAS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2300]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_POWERPRESENT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2301]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RESETEXCEPTION' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2302]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_RXBUFSTATUS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXBYTEISALIGNED' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2304]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXBYTEREALIGN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2305]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDRLOCK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2306]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCDRPHDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2307]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHANBONDSEQ' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2308]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHANISALIGNED' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2309]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCHANREALIGN' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2310]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTYE4_CHANNEL_RXCHBONDO' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2311]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCKCALDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2312]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCOMINITDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2314]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCOMMADET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2315]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCOMSASDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2316]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXCOMWAKEDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2317]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_RXCTRL0' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTYE4_CHANNEL_RXCTRL1' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2319]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_RXCTRL2' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2320]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_RXCTRL3' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2321]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTYE4_CHANNEL_RXDATA' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2322]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_RXDATAEXTENDRSVD' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2323]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXDLYSRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2325]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXELECIDLE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2326]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTYE4_CHANNEL_RXHEADER' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2327]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLFPSTRESETDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2329]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLFPSU2LPEXITDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2330]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXLFPSU3WAKEDET' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTYE4_CHANNEL_RXMONITOROUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2332]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSINTDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2333]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSINTSTARTED' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2334]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSINTSTROBEDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2335]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOSINTSTROBESTARTED' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2336]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOUTCLKFABRIC' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2338]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXOUTCLKPCS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2339]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHALIGNDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPHALIGNERR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2341]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPMARESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2342]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPRBSERR' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2343]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPRBSLOCKED' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2344]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXPRGDIVRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2345]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXRATEDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2346]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXRECCLKOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2347]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2348]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIDERDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2349]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIPDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2350]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIPOUTCLKRDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2351]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSLIPPMARDY' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2352]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTYE4_CHANNEL_RXSTATUS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2354]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSYNCDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2355]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXSYNCOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2356]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_RXVALID' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2357]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXCOMFINISH' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2359]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDCCDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2360]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXDLYSRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2361]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXOUTCLK' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2362]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXOUTCLKFABRIC' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2363]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXOUTCLKPCS' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHALIGNDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2365]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPHINITDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2366]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPMARESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2367]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXPRGDIVRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXRATEDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2369]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXRESETDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2370]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSYNCDONE' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2371]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTYE4_CHANNEL_TXSYNCOUT' [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:2372]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.bgbypassb_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1196]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.bgmonitorenb_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1197]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.bgpdb_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1198]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1199]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.bgrcalovrdenb_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1200]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1201]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.drpclk_common_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1202]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1203]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.drpen_common_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1204]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.drpwe_common_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1205]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtgrefclk0_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1206]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtgrefclk1_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1207]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtnorthrefclk00_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1208]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtnorthrefclk01_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1209]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtnorthrefclk10_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1210]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtnorthrefclk11_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1211]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtrefclk00_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1212]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtrefclk01_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1213]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtrefclk10_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1214]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtrefclk11_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1215]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtsouthrefclk00_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1216]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtsouthrefclk01_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1217]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtsouthrefclk10_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1218]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.gtsouthrefclk11_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1219]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1220]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1221]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1222]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1223]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0clkrsvd0_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1224]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0clkrsvd1_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1225]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1226]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0lockdetclk_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1227]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0locken_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1228]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0pd_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1229]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1230]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll0reset_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1231]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1clkrsvd0_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1232]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1clkrsvd1_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1233]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1234]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1lockdetclk_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1235]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1locken_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1236]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1pd_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1237]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1238]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.qpll1reset_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1239]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1240]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1241]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1242]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1243]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.rcalenb_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1244]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1245]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.sdm0reset_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1246]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.sdm0toggle_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1247]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1248]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1249]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.sdm1reset_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1250]
WARNING: [VRFC 10-3705] select index -1 into 'gen_gtwizard_gtye4.sdm1toggle_int' is out of bounds [C:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v:1251]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 2694.566 ; gain = 0.824
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-99] Step results log file:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2694.566 ; gain = 0.824
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2695.762 ; gain = 1.195
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2716.168 ; gain = 21.602
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2716.699 ; gain = 0.531
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2723.105 ; gain = 6.406
save_wave_config {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
set_property xsim.view C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 172168 KB (Peak: 172168 KB), Simulation CPU Usage: 56843 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2779.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2782.719 ; gain = 3.621
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.922 ; gain = 0.203
close_sim
INFO: xsimkernel Simulation Memory Usage: 170688 KB (Peak: 170688 KB), Simulation CPU Usage: 33936 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2783.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2784.086 ; gain = 0.555
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2784.086 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 170740 KB (Peak: 170740 KB), Simulation CPU Usage: 33249 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2786.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2786.855 ; gain = 0.805
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2786.855 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 170712 KB (Peak: 170712 KB), Simulation CPU Usage: 33359 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2787.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2795.672 ; gain = 8.266
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2795.789 ; gain = 0.117
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2796.398 ; gain = 0.160
save_wave_config {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 158032 KB (Peak: 158032 KB), Simulation CPU Usage: 48343 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2796.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2797.520 ; gain = 1.121
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2797.641 ; gain = 0.121
save_wave_config {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 170756 KB (Peak: 170756 KB), Simulation CPU Usage: 33249 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 2797.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2798.883 ; gain = 1.129
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
$finish called at time : 100 us : File "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" Line 146
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2798.945 ; gain = 0.062
close_sim
INFO: xsimkernel Simulation Memory Usage: 170724 KB (Peak: 170724 KB), Simulation CPU Usage: 33265 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:03:23 ; elapsed = 00:15:58 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 1611764 KB (Peak: 1611764 KB), Simulation CPU Usage: 955765 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 394900 KB (Peak: 394900 KB), Simulation CPU Usage: 168108 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 197984 KB (Peak: 197984 KB), Simulation CPU Usage: 51452 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:01:05 ; elapsed = 00:04:10 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 522560 KB (Peak: 522560 KB), Simulation CPU Usage: 249593 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:02:49 ; elapsed = 00:13:35 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 1448612 KB (Peak: 1448612 KB), Simulation CPU Usage: 813734 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:28 ; elapsed = 00:03:26 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 452196 KB (Peak: 452196 KB), Simulation CPU Usage: 205765 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:10 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 230552 KB (Peak: 230552 KB), Simulation CPU Usage: 70187 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:02:20 ; elapsed = 00:12:05 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 1258696 KB (Peak: 1258696 KB), Simulation CPU Usage: 723186 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 167280 KB (Peak: 167280 KB), Simulation CPU Usage: 32281 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '67' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 168048 KB (Peak: 168048 KB), Simulation CPU Usage: 31499 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 265148 KB (Peak: 265148 KB), Simulation CPU Usage: 90983 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 201324 KB (Peak: 201324 KB), Simulation CPU Usage: 52233 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3316.398 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:48 ; elapsed = 00:04:45 . Memory (MB): peak = 3316.398 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 639200 KB (Peak: 639200 KB), Simulation CPU Usage: 317406 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3316.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3316.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3316.398 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 3406.895 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 207252 KB (Peak: 207252 KB), Simulation CPU Usage: 58796 ms
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1
file mkdir C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new
close [ open C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/eyescan.xdc w ]
add_files -fileset constrs_1 C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/eyescan.xdc
launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Feb  7 11:14:48 2025] Launched synth_1...
Run output will be captured here: C:/10_in_system_ibert/01_test/01_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu19p-fsva3824-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3406.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Finished Parsing XDC File [c:/10_in_system_ibert/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Parsing XDC File [C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/eyescan.xdc]
Finished Parsing XDC File [C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/eyescan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3406.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 4017.293 ; gain = 610.398
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drp*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drpdo_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drprdy_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drpaddr_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drpwe_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drpen_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*drpdi_int*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*trigger_int*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list hb_gtwiz_reset_clk_freerun_buf_int ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {drpdi_int[0]} {drpdi_int[1]} {drpdi_int[2]} {drpdi_int[3]} {drpdi_int[4]} {drpdi_int[5]} {drpdi_int[6]} {drpdi_int[7]} {drpdi_int[8]} {drpdi_int[9]} {drpdi_int[10]} {drpdi_int[11]} {drpdi_int[12]} {drpdi_int[13]} {drpdi_int[14]} {drpdi_int[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {drpaddr_int[0]} {drpaddr_int[1]} {drpaddr_int[2]} {drpaddr_int[3]} {drpaddr_int[4]} {drpaddr_int[5]} {drpaddr_int[6]} {drpaddr_int[7]} {drpaddr_int[8]} {drpaddr_int[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {drpdo_int[0]} {drpdo_int[1]} {drpdo_int[2]} {drpdo_int[3]} {drpdo_int[4]} {drpdo_int[5]} {drpdo_int[6]} {drpdo_int[7]} {drpdo_int[8]} {drpdo_int[9]} {drpdo_int[10]} {drpdo_int[11]} {drpdo_int[12]} {drpdo_int[13]} {drpdo_int[14]} {drpdo_int[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list drprdy_int ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list drpwe_int ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list drpen_int ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list trigger_int_IBUF ]]
close [ open C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file C:/10_in_system_ibert/01_test/01_test.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/10_in_system_ibert/01_test/01_test.runs/synth_1/eyescan.dcp to C:/10_in_system_ibert/01_test/01_test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Feb  7 11:20:45 2025] Launched synth_1...
Run output will be captured here: C:/10_in_system_ibert/01_test/01_test.runs/synth_1/runme.log
[Fri Feb  7 11:20:45 2025] Launched impl_1...
Run output will be captured here: C:/10_in_system_ibert/01_test/01_test.runs/impl_1/runme.log
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sim_1/new/eyescan_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:12 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 198932 KB (Peak: 198932 KB), Simulation CPU Usage: 51437 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 176856 KB (Peak: 176856 KB), Simulation CPU Usage: 39765 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 163404 KB (Peak: 163404 KB), Simulation CPU Usage: 30171 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '67' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 166828 KB (Peak: 166828 KB), Simulation CPU Usage: 32452 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '67' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:01:49 ; elapsed = 00:04:00 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 489480 KB (Peak: 489480 KB), Simulation CPU Usage: 238984 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:01:38 ; elapsed = 00:03:51 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 482380 KB (Peak: 482380 KB), Simulation CPU Usage: 229874 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eyescan_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/06_xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/06_xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eyescan_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj eyescan_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/10_in_system_ibert/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/06_xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eyescan_sim_behav xil_defaultlib.eyescan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_re...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_prbs_any(I...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_st...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_ch...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_bi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_in...
Compiling module xil_defaultlib.drp_interface
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtye...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_bit_...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_rese...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module gtwizard_ultrascale_v1_7_12.gtwizard_ultrascale_v1_7_12_gtwi...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gtwizard_ultrascale_0_example_wr...
Compiling module xil_defaultlib.eyescan
Compiling module xil_defaultlib.eyescan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eyescan_sim_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 5434.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/10_in_system_ibert/01_test/01_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eyescan_sim_behav -key {Behavioral:sim_1:Functional:eyescan_sim} -tclbatch {eyescan_sim.tcl} -view {C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config C:/10_in_system_ibert/01_test/eyescan_sim_behav.wcfg
source eyescan_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eyescan_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:12 . Memory (MB): peak = 5434.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
=====================================================================================================
The selected configuration may or may not achieve stable PRBS-based link in loopback, due to its use
of either a disabled or custom comma, modified comma mask, channel bonding sequence(s), or clock
correction sequence(s). When using these features, user-specified bit patterns cause feature-specific
behavior that may periodically disrupt the data stream due to coincidental matches of the provided
PRBS pattern, causing checker mismatches and resulting in no, or lost lock. The IP core therefore
disables checking of the PRBS-based link status within this simulation testbench. This simulation will
simply run for a short period of time and then end with a test completed successfully message, but it
should not be construed to mean that data integrity was observed in this configuration. You may wish
to extend this simulation period to observe actual behavior, which is not predictable by this IP core.
=====================================================================================================
Time :     50000000 ps   STOP: data integrity could not be *guaranteed* in this configuration
** Test completed successfully
run: Time (s): cpu = 00:10:34 ; elapsed = 00:29:32 . Memory (MB): peak = 5434.223 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 2927144 KB (Peak: 2927144 KB), Simulation CPU Usage: 1764061 ms
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5434.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210129261719A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 6194.570 ; gain = 760.348
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property PROGRAM.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.bit} [get_hw_devices xc7z045_1]
program_hw_devices [get_hw_devices xc7z045_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 6232.359 ; gain = 12.727
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_1/inst/ila_lib' at location 'uuid_1AC8C4C2D1AC5FAAB5D99A6CA09C91E7' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 6232.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210129261719A
set_property PROGRAM.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.bit} [get_hw_devices xc7z045_1]
set_property PROBES.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_1/inst/ila_lib' at location 'uuid_1AC8C4C2D1AC5FAAB5D99A6CA09C91E7' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property PROGRAM.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.bit} [get_hw_devices xc7z045_1]
program_hw_devices [get_hw_devices xc7z045_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6232.359 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 6232.359 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processing Interface Conn1_ila1_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
Processing Interface Conn_ila2_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Feb-08 10:44:11
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_1/inst/net_slot_0_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2025-Feb-08 10:44:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2025-Feb-08 10:44:51
Processed interface Conn_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/10_in_system_ibert/01_test/01_test.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Feb-08 10:44:51
Processed interface Conn1_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/10_in_system_ibert/01_test/01_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6245.738 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210129261719A
set_property PROGRAM.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.bit} [get_hw_devices xc7z045_1]
set_property PROBES.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {C:\03_SGBUS\selectmap_test01\design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_1/inst/ila_lib' at location 'uuid_1AC8C4C2D1AC5FAAB5D99A6CA09C91E7' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.ltx} [get_hw_devices xc7z045_1]
set_property PROGRAM.FILE {C:/03_SGBUS/selectmap_test01/design_1_wrapper.bit} [get_hw_devices xc7z045_1]
program_hw_devices [get_hw_devices xc7z045_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6245.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 6245.738 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processed interface Conn1_ila1_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
Processed interface Conn_ila2_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Feb-08 10:56:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Feb-08 10:57:05
Processed interface Conn1_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/10_in_system_ibert/01_test/01_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/10_in_system_ibert/01_test/01_test.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw_manager
