--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2878 paths analyzed, 516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.400ns.
--------------------------------------------------------------------------------

Paths for end point nsTimer_11 (SLICE_X13Y36.A1), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msCounted_0 (FF)
  Destination:          nsTimer_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.512 - 0.555)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msCounted_0 to nsTimer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.447   msCounted<1>
                                                       msCounted_0
    SLICE_X14Y36.C4      net (fanout=7)        0.928   msCounted<0>
    SLICE_X14Y36.C       Tilo                  0.205   GND_1_o_GND_1_o_equal_53_o<16>2
                                                       GND_1_o_GND_1_o_equal_53_o<16>4_SW0
    SLICE_X14Y36.A2      net (fanout=1)        0.567   N24
    SLICE_X14Y36.A       Tilo                  0.205   GND_1_o_GND_1_o_equal_53_o<16>2
                                                       GND_1_o_GND_1_o_AND_742_o11
    SLICE_X13Y33.B6      net (fanout=9)        0.533   GND_1_o_GND_1_o_AND_742_o1
    SLICE_X13Y33.B       Tilo                  0.259   nsTimer<2>
                                                       state[2]_GND_1_o_select_76_OUT<0>31
    SLICE_X13Y36.A1      net (fanout=17)       0.856   state[2]_GND_1_o_select_76_OUT<0>3
    SLICE_X13Y36.CLK     Tas                   0.322   nsTimer<14>
                                                       state[2]_GND_1_o_select_76_OUT<11>1
                                                       nsTimer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.438ns logic, 2.884ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nsTimer_4 (FF)
  Destination:          nsTimer_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nsTimer_4 to nsTimer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.447   nsTimer<6>
                                                       nsTimer_4
    SLICE_X14Y36.B5      net (fanout=3)        0.825   nsTimer<4>
    SLICE_X14Y36.B       Tilo                  0.205   GND_1_o_GND_1_o_equal_53_o<16>2
                                                       GND_1_o_GND_1_o_equal_53_o<16>2
    SLICE_X14Y35.C5      net (fanout=3)        0.362   GND_1_o_GND_1_o_equal_53_o<16>1
    SLICE_X14Y35.C       Tilo                  0.205   nsTimer<16>
                                                       GND_1_o_GND_1_o_equal_53_o<16>4
    SLICE_X13Y33.B3      net (fanout=1)        0.669   GND_1_o_GND_1_o_equal_53_o
    SLICE_X13Y33.B       Tilo                  0.259   nsTimer<2>
                                                       state[2]_GND_1_o_select_76_OUT<0>31
    SLICE_X13Y36.A1      net (fanout=17)       0.856   state[2]_GND_1_o_select_76_OUT<0>3
    SLICE_X13Y36.CLK     Tas                   0.322   nsTimer<14>
                                                       state[2]_GND_1_o_select_76_OUT<11>1
                                                       nsTimer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.438ns logic, 2.712ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nsTimer_2 (FF)
  Destination:          nsTimer_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nsTimer_2 to nsTimer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.DQ      Tcko                  0.391   nsTimer<2>
                                                       nsTimer_2
    SLICE_X14Y36.B1      net (fanout=3)        0.858   nsTimer<2>
    SLICE_X14Y36.B       Tilo                  0.205   GND_1_o_GND_1_o_equal_53_o<16>2
                                                       GND_1_o_GND_1_o_equal_53_o<16>2
    SLICE_X14Y35.C5      net (fanout=3)        0.362   GND_1_o_GND_1_o_equal_53_o<16>1
    SLICE_X14Y35.C       Tilo                  0.205   nsTimer<16>
                                                       GND_1_o_GND_1_o_equal_53_o<16>4
    SLICE_X13Y33.B3      net (fanout=1)        0.669   GND_1_o_GND_1_o_equal_53_o
    SLICE_X13Y33.B       Tilo                  0.259   nsTimer<2>
                                                       state[2]_GND_1_o_select_76_OUT<0>31
    SLICE_X13Y36.A1      net (fanout=17)       0.856   state[2]_GND_1_o_select_76_OUT<0>3
    SLICE_X13Y36.CLK     Tas                   0.322   nsTimer<14>
                                                       state[2]_GND_1_o_select_76_OUT<11>1
                                                       nsTimer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (1.382ns logic, 2.745ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point outleds_1 (SLICE_X13Y13.D5), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_19 (FF)
  Destination:          outleds_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.578 - 0.564)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_19 to outleds_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.AQ      Tcko                  0.391   Mmult_n0124_21
                                                       Mmult_n0124_19
    SLICE_X10Y16.A4      net (fanout=5)        1.520   Mmult_n0124_19
    SLICE_X10Y16.A       Tilo                  0.205   time_delay[28]_GND_1_o_equal_13_o<28>2
                                                       time_delay[28]_PWR_1_o_equal_14_o<28>
    SLICE_X13Y13.C1      net (fanout=7)        1.363   time_delay[28]_PWR_1_o_equal_14_o
    SLICE_X13Y13.C       Tilo                  0.259   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT2111
    SLICE_X13Y13.D5      net (fanout=1)        0.209   Mmux_state[2]_outleds[7]_wide_mux_29_OUT211
    SLICE_X13Y13.CLK     Tas                   0.322   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT21
                                                       outleds_1
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.177ns logic, 3.092ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_11 (FF)
  Destination:          outleds_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.578 - 0.565)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_11 to outleds_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.447   Mmult_n0124_8
                                                       Mmult_n0124_11
    SLICE_X10Y16.C6      net (fanout=4)        0.319   Mmult_n0124_11
    SLICE_X10Y16.C       Tilo                  0.205   time_delay[28]_GND_1_o_equal_13_o<28>2
                                                       time_delay[28]_GND_1_o_equal_13_o<28>21
    SLICE_X10Y15.C5      net (fanout=2)        1.319   time_delay[28]_GND_1_o_equal_13_o<28>2
    SLICE_X10Y15.C       Tilo                  0.205   N8
                                                       time_delay[28]_GND_1_o_equal_13_o<28>
    SLICE_X13Y13.C5      net (fanout=7)        0.752   time_delay[28]_GND_1_o_equal_13_o
    SLICE_X13Y13.C       Tilo                  0.259   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT2111
    SLICE_X13Y13.D5      net (fanout=1)        0.209   Mmux_state[2]_outleds[7]_wide_mux_29_OUT211
    SLICE_X13Y13.CLK     Tas                   0.322   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT21
                                                       outleds_1
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.438ns logic, 2.599ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_20 (FF)
  Destination:          outleds_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.578 - 0.564)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_20 to outleds_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.BQ      Tcko                  0.391   Mmult_n0124_21
                                                       Mmult_n0124_20
    SLICE_X10Y16.C4      net (fanout=3)        0.361   Mmult_n0124_20
    SLICE_X10Y16.C       Tilo                  0.205   time_delay[28]_GND_1_o_equal_13_o<28>2
                                                       time_delay[28]_GND_1_o_equal_13_o<28>21
    SLICE_X10Y15.C5      net (fanout=2)        1.319   time_delay[28]_GND_1_o_equal_13_o<28>2
    SLICE_X10Y15.C       Tilo                  0.205   N8
                                                       time_delay[28]_GND_1_o_equal_13_o<28>
    SLICE_X13Y13.C5      net (fanout=7)        0.752   time_delay[28]_GND_1_o_equal_13_o
    SLICE_X13Y13.C       Tilo                  0.259   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT2111
    SLICE_X13Y13.D5      net (fanout=1)        0.209   Mmux_state[2]_outleds[7]_wide_mux_29_OUT211
    SLICE_X13Y13.CLK     Tas                   0.322   outleds_1
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT21
                                                       outleds_1
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.382ns logic, 2.641ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X15Y36.A3), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_19 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.600 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_19 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.AQ      Tcko                  0.391   Mmult_n0124_21
                                                       Mmult_n0124_19
    SLICE_X14Y21.D3      net (fanout=5)        1.714   Mmult_n0124_19
    SLICE_X14Y21.COUT    Topcyd                0.260   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<3>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y23.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X15Y36.A3      net (fanout=2)        1.190   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X15Y36.CLK     Tas                   0.322   state_FSM_FFd2
                                                       state_FSM_FFd1-In2
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.271ns logic, 2.910ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_11 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.600 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_11 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.447   Mmult_n0124_8
                                                       Mmult_n0124_11
    SLICE_X14Y23.A1      net (fanout=4)        1.540   Mmult_n0124_11
    SLICE_X14Y23.BMUX    Topab                 0.469   state_FSM_FFd3
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<8>
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X15Y36.A3      net (fanout=2)        1.190   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X15Y36.CLK     Tas                   0.322   state_FSM_FFd2
                                                       state_FSM_FFd1-In2
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.238ns logic, 2.730ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0124_15 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.600 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0124_15 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.447   Mmult_n0124_12
                                                       Mmult_n0124_15
    SLICE_X14Y22.A4      net (fanout=5)        1.190   Mmult_n0124_15
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<4>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X14Y23.BMUX    Tcinb                 0.222   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X15Y36.A3      net (fanout=2)        1.190   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X15Y36.CLK     Tas                   0.322   state_FSM_FFd2
                                                       state_FSM_FFd1-In2
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.386ns logic, 2.383ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X11Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_2 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_2 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.198   anodes_2
                                                       anodes_2
    SLICE_X11Y48.C5      net (fanout=7)        0.065   anodes_2
    SLICE_X11Y48.CLK     Tah         (-Th)    -0.155   anodes_2
                                                       Mmux_anodes[2]_PWR_1_o_mux_91_OUT21
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point nsTimer_15 (SLICE_X14Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nsTimer_15 (FF)
  Destination:          nsTimer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nsTimer_15 to nsTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.200   nsTimer<16>
                                                       nsTimer_15
    SLICE_X14Y35.A6      net (fanout=3)        0.029   nsTimer<15>
    SLICE_X14Y35.CLK     Tah         (-Th)    -0.190   nsTimer<16>
                                                       state[2]_GND_1_o_select_76_OUT<15>1
                                                       nsTimer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point outleds_3 (SLICE_X13Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               outleds_3 (FF)
  Destination:          outleds_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: outleds_3 to outleds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.198   outleds_4
                                                       outleds_3
    SLICE_X13Y15.A6      net (fanout=2)        0.027   outleds_3
    SLICE_X13Y15.CLK     Tah         (-Th)    -0.215   outleds_4
                                                       Mmux_state[2]_outleds[7]_wide_mux_29_OUT41
                                                       outleds_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: state_FSM_FFd3/CLK
  Logical resource: state_FSM_FFd3/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.400|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2878 paths, 0 nets, and 696 connections

Design statistics:
   Minimum period:   4.400ns{1}   (Maximum frequency: 227.273MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  8 19:35:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



