

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_4u_config13_s'
================================================================
* Date:           Sat Apr  2 23:57:58 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.330 us | 0.330 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|        17|         16|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h_0 = phi i3 [ 0, %0 ], [ %h, %hls_label_65 ]"   --->   Operation 29 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln54 = icmp eq i3 %h_0, -4" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 30 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%h = add i3 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 32 'add' 'h' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %hls_label_65" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 34 [1/1] (2.18ns)   --->   "%empty_99 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 34 'read' 'empty_99' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i32, i32, i32, i32 } %empty_99, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 35 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i32, i32, i32, i32 } %empty_99, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 36 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i32, i32, i32, i32 } %empty_99, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 37 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i32, i32, i32, i32 } %empty_99, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 38 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 39 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 40 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 41 [1/1] (2.18ns)   --->   "%empty_100 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 41 'read' 'empty_100' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_0_V_23 = extractvalue { i32, i32, i32, i32 } %empty_100, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 42 'extractvalue' 'tmp_data_0_V_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_1_V_23 = extractvalue { i32, i32, i32, i32 } %empty_100, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 43 'extractvalue' 'tmp_data_1_V_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_2_V_23 = extractvalue { i32, i32, i32, i32 } %empty_100, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 44 'extractvalue' 'tmp_data_2_V_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_3_V_23 = extractvalue { i32, i32, i32, i32 } %empty_100, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 45 'extractvalue' 'tmp_data_3_V_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_23, i32 %tmp_data_1_V_23, i32 %tmp_data_2_V_23, i32 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 46 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_23, i32 %tmp_data_1_V_23, i32 %tmp_data_2_V_23, i32 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 47 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 48 [1/1] (2.18ns)   --->   "%empty_101 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 48 'read' 'empty_101' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_0_V_24 = extractvalue { i32, i32, i32, i32 } %empty_101, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 49 'extractvalue' 'tmp_data_0_V_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_1_V_24 = extractvalue { i32, i32, i32, i32 } %empty_101, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 50 'extractvalue' 'tmp_data_1_V_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_2_V_24 = extractvalue { i32, i32, i32, i32 } %empty_101, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 51 'extractvalue' 'tmp_data_2_V_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_3_V_24 = extractvalue { i32, i32, i32, i32 } %empty_101, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 52 'extractvalue' 'tmp_data_3_V_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_24, i32 %tmp_data_1_V_24, i32 %tmp_data_2_V_24, i32 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 53 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 54 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_24, i32 %tmp_data_1_V_24, i32 %tmp_data_2_V_24, i32 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 54 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 55 [1/1] (2.18ns)   --->   "%empty_102 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 55 'read' 'empty_102' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_0_V_25 = extractvalue { i32, i32, i32, i32 } %empty_102, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 56 'extractvalue' 'tmp_data_0_V_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_1_V_25 = extractvalue { i32, i32, i32, i32 } %empty_102, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 57 'extractvalue' 'tmp_data_1_V_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_2_V_25 = extractvalue { i32, i32, i32, i32 } %empty_102, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 58 'extractvalue' 'tmp_data_2_V_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_3_V_25 = extractvalue { i32, i32, i32, i32 } %empty_102, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 59 'extractvalue' 'tmp_data_3_V_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_25, i32 %tmp_data_1_V_25, i32 %tmp_data_2_V_25, i32 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 60 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 61 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_25, i32 %tmp_data_1_V_25, i32 %tmp_data_2_V_25, i32 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 61 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 62 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 62 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 63 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_23, i32 %tmp_data_1_V_23, i32 %tmp_data_2_V_23, i32 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 64 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_23, i32 %tmp_data_1_V_23, i32 %tmp_data_2_V_23, i32 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 65 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 66 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_24, i32 %tmp_data_1_V_24, i32 %tmp_data_2_V_24, i32 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 66 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_24, i32 %tmp_data_1_V_24, i32 %tmp_data_2_V_24, i32 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 67 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 68 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_25, i32 %tmp_data_1_V_25, i32 %tmp_data_2_V_25, i32 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 68 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str95)" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_image_stream.h:55]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_25, i32 %tmp_data_1_V_25, i32 %tmp_data_2_V_25, i32 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 71 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str95, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:94]   --->   Operation 72 'specregionend' 'empty_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 73 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:95]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000]
br_ln54           (br               ) [ 01111111111111111110]
h_0               (phi              ) [ 00100000000000000000]
icmp_ln54         (icmp             ) [ 00111111111111111110]
empty             (speclooptripcount) [ 00000000000000000000]
h                 (add              ) [ 01111111111111111110]
br_ln54           (br               ) [ 00000000000000000000]
empty_99          (read             ) [ 00000000000000000000]
tmp_data_0_V      (extractvalue     ) [ 00001111111110000000]
tmp_data_1_V      (extractvalue     ) [ 00001111111110000000]
tmp_data_2_V      (extractvalue     ) [ 00001111111110000000]
tmp_data_3_V      (extractvalue     ) [ 00001111111110000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
empty_100         (read             ) [ 00000000000000000000]
tmp_data_0_V_23   (extractvalue     ) [ 00000011111111100000]
tmp_data_1_V_23   (extractvalue     ) [ 00000011111111100000]
tmp_data_2_V_23   (extractvalue     ) [ 00000011111111100000]
tmp_data_3_V_23   (extractvalue     ) [ 00000011111111100000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
empty_101         (read             ) [ 00000000000000000000]
tmp_data_0_V_24   (extractvalue     ) [ 00000000111111111000]
tmp_data_1_V_24   (extractvalue     ) [ 00000000111111111000]
tmp_data_2_V_24   (extractvalue     ) [ 00000000111111111000]
tmp_data_3_V_24   (extractvalue     ) [ 00000000111111111000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
empty_102         (read             ) [ 00000000000000000000]
tmp_data_0_V_25   (extractvalue     ) [ 00100000001111111110]
tmp_data_1_V_25   (extractvalue     ) [ 00100000001111111110]
tmp_data_2_V_25   (extractvalue     ) [ 00100000001111111110]
tmp_data_3_V_25   (extractvalue     ) [ 00100000001111111110]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln55 (specpipeline     ) [ 00000000000000000000]
write_ln83        (write            ) [ 00000000000000000000]
empty_103         (specregionend    ) [ 00000000000000000000]
br_ln54           (br               ) [ 01111111111111111110]
ret_ln95          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="resized_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="resized_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="resized_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="resized_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_99/3 empty_100/5 empty_101/7 empty_102/9 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="0" index="5" bw="32" slack="0"/>
<pin id="75" dir="0" index="6" bw="32" slack="0"/>
<pin id="76" dir="0" index="7" bw="32" slack="0"/>
<pin id="77" dir="0" index="8" bw="32" slack="0"/>
<pin id="78" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/3 write_ln83/4 write_ln83/5 write_ln83/6 write_ln83/7 write_ln83/8 write_ln83/9 write_ln83/10 write_ln83/11 write_ln83/12 write_ln83/13 write_ln83/14 write_ln83/15 write_ln83/16 write_ln83/17 write_ln83/18 "/>
</bind>
</comp>

<comp id="84" class="1005" name="h_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="1"/>
<pin id="86" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="h_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="128" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 tmp_data_0_V_23/5 tmp_data_0_V_24/7 tmp_data_0_V_25/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 tmp_data_1_V_23/5 tmp_data_1_V_24/7 tmp_data_1_V_25/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="128" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 tmp_data_2_V_23/5 tmp_data_2_V_24/7 tmp_data_2_V_25/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="128" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 tmp_data_3_V_23/5 tmp_data_3_V_24/7 tmp_data_3_V_25/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln54_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="h_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln54_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="131" class="1005" name="h_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_data_0_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_data_1_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_data_2_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_data_3_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_data_0_V_23_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_23 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_data_1_V_23_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_23 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_data_2_V_23_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_23 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_data_3_V_23_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_23 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_data_0_V_24_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_24 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_data_1_V_24_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_24 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_data_2_V_24_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_24 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_data_3_V_24_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_24 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_data_0_V_25_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_25 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_data_1_V_25_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_25 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_data_2_V_25_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_25 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_data_3_V_25_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="56" pin="5"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="103"><net_src comp="56" pin="5"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="108"><net_src comp="56" pin="5"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="113"><net_src comp="56" pin="5"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="119"><net_src comp="88" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="88" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="115" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="121" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="139"><net_src comp="95" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="144"><net_src comp="100" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="149"><net_src comp="105" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="154"><net_src comp="110" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="159"><net_src comp="95" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="164"><net_src comp="100" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="169"><net_src comp="105" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="174"><net_src comp="110" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="179"><net_src comp="95" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="184"><net_src comp="100" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="189"><net_src comp="105" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="194"><net_src comp="110" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="199"><net_src comp="95" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="204"><net_src comp="100" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="209"><net_src comp="105" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="214"><net_src comp="110" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="68" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resized_V_data_0_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: resized_V_data_1_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: resized_V_data_2_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: resized_V_data_3_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: resize_nearest<array<ap_fixed,4u>,config13> : image_V_data_0_V | {3 5 7 9 }
	Port: resize_nearest<array<ap_fixed,4u>,config13> : image_V_data_1_V | {3 5 7 9 }
	Port: resize_nearest<array<ap_fixed,4u>,config13> : image_V_data_2_V | {3 5 7 9 }
	Port: resize_nearest<array<ap_fixed,4u>,config13> : image_V_data_3_V | {3 5 7 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		h : 1
		br_ln54 : 2
	State 3
		write_ln83 : 1
	State 4
	State 5
		write_ln83 : 1
	State 6
	State 7
		write_ln83 : 1
	State 8
	State 9
		write_ln83 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		empty_103 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     h_fu_121     |    0    |    12   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln54_fu_115 |    0    |    9    |
|----------|------------------|---------|---------|
|   read   |  grp_read_fu_56  |    0    |    0    |
|----------|------------------|---------|---------|
|   write  |  grp_write_fu_68 |    0    |    0    |
|----------|------------------|---------|---------|
|          |     grp_fu_95    |    0    |    0    |
|extractvalue|    grp_fu_100    |    0    |    0    |
|          |    grp_fu_105    |    0    |    0    |
|          |    grp_fu_110    |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    21   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       h_0_reg_84      |    3   |
|       h_reg_131       |    3   |
|   icmp_ln54_reg_127   |    1   |
|tmp_data_0_V_23_reg_156|   32   |
|tmp_data_0_V_24_reg_176|   32   |
|tmp_data_0_V_25_reg_196|   32   |
|  tmp_data_0_V_reg_136 |   32   |
|tmp_data_1_V_23_reg_161|   32   |
|tmp_data_1_V_24_reg_181|   32   |
|tmp_data_1_V_25_reg_201|   32   |
|  tmp_data_1_V_reg_141 |   32   |
|tmp_data_2_V_23_reg_166|   32   |
|tmp_data_2_V_24_reg_186|   32   |
|tmp_data_2_V_25_reg_206|   32   |
|  tmp_data_2_V_reg_146 |   32   |
|tmp_data_3_V_23_reg_171|   32   |
|tmp_data_3_V_24_reg_191|   32   |
|tmp_data_3_V_25_reg_211|   32   |
|  tmp_data_3_V_reg_151 |   32   |
+-----------------------+--------+
|         Total         |   519  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p5  |   5  |  32  |   160  ||    27   |
| grp_write_fu_68 |  p6  |   5  |  32  |   160  ||    27   |
| grp_write_fu_68 |  p7  |   5  |  32  |   160  ||    27   |
| grp_write_fu_68 |  p8  |   5  |  32  |   160  ||    27   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   640  ||  7.625  ||   108   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   108  |
|  Register |    -   |   519  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   519  |   129  |
+-----------+--------+--------+--------+
