Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 19:24:42 2025
| Host         : FT-6K64K74 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 42
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| DPIP-1    | Warning  | Input pipelining           | 33     |
| PDCN-1569 | Warning  | LUT equation term check    | 3      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 1      |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 1      |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN | 1      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 2      |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X57Y112 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X57Y112 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X30Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X30Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X34Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]
 (the first 15 of 21 listed nets/buses).
Related violations: <none>


