

================================================================
== Vitis HLS Report for 'RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      512|  20.000 ns|  5.120 us|    2|  512|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- OUTPUT_LAYER_WEIGHTS_LOOP  |        0|      510|         3|          2|          1|  0 ~ 255|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_index = alloca i32 1"   --->   Operation 6 'alloca' 'weights_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neuron_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %neuron_state"   --->   Operation 7 'read' 'neuron_state_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln93_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln93_1"   --->   Operation 8 'read' 'sext_ln93_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln91_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln91"   --->   Operation 9 'read' 'zext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln93_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln93"   --->   Operation 10 'read' 'sext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln93_1_cast = sext i8 %sext_ln93_1_read"   --->   Operation 11 'sext' 'sext_ln93_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln91_cast = zext i6 %zext_ln91_read"   --->   Operation 12 'zext' 'zext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln93_cast = sext i8 %sext_ln93_read"   --->   Operation 13 'sext' 'sext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln93_cast, i64 %weights_index"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%weights_index_2 = load i64 %weights_index" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 16 'load' 'weights_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91_cast"   --->   Operation 17 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.52ns)   --->   "%icmp_ln93 = icmp_slt  i64 %weights_index_2, i64 %sext_ln93_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 19 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.end.i258.loopexit.exitStub, void %for.body9.i.split" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 20 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 22 'specloopname' 'specloopname_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %neuron_state_read, void %for.inc.i256, void %if.then.i254" [B_RNI_HLS/apc/src/RNI_2.cpp:96->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 23 'br' 'br_ln96' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weights_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 24 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 25 'load' 'WEIGHTS_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %weights_index_2, i64 1" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 26 'add' 'add_ln93' <Predicate = (icmp_ln93)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %add_ln93, i64 %weights_index" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 27 'store' 'store_ln93' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body9.i" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 28 'br' 'br_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 29 'load' 'WEIGHTS_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 30 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln93 & neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 6.55>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 31 'load' 'NEURONS_MEMBRANE_load' <Predicate = (neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln98 = add i8 %NEURONS_MEMBRANE_load, i8 %WEIGHTS_load" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 32 'add' 'add_ln98' <Predicate = (neuron_state_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln98 = store i8 %add_ln98, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:98->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 33 'store' 'store_ln98' <Predicate = (neuron_state_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i256" [B_RNI_HLS/apc/src/RNI_2.cpp:99->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 34 'br' 'br_ln99' <Predicate = (neuron_state_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln93]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln91]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln93_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neuron_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_index          (alloca           ) [ 01100]
neuron_state_read      (read             ) [ 01111]
sext_ln93_1_read       (read             ) [ 00000]
zext_ln91_read         (read             ) [ 00000]
sext_ln93_read         (read             ) [ 00000]
sext_ln93_1_cast       (sext             ) [ 00100]
zext_ln91_cast         (zext             ) [ 00100]
sext_ln93_cast         (sext             ) [ 00000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
weights_index_2        (load             ) [ 00000]
NEURONS_MEMBRANE_addr  (getelementptr    ) [ 01111]
specpipeline_ln0       (specpipeline     ) [ 00000]
icmp_ln93              (icmp             ) [ 01110]
br_ln93                (br               ) [ 00000]
speclooptripcount_ln93 (speclooptripcount) [ 00000]
specloopname_ln93      (specloopname     ) [ 00000]
br_ln96                (br               ) [ 00000]
WEIGHTS_addr           (getelementptr    ) [ 01010]
add_ln93               (add              ) [ 00000]
store_ln93             (store            ) [ 00000]
br_ln93                (br               ) [ 00000]
WEIGHTS_load           (load             ) [ 00101]
NEURONS_MEMBRANE_load  (load             ) [ 00000]
add_ln98               (add              ) [ 00000]
store_ln98             (store            ) [ 00000]
br_ln99                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln93">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln91">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln93_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neuron_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuron_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="WEIGHTS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="weights_index_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_index/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="neuron_state_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neuron_state_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln93_1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln93_1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln91_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln91_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln93_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln93_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="1"/>
<pin id="74" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="WEIGHTS_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="64" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="1"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln98/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln93_1_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_1_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln91_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln93_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weights_index_2_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_index_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln93_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="1"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln93_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln93_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln98_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="1"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="weights_index_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weights_index "/>
</bind>
</comp>

<comp id="145" class="1005" name="neuron_state_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="sext_ln93_1_cast_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln93_1_cast "/>
</bind>
</comp>

<comp id="154" class="1005" name="zext_ln91_cast_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91_cast "/>
</bind>
</comp>

<comp id="159" class="1005" name="NEURONS_MEMBRANE_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="1"/>
<pin id="161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln93_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="168" class="1005" name="WEIGHTS_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="WEIGHTS_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="52" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="58" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="64" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="90" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="132" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="141"><net_src comp="42" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="148"><net_src comp="46" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="95" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="157"><net_src comp="99" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="162"><net_src comp="70" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="77" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="176"><net_src comp="84" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {4 }
 - Input state : 
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : sext_ln93 | {1 }
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : zext_ln91 | {1 }
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : sext_ln93_1 | {1 }
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : neuron_state | {1 }
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : WEIGHTS | {2 3 }
	Port: RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP : NEURONS_MEMBRANE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln93 : 1
		br_ln93 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		add_ln93 : 1
		store_ln93 : 2
	State 3
	State 4
		add_ln98 : 1
		store_ln98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln93_fu_121       |    0    |    71   |
|          |        add_ln98_fu_132       |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln93_fu_116       |    0    |    71   |
|----------|------------------------------|---------|---------|
|          | neuron_state_read_read_fu_46 |    0    |    0    |
|   read   |  sext_ln93_1_read_read_fu_52 |    0    |    0    |
|          |   zext_ln91_read_read_fu_58  |    0    |    0    |
|          |   sext_ln93_read_read_fu_64  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln93_1_cast_fu_95    |    0    |    0    |
|          |     sext_ln93_cast_fu_103    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |     zext_ln91_cast_fu_99     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   157   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_159|    6   |
|     WEIGHTS_addr_reg_168    |    8   |
|     WEIGHTS_load_reg_173    |    8   |
|      icmp_ln93_reg_164      |    1   |
|  neuron_state_read_reg_145  |    1   |
|   sext_ln93_1_cast_reg_149  |   64   |
|    weights_index_reg_138    |   64   |
|    zext_ln91_cast_reg_154   |   64   |
+-----------------------------+--------+
|            Total            |   216  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   216  |   166  |
+-----------+--------+--------+--------+
