

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.930 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      516|      516|  6.192 us|  6.192 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n10_1_L_n10_2_L_n10_3  |      514|      514|         4|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    168|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      6|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      98|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      98|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_15s_8s_15_1_1_U90  |mul_15s_8s_15_1_1  |        0|   1|  0|   6|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   1|  0|   6|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln225_fu_160_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln226_1_fu_175_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln226_fu_229_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln227_fu_283_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln228_fu_272_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln230_fu_310_p2       |         +|   0|  0|  16|          16|          16|
    |m27_12_fu_315_p2          |         +|   0|  0|  16|          16|          16|
    |and_ln22_fu_223_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln225_fu_154_p2      |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln226_fu_169_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln227_fu_217_p2      |      icmp|   0|  0|  13|           4|           5|
    |or_ln22_fu_235_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln226_1_fu_181_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln226_fu_248_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln22_1_fu_240_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln22_fu_205_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_212_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 168|          94|          78|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten109_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten96_load   |   9|          2|    8|         16|
    |i_n10_1_fu_68                            |   9|          2|    4|          8|
    |i_n10_2_fu_64                            |   9|          2|    4|          8|
    |indvar_flatten109_fu_76                  |   9|          2|   10|         20|
    |indvar_flatten96_fu_72                   |   9|          2|    8|         16|
    |m27_fu_60                                |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  81|         18|   62|        124|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv3_i12_i132751_cast_reg_366    |  16|   0|   16|          0|
    |i_n10_1_fu_68                     |   4|   0|    4|          0|
    |i_n10_2_fu_64                     |   4|   0|    4|          0|
    |icmp_ln225_reg_376                |   1|   0|    1|          0|
    |icmp_ln225_reg_376_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln226_reg_380                |   1|   0|    1|          0|
    |indvar_flatten109_fu_76           |  10|   0|   10|          0|
    |indvar_flatten96_fu_72            |   8|   0|    8|          0|
    |m110_reg_392                      |  15|   0|   15|          0|
    |m27_fu_60                         |  16|   0|   16|          0|
    |sext_ln228_cast_reg_371           |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  98|   0|   98|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3|  return value|
|m27_15_reload      |   in|   16|     ap_none|                            m27_15_reload|        scalar|
|m64_address0       |  out|    6|   ap_memory|                                      m64|         array|
|m64_ce0            |  out|    1|   ap_memory|                                      m64|         array|
|m64_q0             |   in|   15|   ap_memory|                                      m64|         array|
|sext_ln228         |   in|    8|     ap_none|                               sext_ln228|        scalar|
|conv3_i12_i132751  |   in|    8|     ap_none|                        conv3_i12_i132751|        scalar|
|m27_17_out         |  out|   16|      ap_vld|                               m27_17_out|       pointer|
|m27_17_out_ap_vld  |  out|    1|      ap_vld|                               m27_17_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

