# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 0.000256 4096 0 6740 68096 13.997 1638.57 419.392 2072.02 2072.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 0.000256 4096 0 6740 68112 14.0013 1956.4 420.77 2391.22 2391.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 0.000256 4096 0 6740 68080 13.9919 2028.67 419.417 2462.13 2462.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 0.000256 4096 0 6740 68064 13.9958 1884.82 418.972 2317.84 2317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 0.000256 4096 0 6740 68000 13.9878 1907.76 419.082 2340.88 2340.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 0.000256 4096 0 6740 67984 13.9924 1950.33 420.175 2384.55 2384.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 0.000256 4096 0 6740 68040 13.9911 1965.71 419.494 2399.25 2399.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 0.000256 4096 0 6740 67968 13.9915 1902.32 419.149 2335.51 2335.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 0.000256 4096 0 6740 67968 13.9915 1922.92 419.029 2355.99 2356.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 0.000256 4096 0 6740 67800 13.9899 2046.78 418.619 2479.44 2479.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 0.000256 4096 0 6740 67840 14.0014 2387.71 420.132 2821.9 2821.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1640 0.000256 4096 0 6735 68160 14.0136 1667.19 419.611 2100.86 2100.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 0.000256 4096 0 6735 68120 14.0052 1678.85 419.414 2112.33 2112.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 0.000256 4096 0 6735 68112 14.0001 1673.43 419.438 2106.91 2106.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 0.000256 4096 0 6735 68096 13.9919 1702.38 419.403 2135.83 2135.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 0.000256 4096 0 6735 68096 14.0003 1672.88 420.432 2107.37 2107.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 0.000256 4096 0 6735 68112 13.994 1970.87 419.568 2404.49 2404.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 0.000256 4096 0 6735 68080 13.9965 1921.48 419.442 2354.97 2355.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 0.000256 4096 0 6735 68064 13.9983 2042.77 420.714 2477.53 2477.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 0.000256 4096 0 6735 68000 13.9971 2026.76 419.113 2459.93 2459.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 0.000256 4096 0 6735 67984 13.9892 2043.72 419.108 2476.87 2476.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 0.000256 4096 0 6735 68040 13.9977 2019.45 420.434 2453.94 2453.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 0.000256 4096 0 6735 67968 13.995 1934.12 420.368 2368.54 2368.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 0.000256 4096 0 6735 67968 13.9856 2242.02 419.343 2675.4 2675.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 0.000256 4096 0 6735 67800 13.9879 2256.92 418.137 2689.09 2689.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 0.000256 4096 0 6735 67840 13.9953 2064.57 421.466 2500.08 2500.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 0.000256 4096 0 6740 68128 13.9882 1570.82 419.389 2004.24 2004.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 0.000256 4096 0 6740 68120 13.9978 1759.06 420.473 2193.59 2193.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 0.000256 4096 0 6740 68112 13.9945 1639.4 420.475 2073.92 2073.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 0.000256 4096 0 6740 68096 14.0022 1664.9 419.448 2098.4 2098.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 0.000256 4096 0 6740 68096 13.9894 1606.58 420.473 2041.09 2041.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 0.000256 4096 0 6740 68112 14.0019 2065.97 420.358 2500.39 2500.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 0.000256 4096 0 6740 67968 13.9981 1432.61 418.767 1865.43 1865.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 0.000256 4096 0 6740 68080 13.9855 1990.78 420.475 2425.3 2425.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 0.000256 4096 0 6740 68000 13.997 1387.22 420.482 1821.76 1821.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 0.000256 4096 0 6740 68064 13.9951 1869.1 419.128 2302.28 2302.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 0.000256 4096 0 6740 67968 14.0042 1326.37 419.439 1759.86 1759.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 0.000256 4096 0 6740 68000 13.9947 1947.73 420.284 2382.07 2382.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 0.000256 4096 0 6740 67800 13.9817 1363.83 418.569 1796.43 1796.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 0.000256 4096 0 6740 67984 13.9919 2473.95 418.696 2906.7 2906.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 0.000256 4096 0 6740 67872 13.9984 1620.11 420.124 2054.28 2054.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 0.000256 4096 0 6740 68040 13.9905 2376.89 419.493 2810.43 2810.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 0.000256 4096 0 6740 67920 13.9949 1608.67 419.487 2042.21 2042.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 0.000256 4096 0 6740 67968 13.9985 2309.87 419.153 2743.08 2743.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 0.000256 4096 0 6740 67840 13.9881 1555.78 419.047 1988.87 1988.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 0.000256 4096 0 6740 67968 13.9899 2029.96 420.753 2464.76 2464.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 0.000256 4096 0 6740 67584 13.9897 1405.86 418.46 1838.36 1838.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 0.000256 4096 0 6740 67800 13.9819 2083.49 418.248 2515.77 2515.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 0.000256 4096 0 6740 67600 13.9814 1497.41 419.887 1931.33 1931.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 0.000256 4096 0 6744 68128 14.0042 1554.84 420.54 1989.43 1989.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 0.000256 4096 0 6744 68120 13.9962 1636.36 418.961 2069.36 2069.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 0.000256 4096 0 6744 68112 13.9995 1613.73 420.794 2048.57 2048.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 0.000256 4096 0 6744 68064 14.0012 1040.85 419.521 1474.42 1474.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 0.000256 4096 0 6744 68096 13.9922 1876.37 419.491 2309.91 2309.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 0.000256 4096 0 6744 67984 13.9843 1176.78 420.36 1611.18 1611.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 0.000256 4096 0 6744 68096 13.9954 1719.48 420.51 2154.04 2154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 0.000256 4096 0 6744 67968 13.9953 1100.24 419.189 1533.48 1533.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 0.000256 4096 0 6744 68112 14.0046 1984.28 419.668 2418.01 2418.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 0.000256 4096 0 6744 67968 13.9858 1385.26 418.806 1818.1 1818.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 0.000256 4096 0 6744 68080 14.0037 1888.03 420.788 2322.87 2322.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 0.000256 4096 0 6744 68000 13.9984 1342.37 419.424 1775.85 1775.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 0.000256 4096 0 6744 68064 14.0015 2397.88 419.065 2831 2831.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 0.000256 4096 0 6744 67968 14.0047 1539.87 420.788 1974.72 1974.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 0.000256 4096 0 6744 68000 13.9924 2363.23 419.189 2796.46 2796.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 0.000256 4096 0 6744 67800 13.9816 1599.37 419.936 2033.34 2033.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 0.000256 4096 0 6744 67984 13.9878 2317.8 420.447 2752.29 2752.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 0.000256 4096 0 6744 67872 13.9878 1528.29 419.172 1961.5 1961.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 0.000256 4096 0 6744 68040 13.9954 2242.98 419.303 2676.34 2676.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 0.000256 4096 0 6744 67920 13.9913 1447.71 421.844 1883.6 1883.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 0.000256 4096 0 6744 67968 13.9962 2145.15 419.126 2578.32 2578.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 0.000256 4096 0 6744 67840 13.9937 1447.1 420.17 1881.31 1881.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 0.000256 4096 0 6750 68128 14.0028 1748.3 420.844 2183.2 2183.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 0.000256 4096 0 6750 68120 13.9912 1575.45 419.588 2009.08 2009.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 0.000256 4096 0 6750 68080 13.9972 1017.27 420.84 1452.16 1452.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 0.000256 4096 0 6750 68112 13.9947 1676.29 420.553 2110.89 2110.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 0.000256 4096 0 6750 68064 13.9956 1086.01 419.561 1519.62 1519.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 0.000256 4096 0 6750 68096 13.9959 1801.86 419.41 2235.32 2235.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 0.000256 4096 0 6750 67984 13.9876 1133.57 419.167 1566.78 1566.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 0.000256 4096 0 6750 68096 13.9883 1809.33 420.723 2244.1 2244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 0.000256 4096 0 6750 67968 13.9988 1149.4 420.489 1583.94 1583.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 0.000256 4096 0 6750 68040 13.9874 1984.19 420.343 2418.58 2418.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 0.000256 4096 0 6750 67968 14.0102 1418.55 419.307 1851.93 1851.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 0.000256 4096 0 6750 68080 13.9981 1924.13 419.353 2357.53 2357.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 0.000256 4096 0 6750 68000 13.9967 1348.86 419.512 1782.43 1782.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 0.000256 4096 0 6750 68064 13.994 2337.55 420.741 2772.34 2772.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 0.000256 4096 0 6750 67968 13.9972 1565.92 419.507 1999.47 1999.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 0.000256 4096 0 6750 68000 13.9478 2343.55 419.185 2776.73 2776.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 0.000256 4096 0 6750 67800 13.9776 1578.33 419.85 2012.21 2012.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 0.000256 4096 0 6750 67984 13.9884 2265.56 419.089 2698.69 2698.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 0.000256 4096 0 6750 67872 13.9878 1486.87 420.237 1921.14 1921.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 0.000256 4096 0 6750 68040 13.9979 2195.19 420.753 2630 2630.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 0.000256 4096 0 6750 67920 13.9997 1454.59 420.837 1889.49 1889.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 0.000256 4096 0 6750 67968 13.9858 2102.95 418.72 2535.71 2535.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 0.000256 4096 0 6750 67840 13.9878 1494.62 419.236 1927.9 1927.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 0.000256 4096 0 6752 68128 14.0091 1535.27 419.58 1968.91 1968.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1640 0.000256 4096 0 6752 68096 14.0061 988.379 420.573 1423.01 1423.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 0.000256 4096 0 6752 68120 14.0117 1570.41 419.52 2003.99 2004.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 0.000256 4096 0 6752 68080 14.0042 1008.69 420.634 1443.38 1443.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 0.000256 4096 0 6752 68112 14.0021 1699.12 421.743 2134.92 2134.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 0.000256 4096 0 6752 68064 14.006 1085.67 419.58 1519.31 1519.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 0.000256 4096 0 6752 68096 14.0083 1670.36 419.538 2103.96 2104.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 0.000256 4096 0 6752 67984 14.0001 1065.94 420.215 1500.2 1500.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 0.000256 4096 0 6752 67872 13.9863 874.437 419.917 1308.39 1308.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 0.000256 4096 0 6752 68096 14.0071 1624.16 420.569 2058.79 2058.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 0.000256 4096 0 6752 67968 13.996 1045.85 420.509 1480.41 1480.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 0.000256 4096 0 6752 67968 14.0033 869.901 420.841 1304.79 1304.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 0.000256 4096 0 6752 68040 14.0045 2405.94 420.306 2840.3 2840.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 0.000256 4096 0 6752 67968 14.0045 1538.26 418.803 1971.12 1971.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 0.000256 4096 0 6752 67824 13.9882 1253.29 419.604 1686.93 1686.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 0.000256 4096 0 6752 68080 14.0009 2255.1 419.933 2689.09 2689.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 0.000256 4096 0 6752 68000 14.0042 1525.76 419.098 1958.91 1958.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 0.000256 4096 0 6752 67920 14.0044 1275.41 419.58 1709.05 1709.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 0.000256 4096 0 6752 68064 13.9987 2126.05 419.582 2559.68 2559.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 0.000256 4096 0 6752 67968 14.0046 1375.08 419.57 1808.71 1808.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 0.000256 4096 0 6752 67680 13.9899 1197.45 419.54 1631.03 1631.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 0.000256 4096 0 6752 68000 13.9974 2101.51 419.275 2534.83 2534.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 0.000256 4096 0 6752 67800 13.9877 1464.08 418.652 1896.78 1896.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 0.000256 4096 0 6752 67800 13.9939 1211.78 419.138 1644.96 1645.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 0.000256 4096 0 6752 67984 13.9899 2043.87 420.501 2478.42 2478.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 0.000256 4096 0 6752 67872 13.9887 1423.15 419.253 1856.45 1856.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 0.000256 4096 0 6752 67536 13.9732 1165.31 417.981 1597.32 1597.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 0.000256 4096 0 6752 68040 13.9999 2021 419.575 2454.63 2454.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 0.000256 4096 0 6752 67920 14.0014 1429.77 420.694 1864.52 1864.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 0.000256 4096 0 6752 67680 14.0017 1183.98 418.494 1616.52 1616.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 0.000256 4096 0 6752 67968 13.994 2010.3 419.189 2443.53 2443.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 0.000256 4096 0 6752 67840 13.9956 1359.02 419.22 1792.29 1792.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 0.000256 4096 0 6752 67584 13.9981 1240.71 418.548 1673.3 1673.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 0.000256 4096 0 6760 68128 14.0084 1562.53 419.592 1996.18 1996.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1640 0.000256 4096 0 6760 68096 14.0019 1002.26 419.479 1435.79 1435.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 0.000256 4096 0 6760 68120 14.0128 1781.94 420.907 2216.92 2216.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 0.000256 4096 0 6760 68080 14.0107 1128.67 420.627 1563.36 1563.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 0.000256 4096 0 6760 68040 14.0064 919.714 419.736 1353.51 1353.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 0.000256 4096 0 6760 68112 14.0136 1635.79 419.645 2069.49 2069.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 0.000256 4096 0 6760 68064 14.0037 1069.74 419.253 1503.05 1503.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 0.000256 4096 0 6760 67968 13.9981 871.811 420.653 1306.51 1306.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 0.000256 4096 0 6760 68096 14.0108 2315.98 419.617 2749.66 2749.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 0.000256 4096 0 6760 67984 14.0032 1463.53 419.275 1896.86 1896.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 0.000256 4096 0 6760 67872 13.9981 1188.97 420.169 1623.2 1623.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 0.000256 4096 0 6760 68096 14.0099 2143.99 419.589 2577.64 2577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 0.000256 4096 0 6760 67968 14.0007 1309.73 420.274 1744.06 1744.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 0.000256 4096 0 6760 67968 14.0109 1081.53 419.641 1515.24 1515.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 0.000256 4096 0 6760 68040 13.9945 2220.71 420.37 2655.13 2655.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 0.000256 4096 0 6760 67968 13.9982 1449.08 420.364 1883.49 1883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 0.000256 4096 0 6760 67824 13.9919 1276.94 418.607 1709.59 1709.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 0.000256 4096 0 6760 67680 13.9987 1134.77 418.616 1567.44 1567.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 0.000256 4096 0 6760 68080 14.0089 2097.55 419.436 2531.04 2531.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 0.000256 4096 0 6760 68000 14.0165 1421.74 420.909 1856.71 1856.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 0.000256 4096 0 6760 67920 14.0068 1190.66 419.19 1623.91 1623.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 0.000256 4096 0 6760 67840 14.0076 1189.28 419.582 1622.93 1622.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 0.000256 4096 0 6760 68064 14.0077 1982.72 419.636 2416.41 2416.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 0.000256 4096 0 6760 67968 14.0144 1401.5 419.626 1835.2 1835.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 0.000256 4096 0 6760 67680 13.996 1152.2 418.634 1584.89 1584.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 0.000256 4096 0 6760 67584 13.9956 1080.79 418.515 1513.35 1513.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 0.000256 4096 0 6760 68000 13.9991 2038.73 420.535 2473.31 2473.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 0.000256 4096 0 6760 67800 13.9994 1387.29 419.773 1821.12 1821.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 0.000256 4096 0 6760 67800 13.9982 1237.68 419.318 1671.05 1671.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 0.000256 4096 0 6760 67600 13.9916 1098.71 419.772 1532.53 1532.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 0.000256 4096 0 6768 68096 14.0076 1687.89 418.972 2120.92 2120.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 0.000256 4096 0 6768 68032 13.9959 1081 418.973 1514.02 1514.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1640 0.000256 4096 0 6768 67968 14 894.432 419.88 1328.37 1328.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 0.000256 4096 0 6768 68080 13.9986 1632.96 420.633 2067.65 2067.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 0.000256 4096 0 6768 68000 13.9912 1067.75 420.255 1502.05 1502.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 0.000256 4096 0 6768 67920 13.9926 865.444 418.617 1298.1 1298.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 0.000256 4096 0 6768 68064 14.0029 2251.6 419.395 2685.06 2685.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 0.000256 4096 0 6768 67968 13.9964 1422.49 418.819 1855.35 1855.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 0.000256 4096 0 6768 67968 13.998 1149.26 419.001 1582.32 1582.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 0.000256 4096 0 6768 67776 13.9919 968.067 418.692 1400.8 1400.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 0.000256 4096 0 6768 68040 14.0158 2084.73 418.907 2517.7 2517.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 0.000256 4096 0 6768 67984 14.0063 1321.24 419.369 1754.66 1754.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 0.000256 4096 0 6768 67872 14.0032 1085.29 419.073 1518.42 1518.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 0.000256 4096 0 6768 67872 13.998 980.623 420.493 1415.17 1415.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 0.000256 4096 0 6768 68032 14.0018 1962.54 420.436 2397.04 2397.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 0.000256 4096 0 6768 67968 14.0081 1252.09 419.284 1685.44 1685.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 0.000256 4096 0 6768 67776 13.9918 1024.91 418.218 1457.18 1457.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 0.000256 4096 0 6768 67840 13.9987 910.666 419.164 1343.88 1343.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 0.000256 4096 0 6768 68040 13.9963 2007.2 419.416 2440.67 2440.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 0.000256 4096 0 6768 67968 14.0001 1393.41 420.446 1827.91 1827.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 0.000256 4096 0 6768 67824 13.9981 1173.06 418.516 1605.62 1605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 0.000256 4096 0 6768 67680 13.9934 1175.17 418.573 1607.79 1607.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 0.000256 4096 0 6768 68000 13.9947 1988.26 419.287 2421.59 2421.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 0.000256 4096 0 6768 67840 13.992 1411.79 420.908 1846.75 1846.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 0.000256 4096 0 6768 67680 13.9856 1161.3 418.364 1593.7 1593.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 0.000256 4096 0 6768 67520 13.984 1082.33 419.052 1515.42 1515.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 0.000256 4096 0 6750 68128 13.9882 1750.23 419.509 2183.78 2183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1640 0.000256 4096 0 6750 68096 14.0062 1118.18 420.828 1553.07 1553.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1640 0.000256 4096 0 6750 68064 13.9932 915.027 419.564 1348.64 1348.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 0.000256 4096 0 6750 68120 13.9981 1637.72 420.694 2072.46 2072.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 0.000256 4096 0 6750 68080 13.9872 1052.47 419.478 1485.99 1486.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 0.000256 4096 0 6750 68040 13.9881 871.626 419.561 1305.23 1305.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1640 0.000256 4096 0 6750 68000 13.9902 750.973 419.45 1184.47 1184.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 0.000256 4096 0 6750 68112 14.0042 2214.61 420.553 2649.22 2649.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 0.000256 4096 0 6750 68064 13.9937 1386.19 420.83 1821.07 1821.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 0.000256 4096 0 6750 67968 13.996 1126.31 420.729 1561.1 1561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 0.000256 4096 0 6750 67968 13.9957 959.877 420.631 1394.55 1394.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 0.000256 4096 0 6750 68096 13.9954 2025.55 420.209 2459.81 2459.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 0.000256 4096 0 6750 67984 13.9899 1292.1 418.712 1724.85 1724.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 0.000256 4096 0 6750 67872 13.9887 1060.55 419.912 1494.5 1494.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 0.000256 4096 0 6750 67872 13.9858 955.775 420.203 1390.02 1390.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 0.000256 4096 0 6750 68096 13.9878 1959.65 419.586 2393.28 2393.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 0.000256 4096 0 6750 67968 13.9896 1278.25 418.764 1711.05 1711.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 0.000256 4096 0 6750 67968 13.9977 1059.48 420.836 1494.37 1494.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 0.000256 4096 0 6750 67840 13.9878 921.254 419.122 1354.42 1354.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 0.000256 4096 0 6750 68040 13.9992 2083.7 419.235 2516.99 2517.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 0.000256 4096 0 6750 67968 13.9868 1484.09 420.433 1918.56 1918.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 0.000256 4096 0 6750 67824 13.9823 1219.55 420.19 1653.77 1653.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 0.000256 4096 0 6750 67680 13.9899 1151.94 418.081 1584.07 1584.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 0.000256 4096 0 6750 67680 13.9858 1051.53 418.826 1484.39 1484.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 0.000256 4096 0 6750 68080 13.9915 2011.78 420.654 2446.48 2446.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 0.000256 4096 0 6750 68000 13.9919 1387.76 419.095 1820.9 1820.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 0.000256 4096 0 6750 67920 13.9916 1189.36 419.458 1622.86 1622.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 0.000256 4096 0 6750 67840 13.9901 1080.38 419.166 1513.59 1513.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 0.000256 4096 0 6750 67600 13.9817 1037.13 418.268 1469.43 1469.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 0.000256 4096 0 6780 68096 14.0118 1627.94 419.701 2061.71 2061.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1640 0.000256 4096 0 6780 68032 14.0039 1063.81 419.464 1497.33 1497.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 0.000256 4096 0 6780 67968 13.9941 855.928 421.336 1291.31 1291.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1640 0.000256 4096 0 6780 67968 13.9998 743.801 419.332 1177.19 1177.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 0.000256 4096 0 6780 68080 14.0096 2223.07 419.554 2656.69 2656.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 0.000256 4096 0 6780 68000 13.998 1391.57 418.916 1824.53 1824.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 0.000256 4096 0 6780 67920 13.9961 1130.61 418.737 1563.4 1563.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 0.000256 4096 0 6780 67840 13.9988 957.479 420.211 1391.74 1391.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 0.000256 4096 0 6780 68064 14.01 2035.01 420.706 2469.78 2469.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 0.000256 4096 0 6780 67968 14.0001 1284.6 419.223 1717.87 1717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 0.000256 4096 0 6780 67968 14.0015 1057.33 420.814 1492.2 1492.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 0.000256 4096 0 6780 67776 13.9946 950.76 419.764 1384.57 1384.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 0.000256 4096 0 6780 67680 13.9825 822.977 419.748 1256.76 1256.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 0.000256 4096 0 6780 68040 13.9936 1950.37 420.439 2384.86 2384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 0.000256 4096 0 6780 67984 13.9959 1246.5 420.572 1681.12 1681.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 0.000256 4096 0 6780 67872 13.9955 1040.46 420.215 1474.72 1474.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 0.000256 4096 0 6780 67872 13.9934 915.335 420.585 1349.97 1350.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 0.000256 4096 0 6780 67760 13.9941 805.842 420.159 1240.05 1240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 0.000256 4096 0 6780 68032 13.994 1778.11 419.417 2211.57 2211.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 0.000256 4096 0 6780 67968 14.0011 1196.25 420.643 1630.95 1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 0.000256 4096 0 6780 67776 13.9945 988.257 419.757 1422.06 1422.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 0.000256 4096 0 6780 67840 14.0001 885.284 418.908 1318.24 1318.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 0.000256 4096 0 6780 67520 13.9744 809.915 419.203 1243.15 1243.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 0.000256 4096 0 6784 68064 14.0034 1602.59 420.607 2037.26 2037.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1640 0.000256 4096 0 6784 68032 13.9894 1027.96 419.426 1461.44 1461.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1640 0.000256 4096 0 6784 67968 14.0001 842.035 420.38 1276.46 1276.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1640 0.000256 4096 0 6784 67968 13.9961 730.745 418.986 1163.78 1163.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 0.000256 4096 0 6784 68080 14.0066 2148.61 419.072 2581.74 2581.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 0.000256 4096 0 6784 68000 13.9949 1312.93 419.326 1746.31 1746.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 0.000256 4096 0 6784 67920 13.9976 1085.86 420.169 1520.08 1520.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 0.000256 4096 0 6784 67840 13.9977 930.39 418.977 1363.42 1363.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1640 0.000256 4096 0 6784 67800 14.0003 846.498 419.921 1280.47 1280.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 0.000256 4096 0 6784 68064 14.0063 1974.42 420.548 2409.03 2409.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 0.000256 4096 0 6784 67968 13.9919 1232.07 419.254 1665.37 1665.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 0.000256 4096 0 6784 67968 14.0001 1019.13 419.197 1452.37 1452.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 0.000256 4096 0 6784 67776 13.9962 906.548 418.794 1339.39 1339.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 0.000256 4096 0 6784 67680 13.9901 791.783 419.514 1225.34 1225.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 0.000256 4096 0 6784 68040 13.9892 1868.05 419.491 2301.59 2301.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 0.000256 4096 0 6784 67984 13.9858 1183.2 420.754 1617.99 1618.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 0.000256 4096 0 6784 67872 13.9906 998.721 419.202 1431.97 1432.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 0.000256 4096 0 6784 67872 13.9899 878.381 419.509 1311.93 1311.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 0.000256 4096 0 6784 67760 13.9878 775.407 420.162 1209.61 1209.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 0.000256 4096 0 6784 68032 13.9958 1775.85 419.514 2209.41 2209.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 0.000256 4096 0 6784 67968 13.9899 1162.99 419.032 1596.06 1596.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 0.000256 4096 0 6784 67776 13.9908 956.437 418.587 1389.07 1389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 0.000256 4096 0 6784 67840 13.9939 863.053 420.643 1297.74 1297.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 0.000256 4096 0 6784 67520 13.9756 786.502 418.103 1218.63 1218.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 0.000256 4096 0 6784 67584 13.9866 727.711 419.781 1161.53 1161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1640 0.000256 4096 0 6784 68096 14.0027 1599.08 419.132 2032.26 2032.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 0.000256 4096 0 6784 68064 13.9895 1775.48 420.759 2210.28 2210.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 0.000256 4096 0 6784 68032 13.9974 1149.96 420.677 1584.69 1584.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 0.000256 4096 0 6784 67968 13.9964 939.597 420.301 1373.95 1374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1640 0.000256 4096 0 6784 67968 14.0001 837.945 419.39 1271.39 1271.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1640 0.000256 4096 0 6784 67840 13.9979 768.498 418.841 1201.4 1201.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1640 0.000256 4096 0 6784 67776 13.9896 709.172 418.699 1141.91 1141.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1640 0.000256 4096 0 6784 67872 13.996 668.22 420.475 1102.75 1102.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1640 0.000256 4096 0 6784 67840 13.9969 634.321 419.5 1067.87 1067.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1640 0.000256 4096 0 6780 67872 13.994 619.739 419.461 1053.25 1053.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1640 0.000256 4096 0 6784 67872 13.9899 604.728 419.341 1038.11 1038.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1640 0.000256 4096 0 6750 67760 13.9813 617.344 418.717 1050.09 1050.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1640 0.000256 4096 0 6768 67760 13.999 617.146 420.051 1051.25 1051.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1640 0.000256 4096 0 6752 67968 13.9944 707.363 418.849 1140.26 1140.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1640 0.000256 4096 0 6752 67680 14.0022 1073.17 420.575 1507.81 1507.86
