Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:15:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/spram/post_route_timing.rpt
| Design       : spram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mem1_reg[3]/C                  mem2_reg[3]/D                  9.094         
mem1_reg[11]/C                 mem2_reg[11]/D                 9.098         
mem1_reg[1]/C                  mem2_reg[1]/D                  9.119         
mem1_reg[5]/C                  mem2_reg[5]/D                  9.195         
mem1_reg[7]/C                  mem2_reg[7]/D                  9.195         
mem1_reg[9]/C                  mem2_reg[9]/D                  9.221         
mem1_reg[0]/C                  mem2_reg[0]/D                  9.295         
mem1_reg[10]/C                 mem2_reg[10]/D                 9.304         
mem1_reg[2]/C                  mem2_reg[2]/D                  9.304         
mem1_reg[4]/C                  mem2_reg[4]/D                  9.313         
mem1_reg[6]/C                  mem2_reg[6]/D                  9.313         
mem1_reg[12]/C                 mem2_reg[12]/D                 9.337         
mem1_reg[8]/C                  mem2_reg[8]/D                  9.340         



