#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 29 13:58:09 2021
# Process ID: 17739
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Apr 29 13:58:28 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Apr 29 13:58:28 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr 29 13:58:28 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3879
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 101889 ; free virtual = 119780
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-3289-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-3289-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 101716 ; free virtual = 119607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 102364 ; free virtual = 120255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 102364 ; free virtual = 120255
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 102353 ; free virtual = 120245
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 103994 ; free virtual = 121854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 103997 ; free virtual = 121856
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104223 ; free virtual = 122091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104222 ; free virtual = 122091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104216 ; free virtual = 122084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104209 ; free virtual = 122081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 104111 ; free virtual = 121980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 105981 ; free virtual = 123879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2457.309 ; gain = 63.926 ; free physical = 105981 ; free virtual = 123879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.324 ; gain = 71.941 ; free physical = 105979 ; free virtual = 123877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105876 ; free virtual = 123563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105876 ; free virtual = 123563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105875 ; free virtual = 123562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105875 ; free virtual = 123562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105874 ; free virtual = 123561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105873 ; free virtual = 123560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.262 ; gain = 77.879 ; free physical = 105873 ; free virtual = 123560
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2471.262 ; gain = 13.953 ; free physical = 105937 ; free virtual = 123624
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.270 ; gain = 77.879 ; free physical = 105937 ; free virtual = 123624
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.270 ; gain = 0.000 ; free physical = 105929 ; free virtual = 123616
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.168 ; gain = 0.000 ; free physical = 105668 ; free virtual = 123355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.168 ; gain = 86.891 ; free physical = 105568 ; free virtual = 123255
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:00:01 2021...
[Thu Apr 29 14:00:12 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 2537.414 ; gain = 0.000 ; free physical = 107380 ; free virtual = 125092
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.414 ; gain = 0.000 ; free physical = 107165 ; free virtual = 124878
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.414 ; gain = 0.000 ; free physical = 106089 ; free virtual = 123801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:00:16 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  330 |     0 |     53200 |  0.62 |
|   LUT as Logic          |  330 |     0 |     53200 |  0.62 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  236 |     0 |    106400 |  0.22 |
|   Register as Flip Flop |  236 |     0 |    106400 |  0.22 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 235   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   28 |     0 |       220 | 12.73 |
|   DSP48E1 only |   28 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  235 |        Flop & Latch |
| LUT2     |  124 |                 LUT |
| LUT3     |  107 |                 LUT |
| LUT4     |   96 |                 LUT |
| CARRY4   |   78 |          CarryLogic |
| LUT1     |   47 |                 LUT |
| LUT6     |   44 |                 LUT |
| DSP48E1  |   28 |    Block Arithmetic |
| LUT5     |    9 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2894.430 ; gain = 357.016 ; free physical = 107907 ; free virtual = 125539
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:00:23 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.462        0.000                      0                 1041        0.256        0.000                      0                 1041        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.462        0.000                      0                 1041        0.256        0.000                      0                 1041        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.595ns (52.671%)  route 3.230ns (47.329%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__0/P[1]
                         net (fo=3, unplaced)         0.800     2.207    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__0_n_104
                         LUT3 (Prop_lut3_I0_O)        0.150     2.357 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_119/O
                         net (fo=2, unplaced)         0.485     2.842    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_119_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.197 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_123/O
                         net (fo=1, unplaced)         0.000     3.197    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_123_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.710 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, unplaced)         0.000     3.710    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.827 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, unplaced)         0.000     3.827    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.944 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, unplaced)         0.000     3.944    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.061 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     4.061    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.178 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/CO[3]
                         net (fo=1, unplaced)         0.000     4.178    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.509 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_30/O[3]
                         net (fo=2, unplaced)         0.629     5.138    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_30_n_4
                         LUT3 (Prop_lut3_I0_O)        0.300     5.438 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_11/O
                         net (fo=2, unplaced)         0.517     5.955    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_11_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     6.286 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.000     6.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_15_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.662 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.662    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.999 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[1]
                         net (fo=2, unplaced)         0.800     7.798    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[5]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.629    10.260    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  2.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/ap_done
                         LUT3 (Prop_lut3_I2_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff0_reg__1/CLK
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Apr 29 14:00:23 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Thu Apr 29 14:00:23 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2391.262 ; gain = 0.000 ; free physical = 106849 ; free virtual = 124527
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.383 ; gain = 0.000 ; free physical = 105926 ; free virtual = 123624
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.934 ; gain = 0.000 ; free physical = 104572 ; free virtual = 122275
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2713.934 ; gain = 322.672 ; free physical = 104571 ; free virtual = 122274
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2877.090 ; gain = 148.312 ; free physical = 104403 ; free virtual = 122106

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1277e8d32

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2877.090 ; gain = 0.000 ; free physical = 104402 ; free virtual = 122106

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1277e8d32

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104299 ; free virtual = 122010
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ceb9792b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104317 ; free virtual = 122028
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11170b686

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104401 ; free virtual = 122113
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11170b686

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104404 ; free virtual = 122116
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11170b686

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104410 ; free virtual = 122121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11170b686

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2930.074 ; gain = 0.000 ; free physical = 104413 ; free virtual = 122124
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.086 ; gain = 0.000 ; free physical = 104530 ; free virtual = 122241
Ending Logic Optimization Task | Checksum: cbb5a290

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2954.086 ; gain = 24.012 ; free physical = 104539 ; free virtual = 122250

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cbb5a290

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.086 ; gain = 0.000 ; free physical = 104794 ; free virtual = 122505

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cbb5a290

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.086 ; gain = 0.000 ; free physical = 104801 ; free virtual = 122513

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.086 ; gain = 0.000 ; free physical = 104823 ; free virtual = 122534
Ending Netlist Obfuscation Task | Checksum: cbb5a290

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.086 ; gain = 0.000 ; free physical = 104831 ; free virtual = 122543
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104717 ; free virtual = 122437
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d45a6e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104717 ; free virtual = 122437
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104717 ; free virtual = 122437

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5807b810

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104749 ; free virtual = 122469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e3ebc7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104228 ; free virtual = 121948

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e3ebc7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104225 ; free virtual = 121945
Phase 1 Placer Initialization | Checksum: 10e3ebc7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104217 ; free virtual = 121937

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7c285012

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104081 ; free virtual = 121800

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 134a1efda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3159.051 ; gain = 0.000 ; free physical = 104060 ; free virtual = 121780

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 14 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104211 ; free virtual = 121931

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             14  |                    14  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             14  |                    14  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1bf88aae4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104184 ; free virtual = 121904
Phase 2.3 Global Placement Core | Checksum: 2394bee2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104138 ; free virtual = 121858
Phase 2 Global Placement | Checksum: 2394bee2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104135 ; free virtual = 121855

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20e9f831c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104120 ; free virtual = 121840

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 266953ede

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104856 ; free virtual = 122576

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ea1700db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104849 ; free virtual = 122570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a1732b58

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104839 ; free virtual = 122559

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 29597211a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104722 ; free virtual = 122442

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 227729176

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104703 ; free virtual = 122423

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 232a0a9c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104700 ; free virtual = 122421
Phase 3 Detail Placement | Checksum: 232a0a9c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104698 ; free virtual = 122418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dd3f3045

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.318 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12f0a9b80

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104699 ; free virtual = 122419
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15cc13488

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104695 ; free virtual = 122416
Phase 4.1.1.1 BUFG Insertion | Checksum: dd3f3045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104694 ; free virtual = 122414
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.318. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104693 ; free virtual = 122414
Phase 4.1 Post Commit Optimization | Checksum: d94f3d88

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104694 ; free virtual = 122414

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d94f3d88

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104693 ; free virtual = 122414

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d94f3d88

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104692 ; free virtual = 122413
Phase 4.3 Placer Reporting | Checksum: d94f3d88

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104692 ; free virtual = 122413

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104692 ; free virtual = 122413

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104692 ; free virtual = 122413
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dc3c47c9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104692 ; free virtual = 122412
Ending Placer Task | Checksum: b13e431f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104691 ; free virtual = 122412
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.059 ; gain = 16.008 ; free physical = 104714 ; free virtual = 122435
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104708 ; free virtual = 122432
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104690 ; free virtual = 122411
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104691 ; free virtual = 122412
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 104590 ; free virtual = 122314
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5ca4906f ConstDB: 0 ShapeSum: 5499b2b0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 80cea04a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3175.059 ; gain = 0.000 ; free physical = 102369 ; free virtual = 120105
Post Restoration Checksum: NetGraph: 63727b22 NumContArr: 1d5c2528 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 80cea04a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3176.789 ; gain = 1.730 ; free physical = 102364 ; free virtual = 120101

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 80cea04a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.789 ; gain = 9.730 ; free physical = 102324 ; free virtual = 120061

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 80cea04a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.789 ; gain = 9.730 ; free physical = 102324 ; free virtual = 120061
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b5df80d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3199.672 ; gain = 24.613 ; free physical = 102279 ; free virtual = 120011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.424  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 207b6d8e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3199.672 ; gain = 24.613 ; free physical = 102275 ; free virtual = 120007

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1718
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1718
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 207b6d8e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102266 ; free virtual = 119998
Phase 3 Initial Routing | Checksum: 1c8c43198

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102258 ; free virtual = 119990

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 239071738

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102179 ; free virtual = 119911
Phase 4 Rip-up And Reroute | Checksum: 239071738

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102178 ; free virtual = 119910

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 239071738

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102177 ; free virtual = 119909

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 239071738

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102176 ; free virtual = 119908
Phase 5 Delay and Skew Optimization | Checksum: 239071738

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102175 ; free virtual = 119907

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fba99620

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102164 ; free virtual = 119896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.300  | TNS=0.000  | WHS=0.183  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fba99620

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102162 ; free virtual = 119895
Phase 6 Post Hold Fix | Checksum: 1fba99620

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102162 ; free virtual = 119894

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.117583 %
  Global Horizontal Routing Utilization  = 0.171822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 204b11d19

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102155 ; free virtual = 119887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 204b11d19

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.023 ; gain = 26.965 ; free physical = 102151 ; free virtual = 119883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 192066201

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3234.039 ; gain = 58.980 ; free physical = 102140 ; free virtual = 119873

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.300  | TNS=0.000  | WHS=0.183  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 192066201

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3234.039 ; gain = 58.980 ; free physical = 102139 ; free virtual = 119871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3234.039 ; gain = 58.980 ; free physical = 102174 ; free virtual = 119906

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3234.039 ; gain = 58.980 ; free physical = 102173 ; free virtual = 119905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3234.039 ; gain = 0.000 ; free physical = 102148 ; free virtual = 119883
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:01:26 2021...
[Thu Apr 29 14:01:36 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2937.418 ; gain = 0.000 ; free physical = 104268 ; free virtual = 122001
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2937.418 ; gain = 0.000 ; free physical = 104355 ; free virtual = 122089
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3154.625 ; gain = 0.000 ; free physical = 105541 ; free virtual = 123274
Restored from archive | CPU: 0.070000 secs | Memory: 1.810097 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3154.625 ; gain = 0.000 ; free physical = 105541 ; free virtual = 123274
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.625 ; gain = 0.000 ; free physical = 105540 ; free virtual = 123274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        2122 :
       # of nets not needing routing.......... :         402 :
           # of internally routed nets........ :         358 :
           # of implicitly routed ports....... :          44 :
       # of routable nets..................... :        1720 :
           # of fully routed nets............. :        1720 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:01:38 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 3.603ns (45.125%)  route 4.382ns (54.875%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.084     8.958    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 3.603ns (45.303%)  route 4.350ns (54.697%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.052     8.926    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 3.603ns (45.303%)  route 4.350ns (54.697%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.052     8.926    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 3.603ns (45.303%)  route 4.350ns (54.697%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.052     8.926    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.603ns (45.522%)  route 4.312ns (54.478%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.014     8.888    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 3.603ns (45.868%)  route 4.252ns (54.132%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          0.954     8.828    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.603ns (45.934%)  route 4.241ns (54.066%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          0.943     8.817    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.603ns (45.942%)  route 4.240ns (54.058%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          0.942     8.816    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 3.603ns (46.222%)  route 4.192ns (53.778%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          0.894     8.768    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/tmp_product/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 3.603ns (46.475%)  route 4.150ns (53.525%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          0.852     8.726    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/tmp_product/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/tmp_product
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  1.531    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:01:38 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  316 |     0 |     53200 |  0.59 |
|   LUT as Logic          |  316 |     0 |     53200 |  0.59 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  236 |     0 |    106400 |  0.22 |
|   Register as Flip Flop |  236 |     0 |    106400 |  0.22 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 235   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  131 |     0 |     13300 |  0.98 |
|   SLICEL                                   |   57 |     0 |           |       |
|   SLICEM                                   |   74 |     0 |           |       |
| LUT as Logic                               |  316 |     0 |     53200 |  0.59 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  205 |       |           |       |
|   using O5 and O6                          |  111 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  236 |     0 |    106400 |  0.22 |
|   Register driven from within the Slice    |  115 |       |           |       |
|   Register driven from outside the Slice   |  121 |       |           |       |
|     LUT in front of the register is unused |   68 |       |           |       |
|     LUT in front of the register is used   |   53 |       |           |       |
| Unique Control Sets                        |    5 |       |     13300 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   28 |     0 |       220 | 12.73 |
|   DSP48E1 only |   28 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  235 |        Flop & Latch |
| LUT2     |  124 |                 LUT |
| LUT3     |  107 |                 LUT |
| LUT4     |   96 |                 LUT |
| CARRY4   |   78 |          CarryLogic |
| LUT1     |   47 |                 LUT |
| LUT6     |   44 |                 LUT |
| DSP48E1  |   28 |    Block Arithmetic |
| LUT5     |    9 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:01:38 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.299        0.000                      0                 1041        0.183        0.000                      0                 1041        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.299        0.000                      0                 1041        0.183        0.000                      0                 1041        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 3.603ns (45.125%)  route 4.382ns (54.875%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1/P[21]
                         net (fo=2, routed)           1.305     2.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff1_reg__1_n_84
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.153     2.865 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116/O
                         net (fo=2, routed)           0.679     3.545    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_116_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.331     3.876 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120/O
                         net (fo=1, routed)           0.000     3.876    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_120_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.252 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101/CO[3]
                         net (fo=1, routed)           0.000     4.252    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_101_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88/CO[3]
                         net (fo=1, routed)           0.009     4.378    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_88_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.495 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_74_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.612 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.612    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_60_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.935 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46/O[1]
                         net (fo=2, routed)           0.638     5.573    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_46_n_6
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.332     5.905 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24/O
                         net (fo=2, routed)           0.666     6.571    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_24_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326     6.897 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28/O
                         net (fo=1, routed)           0.000     6.897    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_28_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.447    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.874 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/tmp_product_i_1/O[3]
                         net (fo=22, routed)          1.084     8.958    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg_0[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_8s_33ns_40_2_1_U2/fn1_mul_8s_33ns_40_2_1_Multiplier_1_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (65.035%)  route 0.069ns (34.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.069     0.607    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=263, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)        -0.008     0.424    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y10   bd_0_i/hls_inst/inst/mul_64ns_66ns_82_5_1_U1/fn1_mul_64ns_66ns_82_5_1_Multiplier_0_U/buff0_reg__1/CLK
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X13Y36  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X13Y36  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=1.299491, worst hold slack (WHS)=0.183232, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 131 316 236 28 0 0 0 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:01:38 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          131
LUT:            316
FF:             236
DSP:             28
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.538
CP achieved post-implementation:    8.701
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_94/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:01:38 2021...
