<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jun 18 17:07:50 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     transito
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            70 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.582ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_i0  (from clk_c +)
   Destination:    FD1S3AX    D              next_state_i0  (to clk_c +)

   Delay:                   5.757ns  (17.0% logic, 83.0% route), 5 logic levels.

 Constraint Details:

      5.757ns data_path state_i0 to next_state_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.582ns

 Path Details: state_i0 to next_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              state_i0 (from clk_c)
Route        18   e 1.698                                  state[0]
LUT4        ---     0.166              C to Z              i59_3_lut
Route         1   e 1.020                                  n117
LUT4        ---     0.166              C to Z              next_state_3__N_21_c_0_bdd_4_lut_4_lut
Route         1   e 1.020                                  n514
LUT4        ---     0.166              A to Z              i429_3_lut
Route         1   e 0.020                                  n478
MUXL5       ---     0.116           ALUT to Z              state_3__I_0_40_Mux_0_i15
Route         1   e 1.020                                  next_state_3__N_1[0]
                  --------
                    5.757  (17.0% logic, 83.0% route), 5 logic levels.


Error:  The following path violates requirements by 0.582ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_i0  (from clk_c +)
   Destination:    FD1S3AX    D              next_state_i0  (to clk_c +)

   Delay:                   5.757ns  (17.0% logic, 83.0% route), 5 logic levels.

 Constraint Details:

      5.757ns data_path state_i0 to next_state_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.582ns

 Path Details: state_i0 to next_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              state_i0 (from clk_c)
Route        18   e 1.698                                  state[0]
LUT4        ---     0.166              C to Z              state_3__I_0_40_Mux_0_i8_3_lut
Route         1   e 1.020                                  n8
LUT4        ---     0.166              B to Z              i1_3_lut_3_lut_3_lut
Route         1   e 1.020                                  n457
LUT4        ---     0.166              B to Z              i429_3_lut
Route         1   e 0.020                                  n478
MUXL5       ---     0.116           ALUT to Z              state_3__I_0_40_Mux_0_i15
Route         1   e 1.020                                  next_state_3__N_1[0]
                  --------
                    5.757  (17.0% logic, 83.0% route), 5 logic levels.


Error:  The following path violates requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             Si2_38  (from clk_c +)
   Destination:    FD1S3AX    D              next_state_i0  (to clk_c +)

   Delay:                   5.398ns  (18.1% logic, 81.9% route), 5 logic levels.

 Constraint Details:

      5.398ns data_path Si2_38 to next_state_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.223ns

 Path Details: Si2_38 to next_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Si2_38 (from clk_c)
Route         3   e 1.339                                  Si2_out_c
LUT4        ---     0.166              A to Z              i59_3_lut
Route         1   e 1.020                                  n117
LUT4        ---     0.166              C to Z              next_state_3__N_21_c_0_bdd_4_lut_4_lut
Route         1   e 1.020                                  n514
LUT4        ---     0.166              A to Z              i429_3_lut
Route         1   e 0.020                                  n478
MUXL5       ---     0.116           ALUT to Z              state_3__I_0_40_Mux_0_i15
Route         1   e 1.020                                  next_state_3__N_1[0]
                  --------
                    5.398  (18.1% logic, 81.9% route), 5 logic levels.

Warning: 5.582 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.582 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n478                                    |       1|       3|     99.00%
                                        |        |        |
next_state_3__N_1[0]                    |       1|       3|     99.00%
                                        |        |        |
n117                                    |       1|       2|     66.67%
                                        |        |        |
n514                                    |       1|       2|     66.67%
                                        |        |        |
state[0]                                |      18|       2|     66.67%
                                        |        |        |
Si2_out_c                               |       3|       1|     33.33%
                                        |        |        |
n8                                      |       1|       1|     33.33%
                                        |        |        |
n457                                    |       1|       1|     33.33%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 3  Score: 1387

Constraints cover  70 paths, 44 nets, and 114 connections (80.9% coverage)


Peak memory: 92385280 bytes, TRCE: 315392 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
