-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/18/2021 17:50:57"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ChronometerTop IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0)
	);
END ChronometerTop;

-- Design Ports Information
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ChronometerTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \deb2|Add0~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \deb2|s_dirtyIn~q\ : std_logic;
SIGNAL \deb2|s_previousIn~q\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~4_combout\ : std_logic;
SIGNAL \deb2|Add0~5\ : std_logic;
SIGNAL \deb2|Add0~6_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb2|Add0~7\ : std_logic;
SIGNAL \deb2|Add0~8_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb2|Add0~9\ : std_logic;
SIGNAL \deb2|Add0~10_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb2|Add0~11\ : std_logic;
SIGNAL \deb2|Add0~12_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb2|Add0~13\ : std_logic;
SIGNAL \deb2|Add0~14_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb2|Add0~15\ : std_logic;
SIGNAL \deb2|Add0~16_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb2|Add0~17\ : std_logic;
SIGNAL \deb2|Add0~18_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb2|Add0~19\ : std_logic;
SIGNAL \deb2|Add0~20_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb2|Add0~21\ : std_logic;
SIGNAL \deb2|Add0~22_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb2|Add0~23\ : std_logic;
SIGNAL \deb2|Add0~24_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb2|Add0~25\ : std_logic;
SIGNAL \deb2|Add0~26_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb2|Add0~27\ : std_logic;
SIGNAL \deb2|Add0~28_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb2|Add0~29\ : std_logic;
SIGNAL \deb2|Add0~30_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb2|Add0~31\ : std_logic;
SIGNAL \deb2|Add0~32_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb2|Add0~33\ : std_logic;
SIGNAL \deb2|Add0~34_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb2|Add0~35\ : std_logic;
SIGNAL \deb2|Add0~37\ : std_logic;
SIGNAL \deb2|Add0~38_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb2|Add0~39\ : std_logic;
SIGNAL \deb2|Add0~40_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb2|Add0~41\ : std_logic;
SIGNAL \deb2|Add0~42_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb2|LessThan0~5_combout\ : std_logic;
SIGNAL \deb2|LessThan0~2_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb2|LessThan0~0_combout\ : std_logic;
SIGNAL \deb2|LessThan0~1_combout\ : std_logic;
SIGNAL \deb2|LessThan0~3_combout\ : std_logic;
SIGNAL \deb2|LessThan0~4_combout\ : std_logic;
SIGNAL \deb2|LessThan0~6_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~2_combout\ : std_logic;
SIGNAL \deb2|Add0~36_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~29_combout\ : std_logic;
SIGNAL \deb2|Add0~43\ : std_logic;
SIGNAL \deb2|Add0~44_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~5_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb2|Add0~1\ : std_logic;
SIGNAL \deb2|Add0~2_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb2|Add0~3\ : std_logic;
SIGNAL \deb2|Add0~4_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~q\ : std_logic;
SIGNAL \counter2|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~43_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \deb4|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \deb4|s_dirtyIn~q\ : std_logic;
SIGNAL \deb4|s_previousIn~q\ : std_logic;
SIGNAL \deb4|Add0~0_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[5]~5_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[5]~2_combout\ : std_logic;
SIGNAL \deb4|Add0~1\ : std_logic;
SIGNAL \deb4|Add0~2_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb4|Add0~3\ : std_logic;
SIGNAL \deb4|Add0~4_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb4|Add0~5\ : std_logic;
SIGNAL \deb4|Add0~6_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb4|Add0~7\ : std_logic;
SIGNAL \deb4|Add0~8_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb4|Add0~9\ : std_logic;
SIGNAL \deb4|Add0~10_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb4|Add0~11\ : std_logic;
SIGNAL \deb4|Add0~12_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb4|Add0~13\ : std_logic;
SIGNAL \deb4|Add0~14_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb4|Add0~15\ : std_logic;
SIGNAL \deb4|Add0~16_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb4|Add0~17\ : std_logic;
SIGNAL \deb4|Add0~18_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb4|Add0~19\ : std_logic;
SIGNAL \deb4|Add0~20_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb4|Add0~21\ : std_logic;
SIGNAL \deb4|Add0~22_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb4|Add0~23\ : std_logic;
SIGNAL \deb4|Add0~24_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb4|Add0~25\ : std_logic;
SIGNAL \deb4|Add0~26_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb4|Add0~27\ : std_logic;
SIGNAL \deb4|Add0~28_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb4|Add0~29\ : std_logic;
SIGNAL \deb4|Add0~30_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb4|Add0~31\ : std_logic;
SIGNAL \deb4|Add0~32_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb4|Add0~33\ : std_logic;
SIGNAL \deb4|Add0~34_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb4|Add0~35\ : std_logic;
SIGNAL \deb4|Add0~36_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb4|Add0~37\ : std_logic;
SIGNAL \deb4|Add0~39\ : std_logic;
SIGNAL \deb4|Add0~40_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb4|Add0~41\ : std_logic;
SIGNAL \deb4|Add0~42_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[5]~29_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \deb4|Add0~38_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb4|LessThan0~0_combout\ : std_logic;
SIGNAL \deb4|LessThan0~1_combout\ : std_logic;
SIGNAL \deb4|LessThan0~2_combout\ : std_logic;
SIGNAL \deb4|LessThan0~3_combout\ : std_logic;
SIGNAL \deb4|LessThan0~4_combout\ : std_logic;
SIGNAL \deb4|LessThan0~5_combout\ : std_logic;
SIGNAL \deb4|LessThan0~6_combout\ : std_logic;
SIGNAL \deb4|Add0~43\ : std_logic;
SIGNAL \deb4|Add0~44_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb4|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb4|s_cleanOut~q\ : std_logic;
SIGNAL \clkDiv|s_divCounter[0]~26_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[0]~27\ : std_logic;
SIGNAL \clkDiv|s_divCounter[1]~28_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[1]~29\ : std_logic;
SIGNAL \clkDiv|s_divCounter[2]~30_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[2]~31\ : std_logic;
SIGNAL \clkDiv|s_divCounter[3]~32_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[3]~33\ : std_logic;
SIGNAL \clkDiv|s_divCounter[4]~34_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[4]~35\ : std_logic;
SIGNAL \clkDiv|s_divCounter[5]~36_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[5]~37\ : std_logic;
SIGNAL \clkDiv|s_divCounter[6]~38_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[6]~39\ : std_logic;
SIGNAL \clkDiv|s_divCounter[7]~40_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[7]~41\ : std_logic;
SIGNAL \clkDiv|s_divCounter[8]~42_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[8]~43\ : std_logic;
SIGNAL \clkDiv|s_divCounter[9]~44_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[9]~45\ : std_logic;
SIGNAL \clkDiv|s_divCounter[10]~46_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[10]~47\ : std_logic;
SIGNAL \clkDiv|s_divCounter[11]~48_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[11]~49\ : std_logic;
SIGNAL \clkDiv|s_divCounter[12]~50_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[12]~51\ : std_logic;
SIGNAL \clkDiv|s_divCounter[13]~52_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[13]~53\ : std_logic;
SIGNAL \clkDiv|s_divCounter[14]~54_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[14]~55\ : std_logic;
SIGNAL \clkDiv|s_divCounter[15]~56_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[15]~57\ : std_logic;
SIGNAL \clkDiv|s_divCounter[16]~58_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[16]~59\ : std_logic;
SIGNAL \clkDiv|s_divCounter[17]~60_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[17]~61\ : std_logic;
SIGNAL \clkDiv|s_divCounter[18]~62_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[18]~63\ : std_logic;
SIGNAL \clkDiv|s_divCounter[19]~64_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[19]~65\ : std_logic;
SIGNAL \clkDiv|s_divCounter[20]~66_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[20]~67\ : std_logic;
SIGNAL \clkDiv|s_divCounter[21]~68_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[21]~69\ : std_logic;
SIGNAL \clkDiv|s_divCounter[22]~70_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[22]~71\ : std_logic;
SIGNAL \clkDiv|s_divCounter[23]~72_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~1_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~3_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~1_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~2_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~0_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~2_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~6_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~3_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[23]~73\ : std_logic;
SIGNAL \clkDiv|s_divCounter[24]~74_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[24]~75\ : std_logic;
SIGNAL \clkDiv|s_divCounter[25]~76_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~4_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~13_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~31_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~29_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~15_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~17_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~16_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~19_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~23_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~21_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~22_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~25_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~26_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~27_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~33_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~47\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~37_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~38_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~39_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~35_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~41_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState~42_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.C4~q\ : std_logic;
SIGNAL \ProgMode|s_currentState~44_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.C3~q\ : std_logic;
SIGNAL \ProgMode|s_currentState~45_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.C2~q\ : std_logic;
SIGNAL \counter4|s_count[1]~0_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.INIT~0_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.INIT~q\ : std_logic;
SIGNAL \ProgMode|s_currentState~12_combout\ : std_logic;
SIGNAL \ProgMode|s_currentState.C5~q\ : std_logic;
SIGNAL \counter2|s_count[2]~0_combout\ : std_logic;
SIGNAL \counter4|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \deb5|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \deb5|s_dirtyIn~q\ : std_logic;
SIGNAL \deb5|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \deb5|s_previousIn~q\ : std_logic;
SIGNAL \deb5|Add0~1\ : std_logic;
SIGNAL \deb5|Add0~2_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[20]~4_combout\ : std_logic;
SIGNAL \deb5|Add0~3\ : std_logic;
SIGNAL \deb5|Add0~4_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb5|Add0~5\ : std_logic;
SIGNAL \deb5|Add0~6_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb5|Add0~7\ : std_logic;
SIGNAL \deb5|Add0~8_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb5|Add0~9\ : std_logic;
SIGNAL \deb5|Add0~10_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb5|Add0~11\ : std_logic;
SIGNAL \deb5|Add0~12_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb5|Add0~13\ : std_logic;
SIGNAL \deb5|Add0~14_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb5|Add0~15\ : std_logic;
SIGNAL \deb5|Add0~16_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb5|Add0~17\ : std_logic;
SIGNAL \deb5|Add0~18_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb5|Add0~19\ : std_logic;
SIGNAL \deb5|Add0~20_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb5|Add0~21\ : std_logic;
SIGNAL \deb5|Add0~22_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb5|Add0~23\ : std_logic;
SIGNAL \deb5|Add0~24_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb5|Add0~25\ : std_logic;
SIGNAL \deb5|Add0~26_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb5|Add0~27\ : std_logic;
SIGNAL \deb5|Add0~28_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb5|Add0~29\ : std_logic;
SIGNAL \deb5|Add0~30_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb5|Add0~31\ : std_logic;
SIGNAL \deb5|Add0~32_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb5|Add0~33\ : std_logic;
SIGNAL \deb5|Add0~34_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb5|Add0~35\ : std_logic;
SIGNAL \deb5|Add0~36_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb5|Add0~37\ : std_logic;
SIGNAL \deb5|Add0~39\ : std_logic;
SIGNAL \deb5|Add0~40_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb5|Add0~41\ : std_logic;
SIGNAL \deb5|Add0~42_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[20]~29_combout\ : std_logic;
SIGNAL \deb5|Add0~43\ : std_logic;
SIGNAL \deb5|Add0~44_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[20]~2_combout\ : std_logic;
SIGNAL \deb5|Add0~38_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb5|LessThan0~5_combout\ : std_logic;
SIGNAL \deb5|LessThan0~2_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb5|LessThan0~0_combout\ : std_logic;
SIGNAL \deb5|LessThan0~1_combout\ : std_logic;
SIGNAL \deb5|LessThan0~3_combout\ : std_logic;
SIGNAL \deb5|LessThan0~4_combout\ : std_logic;
SIGNAL \deb5|LessThan0~6_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt[20]~5_combout\ : std_logic;
SIGNAL \deb5|Add0~0_combout\ : std_logic;
SIGNAL \deb5|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb5|s_cleanOut~q\ : std_logic;
SIGNAL \counter4|Add0~1_cout\ : std_logic;
SIGNAL \counter4|Add0~3\ : std_logic;
SIGNAL \counter4|Add0~4_combout\ : std_logic;
SIGNAL \counter4|s_count~2_combout\ : std_logic;
SIGNAL \counter4|Add0~5\ : std_logic;
SIGNAL \counter4|Add0~6_combout\ : std_logic;
SIGNAL \counter4|s_count~3_combout\ : std_logic;
SIGNAL \counter4|TC~0_combout\ : std_logic;
SIGNAL \counter4|TC~1_combout\ : std_logic;
SIGNAL \counter4|Add0~2_combout\ : std_logic;
SIGNAL \counter4|s_count~1_combout\ : std_logic;
SIGNAL \counter2|TC~0_combout\ : std_logic;
SIGNAL \counter2|Add0~1_cout\ : std_logic;
SIGNAL \counter2|Add0~2_combout\ : std_logic;
SIGNAL \counter2|s_count~1_combout\ : std_logic;
SIGNAL \counter2|Add0~3\ : std_logic;
SIGNAL \counter2|Add0~4_combout\ : std_logic;
SIGNAL \counter2|s_count~2_combout\ : std_logic;
SIGNAL \counter2|TC~1_combout\ : std_logic;
SIGNAL \counter2|Add0~5\ : std_logic;
SIGNAL \counter2|Add0~6_combout\ : std_logic;
SIGNAL \counter2|s_count~3_combout\ : std_logic;
SIGNAL \process_5~1_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \deb3|s_dirtyIn~q\ : std_logic;
SIGNAL \deb3|s_previousIn~q\ : std_logic;
SIGNAL \deb3|Add0~35\ : std_logic;
SIGNAL \deb3|Add0~36_combout\ : std_logic;
SIGNAL \deb3|Add0~0_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb3|Add0~1\ : std_logic;
SIGNAL \deb3|Add0~2_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb3|Add0~3\ : std_logic;
SIGNAL \deb3|Add0~4_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb3|Add0~5\ : std_logic;
SIGNAL \deb3|Add0~6_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb3|Add0~7\ : std_logic;
SIGNAL \deb3|Add0~8_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb3|Add0~9\ : std_logic;
SIGNAL \deb3|Add0~10_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~29_combout\ : std_logic;
SIGNAL \deb3|Add0~39\ : std_logic;
SIGNAL \deb3|Add0~40_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb3|Add0~41\ : std_logic;
SIGNAL \deb3|Add0~42_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb3|Add0~43\ : std_logic;
SIGNAL \deb3|Add0~44_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~4_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~2_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb3|Add0~37\ : std_logic;
SIGNAL \deb3|Add0~38_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb3|LessThan0~5_combout\ : std_logic;
SIGNAL \deb3|Add0~11\ : std_logic;
SIGNAL \deb3|Add0~12_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb3|Add0~13\ : std_logic;
SIGNAL \deb3|Add0~14_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb3|Add0~15\ : std_logic;
SIGNAL \deb3|Add0~16_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb3|Add0~17\ : std_logic;
SIGNAL \deb3|Add0~18_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb3|Add0~19\ : std_logic;
SIGNAL \deb3|Add0~20_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb3|Add0~21\ : std_logic;
SIGNAL \deb3|Add0~22_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb3|Add0~23\ : std_logic;
SIGNAL \deb3|Add0~24_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb3|Add0~25\ : std_logic;
SIGNAL \deb3|Add0~26_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb3|Add0~27\ : std_logic;
SIGNAL \deb3|Add0~28_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb3|Add0~29\ : std_logic;
SIGNAL \deb3|Add0~30_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb3|LessThan0~0_combout\ : std_logic;
SIGNAL \deb3|LessThan0~1_combout\ : std_logic;
SIGNAL \deb3|LessThan0~2_combout\ : std_logic;
SIGNAL \deb3|LessThan0~3_combout\ : std_logic;
SIGNAL \deb3|LessThan0~4_combout\ : std_logic;
SIGNAL \deb3|LessThan0~6_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~5_combout\ : std_logic;
SIGNAL \deb3|Add0~31\ : std_logic;
SIGNAL \deb3|Add0~32_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb3|Add0~33\ : std_logic;
SIGNAL \deb3|Add0~34_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~q\ : std_logic;
SIGNAL \s_currentState_m~0_combout\ : std_logic;
SIGNAL \s_currentState_m~q\ : std_logic;
SIGNAL \counter3|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \counter3|s_count[1]~0_combout\ : std_logic;
SIGNAL \counter3|Add0~1_cout\ : std_logic;
SIGNAL \counter3|Add0~3\ : std_logic;
SIGNAL \counter3|Add0~4_combout\ : std_logic;
SIGNAL \counter3|s_count~2_combout\ : std_logic;
SIGNAL \counter3|Add0~5\ : std_logic;
SIGNAL \counter3|Add0~6_combout\ : std_logic;
SIGNAL \counter3|s_count~3_combout\ : std_logic;
SIGNAL \counter3|TC~2_combout\ : std_logic;
SIGNAL \counter3|TC~3_combout\ : std_logic;
SIGNAL \counter3|Add0~2_combout\ : std_logic;
SIGNAL \counter3|s_count~1_combout\ : std_logic;
SIGNAL \process_5~0_combout\ : std_logic;
SIGNAL \process_5~2_combout\ : std_logic;
SIGNAL \process_5~3_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \deb1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \deb1|s_dirtyIn~q\ : std_logic;
SIGNAL \deb1|s_previousIn~q\ : std_logic;
SIGNAL \deb1|Add0~0_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~4_combout\ : std_logic;
SIGNAL \deb1|Add0~1\ : std_logic;
SIGNAL \deb1|Add0~2_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb1|Add0~3\ : std_logic;
SIGNAL \deb1|Add0~4_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb1|Add0~5\ : std_logic;
SIGNAL \deb1|Add0~6_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb1|Add0~7\ : std_logic;
SIGNAL \deb1|Add0~8_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb1|Add0~9\ : std_logic;
SIGNAL \deb1|Add0~10_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~29_combout\ : std_logic;
SIGNAL \deb1|Add0~11\ : std_logic;
SIGNAL \deb1|Add0~12_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb1|Add0~13\ : std_logic;
SIGNAL \deb1|Add0~14_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb1|Add0~15\ : std_logic;
SIGNAL \deb1|Add0~16_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb1|Add0~17\ : std_logic;
SIGNAL \deb1|Add0~18_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb1|Add0~19\ : std_logic;
SIGNAL \deb1|Add0~20_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb1|Add0~21\ : std_logic;
SIGNAL \deb1|Add0~22_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb1|Add0~23\ : std_logic;
SIGNAL \deb1|Add0~24_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb1|Add0~25\ : std_logic;
SIGNAL \deb1|Add0~26_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb1|Add0~27\ : std_logic;
SIGNAL \deb1|Add0~29\ : std_logic;
SIGNAL \deb1|Add0~30_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb1|Add0~31\ : std_logic;
SIGNAL \deb1|Add0~33\ : std_logic;
SIGNAL \deb1|Add0~34_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb1|Add0~35\ : std_logic;
SIGNAL \deb1|Add0~36_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb1|Add0~37\ : std_logic;
SIGNAL \deb1|Add0~38_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb1|Add0~39\ : std_logic;
SIGNAL \deb1|Add0~40_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb1|Add0~41\ : std_logic;
SIGNAL \deb1|Add0~42_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb1|Add0~43\ : std_logic;
SIGNAL \deb1|Add0~44_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~5_combout\ : std_logic;
SIGNAL \deb1|Add0~32_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb1|LessThan0~2_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb1|LessThan0~0_combout\ : std_logic;
SIGNAL \deb1|LessThan0~1_combout\ : std_logic;
SIGNAL \deb1|LessThan0~3_combout\ : std_logic;
SIGNAL \deb1|LessThan0~4_combout\ : std_logic;
SIGNAL \deb1|LessThan0~5_combout\ : std_logic;
SIGNAL \deb1|LessThan0~6_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~2_combout\ : std_logic;
SIGNAL \deb1|Add0~28_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~q\ : std_logic;
SIGNAL \s_currentState~6_combout\ : std_logic;
SIGNAL \s_currentState~10_combout\ : std_logic;
SIGNAL \s_currentState~11_combout\ : std_logic;
SIGNAL \s_currentState.clearStop~q\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \Selector1~1_combout\ : std_logic;
SIGNAL \s_currentState.start~q\ : std_logic;
SIGNAL \s_currentState~7_combout\ : std_logic;
SIGNAL \s_currentState.clearStart~q\ : std_logic;
SIGNAL \s_currentState~8_combout\ : std_logic;
SIGNAL \s_currentState~9_combout\ : std_logic;
SIGNAL \s_currentState.stop~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E4~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E5~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E6~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E7~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E8~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E1~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E2~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E3~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog1~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog1~q\ : std_logic;
SIGNAL \DisplayCntrl|WideOr0~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|Selector8~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|Selector8~1_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog2~q\ : std_logic;
SIGNAL \DisplayCntrl|Selector9~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog3~q\ : std_logic;
SIGNAL \DisplayCntrl|WideOr2~combout\ : std_logic;
SIGNAL \DisplayCntrl|WideOr0~combout\ : std_logic;
SIGNAL \DisplayCntrl|WideOr1~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog4~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.Prog4~q\ : std_logic;
SIGNAL \Mux|dataOut[1]~0_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~2_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~8_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~9_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~4_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~10_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~12_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~11_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~13_combout\ : std_logic;
SIGNAL \Mux|dataOut[1]~6_combout\ : std_logic;
SIGNAL \Mux|dataOut[1]~7_combout\ : std_logic;
SIGNAL \reg1|dataOut~23_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~1_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~3_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~5_combout\ : std_logic;
SIGNAL \reg1|dataOut~24_combout\ : std_logic;
SIGNAL \reg1|dataOut~8_combout\ : std_logic;
SIGNAL \reg1|dataOut~9_combout\ : std_logic;
SIGNAL \reg1|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[1]~0_combout\ : std_logic;
SIGNAL \reg1|dataOut~11_combout\ : std_logic;
SIGNAL \reg1|dataOut~6_combout\ : std_logic;
SIGNAL \reg1|dataOut~10_combout\ : std_logic;
SIGNAL \reg1|dataOut~12_combout\ : std_logic;
SIGNAL \reg1|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg1|dataOut~13_combout\ : std_logic;
SIGNAL \reg1|dataOut~14_combout\ : std_logic;
SIGNAL \reg1|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg1|dataOut~15_combout\ : std_logic;
SIGNAL \reg1|dataOut~7_combout\ : std_logic;
SIGNAL \reg1|dataOut~16_combout\ : std_logic;
SIGNAL \segDecoder|Equal14~0_combout\ : std_logic;
SIGNAL \reg1|dataOut~17_combout\ : std_logic;
SIGNAL \reg1|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[4]~1_combout\ : std_logic;
SIGNAL \reg1|dataOut~18_combout\ : std_logic;
SIGNAL \reg1|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[5]~2_combout\ : std_logic;
SIGNAL \reg1|dataOut~19_combout\ : std_logic;
SIGNAL \reg1|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg1|dataOut~20_combout\ : std_logic;
SIGNAL \reg1|dataOut~21_combout\ : std_logic;
SIGNAL \reg1|dataOut~22_combout\ : std_logic;
SIGNAL \reg1|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \DisplayCntrl|regSel[2]~0_combout\ : std_logic;
SIGNAL \reg3|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg7|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg8|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~0_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~4_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~5_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~7_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~8_combout\ : std_logic;
SIGNAL \clkDiv|clkOut~q\ : std_logic;
SIGNAL \counter2|TC~2_combout\ : std_logic;
SIGNAL \counter2|TC~q\ : std_logic;
SIGNAL \counter3|TC~4_combout\ : std_logic;
SIGNAL \counter3|TC~q\ : std_logic;
SIGNAL \counter4|TC~2_combout\ : std_logic;
SIGNAL \counter4|TC~q\ : std_logic;
SIGNAL \LEDR~0_combout\ : std_logic;
SIGNAL \LEDR[10]~reg0_q\ : std_logic;
SIGNAL \counter2|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg5|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg4|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg3|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg2|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \counter4|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter3|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg1|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clkDiv|s_divCounter\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \reg6|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg7|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg8|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DisplayCntrl|regSel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \deb2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \deb5|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \deb3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \deb4|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \deb1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ALT_INV_s_currentState_m~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\ALT_INV_s_currentState_m~q\ <= NOT \s_currentState_m~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clkDiv|clkOut~q\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter2|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter3|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter4|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR[10]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s_currentState_m~q\,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_s_currentState_m~q\,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X85_Y31_N10
\deb2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~0_combout\ = \deb2|s_debounceCnt\(0) $ (VCC)
-- \deb2|Add0~1\ = CARRY(\deb2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb2|Add0~0_combout\,
	cout => \deb2|Add0~1\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X86_Y31_N9
\deb2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_dirtyIn~q\);

-- Location: FF_X86_Y31_N3
\deb2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb2|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_previousIn~q\);

-- Location: LCCOMB_X86_Y31_N8
\deb2|s_debounceCnt[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~4_combout\ = (\deb2|s_debounceCnt\(22)) # ((\deb2|s_debounceCnt[19]~29_combout\) # ((!\deb2|s_previousIn~q\) # (!\deb2|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(22),
	datab => \deb2|s_debounceCnt[19]~29_combout\,
	datac => \deb2|s_dirtyIn~q\,
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_debounceCnt[19]~4_combout\);

-- Location: LCCOMB_X85_Y31_N14
\deb2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~4_combout\ = (\deb2|s_debounceCnt\(2) & ((GND) # (!\deb2|Add0~3\))) # (!\deb2|s_debounceCnt\(2) & (\deb2|Add0~3\ $ (GND)))
-- \deb2|Add0~5\ = CARRY((\deb2|s_debounceCnt\(2)) # (!\deb2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb2|Add0~3\,
	combout => \deb2|Add0~4_combout\,
	cout => \deb2|Add0~5\);

-- Location: LCCOMB_X85_Y31_N16
\deb2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~6_combout\ = (\deb2|s_debounceCnt\(3) & (\deb2|Add0~5\ & VCC)) # (!\deb2|s_debounceCnt\(3) & (!\deb2|Add0~5\))
-- \deb2|Add0~7\ = CARRY((!\deb2|s_debounceCnt\(3) & !\deb2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb2|Add0~5\,
	combout => \deb2|Add0~6_combout\,
	cout => \deb2|Add0~7\);

-- Location: LCCOMB_X85_Y31_N4
\deb2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~23_combout\ = (\deb2|Add0~6_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~6_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~23_combout\);

-- Location: FF_X85_Y31_N5
\deb2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~23_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(3));

-- Location: LCCOMB_X85_Y31_N18
\deb2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~8_combout\ = (\deb2|s_debounceCnt\(4) & ((GND) # (!\deb2|Add0~7\))) # (!\deb2|s_debounceCnt\(4) & (\deb2|Add0~7\ $ (GND)))
-- \deb2|Add0~9\ = CARRY((\deb2|s_debounceCnt\(4)) # (!\deb2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb2|Add0~7\,
	combout => \deb2|Add0~8_combout\,
	cout => \deb2|Add0~9\);

-- Location: LCCOMB_X85_Y31_N2
\deb2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~24_combout\ = (\deb2|Add0~8_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~8_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~24_combout\);

-- Location: FF_X85_Y31_N3
\deb2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~24_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(4));

-- Location: LCCOMB_X85_Y31_N20
\deb2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~10_combout\ = (\deb2|s_debounceCnt\(5) & (\deb2|Add0~9\ & VCC)) # (!\deb2|s_debounceCnt\(5) & (!\deb2|Add0~9\))
-- \deb2|Add0~11\ = CARRY((!\deb2|s_debounceCnt\(5) & !\deb2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb2|Add0~9\,
	combout => \deb2|Add0~10_combout\,
	cout => \deb2|Add0~11\);

-- Location: LCCOMB_X86_Y31_N18
\deb2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~25_combout\ = (\deb2|Add0~10_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~10_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y31_N19
\deb2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~25_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(5));

-- Location: LCCOMB_X85_Y31_N22
\deb2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~12_combout\ = (\deb2|s_debounceCnt\(6) & ((GND) # (!\deb2|Add0~11\))) # (!\deb2|s_debounceCnt\(6) & (\deb2|Add0~11\ $ (GND)))
-- \deb2|Add0~13\ = CARRY((\deb2|s_debounceCnt\(6)) # (!\deb2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb2|Add0~11\,
	combout => \deb2|Add0~12_combout\,
	cout => \deb2|Add0~13\);

-- Location: LCCOMB_X86_Y31_N26
\deb2|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~3_combout\ = (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~12_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~12_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_debounceCnt~3_combout\);

-- Location: FF_X86_Y31_N27
\deb2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~3_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(6));

-- Location: LCCOMB_X85_Y31_N24
\deb2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~14_combout\ = (\deb2|s_debounceCnt\(7) & (\deb2|Add0~13\ & VCC)) # (!\deb2|s_debounceCnt\(7) & (!\deb2|Add0~13\))
-- \deb2|Add0~15\ = CARRY((!\deb2|s_debounceCnt\(7) & !\deb2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb2|Add0~13\,
	combout => \deb2|Add0~14_combout\,
	cout => \deb2|Add0~15\);

-- Location: LCCOMB_X86_Y31_N22
\deb2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~13_combout\ = (\deb2|Add0~14_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~14_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~13_combout\);

-- Location: FF_X86_Y31_N23
\deb2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~13_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(7));

-- Location: LCCOMB_X85_Y31_N26
\deb2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~16_combout\ = (\deb2|s_debounceCnt\(8) & ((GND) # (!\deb2|Add0~15\))) # (!\deb2|s_debounceCnt\(8) & (\deb2|Add0~15\ $ (GND)))
-- \deb2|Add0~17\ = CARRY((\deb2|s_debounceCnt\(8)) # (!\deb2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb2|Add0~15\,
	combout => \deb2|Add0~16_combout\,
	cout => \deb2|Add0~17\);

-- Location: LCCOMB_X86_Y31_N10
\deb2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~14_combout\ = (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~16_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~16_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_debounceCnt~14_combout\);

-- Location: FF_X86_Y31_N11
\deb2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~14_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(8));

-- Location: LCCOMB_X85_Y31_N28
\deb2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~18_combout\ = (\deb2|s_debounceCnt\(9) & (\deb2|Add0~17\ & VCC)) # (!\deb2|s_debounceCnt\(9) & (!\deb2|Add0~17\))
-- \deb2|Add0~19\ = CARRY((!\deb2|s_debounceCnt\(9) & !\deb2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb2|Add0~17\,
	combout => \deb2|Add0~18_combout\,
	cout => \deb2|Add0~19\);

-- Location: LCCOMB_X86_Y31_N16
\deb2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~15_combout\ = (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~18_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~18_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_debounceCnt~15_combout\);

-- Location: FF_X86_Y31_N17
\deb2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~15_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(9));

-- Location: LCCOMB_X85_Y31_N30
\deb2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~20_combout\ = (\deb2|s_debounceCnt\(10) & ((GND) # (!\deb2|Add0~19\))) # (!\deb2|s_debounceCnt\(10) & (\deb2|Add0~19\ $ (GND)))
-- \deb2|Add0~21\ = CARRY((\deb2|s_debounceCnt\(10)) # (!\deb2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb2|Add0~19\,
	combout => \deb2|Add0~20_combout\,
	cout => \deb2|Add0~21\);

-- Location: LCCOMB_X85_Y31_N8
\deb2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~16_combout\ = (\deb2|Add0~20_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~20_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~16_combout\);

-- Location: FF_X85_Y31_N9
\deb2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~16_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(10));

-- Location: LCCOMB_X85_Y30_N0
\deb2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~22_combout\ = (\deb2|s_debounceCnt\(11) & (\deb2|Add0~21\ & VCC)) # (!\deb2|s_debounceCnt\(11) & (!\deb2|Add0~21\))
-- \deb2|Add0~23\ = CARRY((!\deb2|s_debounceCnt\(11) & !\deb2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb2|Add0~21\,
	combout => \deb2|Add0~22_combout\,
	cout => \deb2|Add0~23\);

-- Location: LCCOMB_X86_Y30_N2
\deb2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~17_combout\ = (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~22_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_previousIn~q\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|Add0~22_combout\,
	combout => \deb2|s_debounceCnt~17_combout\);

-- Location: FF_X86_Y30_N3
\deb2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~17_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(11));

-- Location: LCCOMB_X85_Y30_N2
\deb2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~24_combout\ = (\deb2|s_debounceCnt\(12) & ((GND) # (!\deb2|Add0~23\))) # (!\deb2|s_debounceCnt\(12) & (\deb2|Add0~23\ $ (GND)))
-- \deb2|Add0~25\ = CARRY((\deb2|s_debounceCnt\(12)) # (!\deb2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb2|Add0~23\,
	combout => \deb2|Add0~24_combout\,
	cout => \deb2|Add0~25\);

-- Location: LCCOMB_X85_Y30_N24
\deb2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~11_combout\ = (\deb2|Add0~24_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~24_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~11_combout\);

-- Location: FF_X85_Y30_N25
\deb2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~11_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(12));

-- Location: LCCOMB_X85_Y30_N4
\deb2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~26_combout\ = (\deb2|s_debounceCnt\(13) & (\deb2|Add0~25\ & VCC)) # (!\deb2|s_debounceCnt\(13) & (!\deb2|Add0~25\))
-- \deb2|Add0~27\ = CARRY((!\deb2|s_debounceCnt\(13) & !\deb2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb2|Add0~25\,
	combout => \deb2|Add0~26_combout\,
	cout => \deb2|Add0~27\);

-- Location: LCCOMB_X85_Y30_N26
\deb2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~12_combout\ = (\deb2|Add0~26_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~26_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~12_combout\);

-- Location: FF_X85_Y30_N27
\deb2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~12_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(13));

-- Location: LCCOMB_X85_Y30_N6
\deb2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~28_combout\ = (\deb2|s_debounceCnt\(14) & ((GND) # (!\deb2|Add0~27\))) # (!\deb2|s_debounceCnt\(14) & (\deb2|Add0~27\ $ (GND)))
-- \deb2|Add0~29\ = CARRY((\deb2|s_debounceCnt\(14)) # (!\deb2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb2|Add0~27\,
	combout => \deb2|Add0~28_combout\,
	cout => \deb2|Add0~29\);

-- Location: LCCOMB_X86_Y30_N16
\deb2|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~18_combout\ = (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~28_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_previousIn~q\,
	datab => \deb2|Add0~28_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	combout => \deb2|s_debounceCnt~18_combout\);

-- Location: FF_X86_Y30_N17
\deb2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~18_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(14));

-- Location: LCCOMB_X85_Y30_N8
\deb2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~30_combout\ = (\deb2|s_debounceCnt\(15) & (\deb2|Add0~29\ & VCC)) # (!\deb2|s_debounceCnt\(15) & (!\deb2|Add0~29\))
-- \deb2|Add0~31\ = CARRY((!\deb2|s_debounceCnt\(15) & !\deb2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb2|Add0~29\,
	combout => \deb2|Add0~30_combout\,
	cout => \deb2|Add0~31\);

-- Location: LCCOMB_X85_Y30_N28
\deb2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~6_combout\ = (\deb2|Add0~30_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~30_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~6_combout\);

-- Location: FF_X85_Y30_N29
\deb2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~6_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(15));

-- Location: LCCOMB_X85_Y30_N10
\deb2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~32_combout\ = (\deb2|s_debounceCnt\(16) & ((GND) # (!\deb2|Add0~31\))) # (!\deb2|s_debounceCnt\(16) & (\deb2|Add0~31\ $ (GND)))
-- \deb2|Add0~33\ = CARRY((\deb2|s_debounceCnt\(16)) # (!\deb2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb2|Add0~31\,
	combout => \deb2|Add0~32_combout\,
	cout => \deb2|Add0~33\);

-- Location: LCCOMB_X85_Y32_N28
\deb2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~7_combout\ = (\deb2|Add0~32_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~32_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~7_combout\);

-- Location: FF_X85_Y32_N29
\deb2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~7_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(16));

-- Location: LCCOMB_X85_Y30_N12
\deb2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~34_combout\ = (\deb2|s_debounceCnt\(17) & (\deb2|Add0~33\ & VCC)) # (!\deb2|s_debounceCnt\(17) & (!\deb2|Add0~33\))
-- \deb2|Add0~35\ = CARRY((!\deb2|s_debounceCnt\(17) & !\deb2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb2|Add0~33\,
	combout => \deb2|Add0~34_combout\,
	cout => \deb2|Add0~35\);

-- Location: LCCOMB_X85_Y30_N30
\deb2|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~8_combout\ = (\deb2|Add0~34_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~34_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~8_combout\);

-- Location: FF_X85_Y30_N31
\deb2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~8_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(17));

-- Location: LCCOMB_X85_Y30_N14
\deb2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~36_combout\ = (\deb2|s_debounceCnt\(18) & ((GND) # (!\deb2|Add0~35\))) # (!\deb2|s_debounceCnt\(18) & (\deb2|Add0~35\ $ (GND)))
-- \deb2|Add0~37\ = CARRY((\deb2|s_debounceCnt\(18)) # (!\deb2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb2|Add0~35\,
	combout => \deb2|Add0~36_combout\,
	cout => \deb2|Add0~37\);

-- Location: LCCOMB_X85_Y30_N16
\deb2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~38_combout\ = (\deb2|s_debounceCnt\(19) & (\deb2|Add0~37\ & VCC)) # (!\deb2|s_debounceCnt\(19) & (!\deb2|Add0~37\))
-- \deb2|Add0~39\ = CARRY((!\deb2|s_debounceCnt\(19) & !\deb2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb2|Add0~37\,
	combout => \deb2|Add0~38_combout\,
	cout => \deb2|Add0~39\);

-- Location: LCCOMB_X86_Y30_N28
\deb2|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~20_combout\ = (\deb2|s_debounceCnt[19]~4_combout\ & (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~38_combout\) # (!\deb2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_previousIn~q\,
	datab => \deb2|s_debounceCnt[19]~4_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|Add0~38_combout\,
	combout => \deb2|s_debounceCnt[19]~20_combout\);

-- Location: FF_X86_Y30_N29
\deb2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(19));

-- Location: LCCOMB_X85_Y30_N18
\deb2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~40_combout\ = (\deb2|s_debounceCnt\(20) & ((GND) # (!\deb2|Add0~39\))) # (!\deb2|s_debounceCnt\(20) & (\deb2|Add0~39\ $ (GND)))
-- \deb2|Add0~41\ = CARRY((\deb2|s_debounceCnt\(20)) # (!\deb2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb2|Add0~39\,
	combout => \deb2|Add0~40_combout\,
	cout => \deb2|Add0~41\);

-- Location: LCCOMB_X85_Y32_N6
\deb2|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[20]~9_combout\ = (\deb2|s_debounceCnt[19]~4_combout\ & (\deb2|Add0~40_combout\ & \deb2|s_debounceCnt[19]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt[19]~4_combout\,
	datac => \deb2|Add0~40_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt[20]~9_combout\);

-- Location: FF_X85_Y32_N7
\deb2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(20));

-- Location: LCCOMB_X85_Y30_N20
\deb2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~42_combout\ = (\deb2|s_debounceCnt\(21) & (\deb2|Add0~41\ & VCC)) # (!\deb2|s_debounceCnt\(21) & (!\deb2|Add0~41\))
-- \deb2|Add0~43\ = CARRY((!\deb2|s_debounceCnt\(21) & !\deb2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb2|Add0~41\,
	combout => \deb2|Add0~42_combout\,
	cout => \deb2|Add0~43\);

-- Location: LCCOMB_X86_Y30_N30
\deb2|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[21]~10_combout\ = (\deb2|s_debounceCnt[19]~4_combout\ & (\deb2|s_debounceCnt[19]~5_combout\ & \deb2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt[19]~4_combout\,
	datac => \deb2|s_debounceCnt[19]~5_combout\,
	datad => \deb2|Add0~42_combout\,
	combout => \deb2|s_debounceCnt[21]~10_combout\);

-- Location: FF_X86_Y30_N31
\deb2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(21));

-- Location: LCCOMB_X86_Y30_N22
\deb2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~5_combout\ = (!\deb2|s_debounceCnt\(21) & !\deb2|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(21),
	datac => \deb2|s_debounceCnt\(20),
	combout => \deb2|LessThan0~5_combout\);

-- Location: LCCOMB_X86_Y30_N24
\deb2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~2_combout\ = (!\deb2|s_debounceCnt\(13) & !\deb2|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_debounceCnt\(13),
	datad => \deb2|s_debounceCnt\(12),
	combout => \deb2|LessThan0~2_combout\);

-- Location: LCCOMB_X86_Y31_N24
\deb2|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~8_combout\ = (\deb2|s_cleanOut~7_combout\ & !\deb2|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~7_combout\,
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_cleanOut~8_combout\);

-- Location: LCCOMB_X86_Y31_N6
\deb2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~0_combout\ = (\deb2|s_debounceCnt\(7)) # ((\deb2|s_debounceCnt\(6) & ((\deb2|s_debounceCnt\(0)) # (!\deb2|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(7),
	datab => \deb2|s_debounceCnt\(0),
	datac => \deb2|s_debounceCnt\(6),
	datad => \deb2|s_cleanOut~8_combout\,
	combout => \deb2|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y31_N28
\deb2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~1_combout\ = (\deb2|s_debounceCnt\(10)) # ((\deb2|LessThan0~0_combout\ & (\deb2|s_debounceCnt\(8) & \deb2|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|LessThan0~0_combout\,
	datab => \deb2|s_debounceCnt\(8),
	datac => \deb2|s_debounceCnt\(9),
	datad => \deb2|s_debounceCnt\(10),
	combout => \deb2|LessThan0~1_combout\);

-- Location: LCCOMB_X86_Y30_N10
\deb2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~3_combout\ = (\deb2|s_debounceCnt\(14) & (((\deb2|LessThan0~1_combout\ & \deb2|s_debounceCnt\(11))) # (!\deb2|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(14),
	datab => \deb2|LessThan0~2_combout\,
	datac => \deb2|LessThan0~1_combout\,
	datad => \deb2|s_debounceCnt\(11),
	combout => \deb2|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y30_N8
\deb2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~4_combout\ = (\deb2|LessThan0~3_combout\) # ((\deb2|s_debounceCnt\(17)) # ((\deb2|s_debounceCnt\(16)) # (\deb2|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|LessThan0~3_combout\,
	datab => \deb2|s_debounceCnt\(17),
	datac => \deb2|s_debounceCnt\(16),
	datad => \deb2|s_debounceCnt\(15),
	combout => \deb2|LessThan0~4_combout\);

-- Location: LCCOMB_X86_Y30_N0
\deb2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~6_combout\ = ((\deb2|s_debounceCnt\(19) & (\deb2|LessThan0~4_combout\ & \deb2|s_debounceCnt\(18)))) # (!\deb2|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|LessThan0~5_combout\,
	datab => \deb2|s_debounceCnt\(19),
	datac => \deb2|LessThan0~4_combout\,
	datad => \deb2|s_debounceCnt\(18),
	combout => \deb2|LessThan0~6_combout\);

-- Location: LCCOMB_X86_Y31_N30
\deb2|s_debounceCnt[19]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~2_combout\ = (\deb2|s_dirtyIn~q\ & ((!\deb2|LessThan0~6_combout\) # (!\deb2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(22),
	datab => \deb2|LessThan0~6_combout\,
	datac => \deb2|s_dirtyIn~q\,
	combout => \deb2|s_debounceCnt[19]~2_combout\);

-- Location: LCCOMB_X86_Y30_N6
\deb2|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[18]~19_combout\ = (\deb2|s_debounceCnt[19]~4_combout\ & (\deb2|s_debounceCnt[19]~2_combout\ & ((\deb2|Add0~36_combout\) # (!\deb2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_previousIn~q\,
	datab => \deb2|s_debounceCnt[19]~4_combout\,
	datac => \deb2|s_debounceCnt[19]~2_combout\,
	datad => \deb2|Add0~36_combout\,
	combout => \deb2|s_debounceCnt[18]~19_combout\);

-- Location: FF_X86_Y30_N7
\deb2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(18));

-- Location: LCCOMB_X86_Y30_N26
\deb2|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~5_combout\ = (!\deb2|s_debounceCnt\(18) & (!\deb2|s_debounceCnt\(19) & (!\deb2|s_debounceCnt\(14) & !\deb2|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(18),
	datab => \deb2|s_debounceCnt\(19),
	datac => \deb2|s_debounceCnt\(14),
	datad => \deb2|s_debounceCnt\(11),
	combout => \deb2|s_cleanOut~5_combout\);

-- Location: LCCOMB_X86_Y30_N20
\deb2|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~2_combout\ = (!\deb2|s_debounceCnt\(16) & (!\deb2|s_debounceCnt\(17) & (!\deb2|s_debounceCnt\(6) & !\deb2|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(16),
	datab => \deb2|s_debounceCnt\(17),
	datac => \deb2|s_debounceCnt\(6),
	datad => \deb2|s_debounceCnt\(15),
	combout => \deb2|s_cleanOut~2_combout\);

-- Location: LCCOMB_X86_Y30_N4
\deb2|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~3_combout\ = (!\deb2|s_debounceCnt\(13) & (!\deb2|s_debounceCnt\(12) & (!\deb2|s_debounceCnt\(21) & !\deb2|s_debounceCnt\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(13),
	datab => \deb2|s_debounceCnt\(12),
	datac => \deb2|s_debounceCnt\(21),
	datad => \deb2|s_debounceCnt\(20),
	combout => \deb2|s_cleanOut~3_combout\);

-- Location: LCCOMB_X86_Y31_N12
\deb2|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~4_combout\ = (!\deb2|s_debounceCnt\(9) & (!\deb2|s_debounceCnt\(8) & (!\deb2|s_debounceCnt\(7) & !\deb2|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(9),
	datab => \deb2|s_debounceCnt\(8),
	datac => \deb2|s_debounceCnt\(7),
	datad => \deb2|s_debounceCnt\(10),
	combout => \deb2|s_cleanOut~4_combout\);

-- Location: LCCOMB_X86_Y30_N12
\deb2|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~6_combout\ = (\deb2|s_cleanOut~5_combout\ & (\deb2|s_cleanOut~2_combout\ & (\deb2|s_cleanOut~3_combout\ & \deb2|s_cleanOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~5_combout\,
	datab => \deb2|s_cleanOut~2_combout\,
	datac => \deb2|s_cleanOut~3_combout\,
	datad => \deb2|s_cleanOut~4_combout\,
	combout => \deb2|s_cleanOut~6_combout\);

-- Location: LCCOMB_X86_Y31_N14
\deb2|s_debounceCnt[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~29_combout\ = (((\deb2|s_debounceCnt\(0)) # (\deb2|s_debounceCnt\(5))) # (!\deb2|s_cleanOut~6_combout\)) # (!\deb2|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~7_combout\,
	datab => \deb2|s_cleanOut~6_combout\,
	datac => \deb2|s_debounceCnt\(0),
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_debounceCnt[19]~29_combout\);

-- Location: LCCOMB_X85_Y30_N22
\deb2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~44_combout\ = \deb2|Add0~43\ $ (\deb2|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb2|s_debounceCnt\(22),
	cin => \deb2|Add0~43\,
	combout => \deb2|Add0~44_combout\);

-- Location: LCCOMB_X86_Y30_N14
\deb2|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[22]~27_combout\ = (\deb2|s_previousIn~q\ & (((!\deb2|s_debounceCnt[19]~29_combout\ & !\deb2|s_debounceCnt\(22))) # (!\deb2|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt[19]~29_combout\,
	datab => \deb2|s_debounceCnt\(22),
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|Add0~44_combout\,
	combout => \deb2|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X86_Y30_N18
\deb2|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[22]~28_combout\ = (!\deb2|s_debounceCnt[22]~27_combout\ & (\deb2|s_dirtyIn~q\ & ((!\deb2|s_debounceCnt\(22)) # (!\deb2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt[22]~27_combout\,
	datab => \deb2|LessThan0~6_combout\,
	datac => \deb2|s_debounceCnt\(22),
	datad => \deb2|s_dirtyIn~q\,
	combout => \deb2|s_debounceCnt[22]~28_combout\);

-- Location: FF_X86_Y30_N19
\deb2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(22));

-- Location: LCCOMB_X86_Y31_N0
\deb2|s_debounceCnt[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~5_combout\ = (\deb2|s_dirtyIn~q\ & (\deb2|s_previousIn~q\ & ((!\deb2|LessThan0~6_combout\) # (!\deb2|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(22),
	datab => \deb2|LessThan0~6_combout\,
	datac => \deb2|s_dirtyIn~q\,
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_debounceCnt[19]~5_combout\);

-- Location: LCCOMB_X86_Y31_N4
\deb2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~26_combout\ = (\deb2|Add0~0_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~0_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~26_combout\);

-- Location: FF_X86_Y31_N5
\deb2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~26_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(0));

-- Location: LCCOMB_X85_Y31_N12
\deb2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~2_combout\ = (\deb2|s_debounceCnt\(1) & (\deb2|Add0~1\ & VCC)) # (!\deb2|s_debounceCnt\(1) & (!\deb2|Add0~1\))
-- \deb2|Add0~3\ = CARRY((!\deb2|s_debounceCnt\(1) & !\deb2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb2|Add0~1\,
	combout => \deb2|Add0~2_combout\,
	cout => \deb2|Add0~3\);

-- Location: LCCOMB_X85_Y31_N6
\deb2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~21_combout\ = (\deb2|Add0~2_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~2_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~21_combout\);

-- Location: FF_X85_Y31_N7
\deb2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~21_combout\,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(1));

-- Location: LCCOMB_X85_Y32_N20
\deb2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~22_combout\ = (\deb2|Add0~4_combout\ & \deb2|s_debounceCnt[19]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~4_combout\,
	datad => \deb2|s_debounceCnt[19]~5_combout\,
	combout => \deb2|s_debounceCnt~22_combout\);

-- Location: FF_X85_Y31_N11
\deb2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb2|s_debounceCnt~22_combout\,
	sload => VCC,
	ena => \deb2|s_debounceCnt[19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(2));

-- Location: LCCOMB_X85_Y31_N0
\deb2|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~7_combout\ = (!\deb2|s_debounceCnt\(2) & (!\deb2|s_debounceCnt\(4) & (!\deb2|s_debounceCnt\(3) & !\deb2|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(2),
	datab => \deb2|s_debounceCnt\(4),
	datac => \deb2|s_debounceCnt\(3),
	datad => \deb2|s_debounceCnt\(1),
	combout => \deb2|s_cleanOut~7_combout\);

-- Location: LCCOMB_X86_Y31_N2
\deb2|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~9_combout\ = (!\deb2|s_debounceCnt\(22) & (\deb2|s_dirtyIn~q\ & (\deb2|s_previousIn~q\ & \deb2|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(22),
	datab => \deb2|s_dirtyIn~q\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|s_debounceCnt\(0),
	combout => \deb2|s_cleanOut~9_combout\);

-- Location: LCCOMB_X86_Y31_N20
\deb2|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~10_combout\ = (\deb2|s_cleanOut~7_combout\ & (\deb2|s_cleanOut~9_combout\ & (\deb2|s_cleanOut~6_combout\ & !\deb2|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~7_combout\,
	datab => \deb2|s_cleanOut~9_combout\,
	datac => \deb2|s_cleanOut~6_combout\,
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_cleanOut~10_combout\);

-- Location: FF_X86_Y31_N21
\deb2|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_cleanOut~q\);

-- Location: LCCOMB_X81_Y32_N2
\counter2|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count[0]~_wirecell_combout\ = !\counter2|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter2|s_count\(0),
	combout => \counter2|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X66_Y39_N8
\ProgMode|s_currentState~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~43_combout\ = (!\deb2|s_cleanOut~q\ & \ProgMode|s_currentState.C5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \ProgMode|s_currentState.C5~q\,
	combout => \ProgMode|s_currentState~43_combout\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X103_Y40_N28
\deb4|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \deb4|s_dirtyIn~0_combout\);

-- Location: FF_X103_Y40_N29
\deb4|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_dirtyIn~q\);

-- Location: FF_X94_Y41_N3
\deb4|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb4|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_previousIn~q\);

-- Location: LCCOMB_X95_Y42_N10
\deb4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~0_combout\ = \deb4|s_debounceCnt\(0) $ (VCC)
-- \deb4|Add0~1\ = CARRY(\deb4|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb4|Add0~0_combout\,
	cout => \deb4|Add0~1\);

-- Location: LCCOMB_X94_Y42_N24
\deb4|s_debounceCnt[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[5]~5_combout\ = (\deb4|s_previousIn~q\ & (\deb4|s_dirtyIn~q\ & ((!\deb4|s_debounceCnt\(22)) # (!\deb4|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|LessThan0~6_combout\,
	datac => \deb4|s_debounceCnt\(22),
	datad => \deb4|s_dirtyIn~q\,
	combout => \deb4|s_debounceCnt[5]~5_combout\);

-- Location: LCCOMB_X94_Y42_N6
\deb4|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~26_combout\ = (\deb4|Add0~0_combout\ & \deb4|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|Add0~0_combout\,
	datad => \deb4|s_debounceCnt[5]~5_combout\,
	combout => \deb4|s_debounceCnt~26_combout\);

-- Location: FF_X94_Y42_N7
\deb4|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~26_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(0));

-- Location: LCCOMB_X94_Y41_N12
\deb4|s_debounceCnt[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[5]~2_combout\ = (\deb4|s_dirtyIn~q\ & ((!\deb4|s_debounceCnt\(22)) # (!\deb4|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|LessThan0~6_combout\,
	datab => \deb4|s_debounceCnt\(22),
	datac => \deb4|s_dirtyIn~q\,
	combout => \deb4|s_debounceCnt[5]~2_combout\);

-- Location: LCCOMB_X95_Y42_N12
\deb4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~2_combout\ = (\deb4|s_debounceCnt\(1) & (\deb4|Add0~1\ & VCC)) # (!\deb4|s_debounceCnt\(1) & (!\deb4|Add0~1\))
-- \deb4|Add0~3\ = CARRY((!\deb4|s_debounceCnt\(1) & !\deb4|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb4|Add0~1\,
	combout => \deb4|Add0~2_combout\,
	cout => \deb4|Add0~3\);

-- Location: LCCOMB_X95_Y42_N0
\deb4|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~21_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~2_combout\,
	combout => \deb4|s_debounceCnt~21_combout\);

-- Location: FF_X95_Y42_N1
\deb4|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~21_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(1));

-- Location: LCCOMB_X95_Y42_N14
\deb4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~4_combout\ = (\deb4|s_debounceCnt\(2) & ((GND) # (!\deb4|Add0~3\))) # (!\deb4|s_debounceCnt\(2) & (\deb4|Add0~3\ $ (GND)))
-- \deb4|Add0~5\ = CARRY((\deb4|s_debounceCnt\(2)) # (!\deb4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb4|Add0~3\,
	combout => \deb4|Add0~4_combout\,
	cout => \deb4|Add0~5\);

-- Location: LCCOMB_X95_Y42_N2
\deb4|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~22_combout\ = (\deb4|Add0~4_combout\ & \deb4|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|Add0~4_combout\,
	datad => \deb4|s_debounceCnt[5]~5_combout\,
	combout => \deb4|s_debounceCnt~22_combout\);

-- Location: FF_X95_Y42_N3
\deb4|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~22_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(2));

-- Location: LCCOMB_X95_Y42_N16
\deb4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~6_combout\ = (\deb4|s_debounceCnt\(3) & (\deb4|Add0~5\ & VCC)) # (!\deb4|s_debounceCnt\(3) & (!\deb4|Add0~5\))
-- \deb4|Add0~7\ = CARRY((!\deb4|s_debounceCnt\(3) & !\deb4|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb4|Add0~5\,
	combout => \deb4|Add0~6_combout\,
	cout => \deb4|Add0~7\);

-- Location: LCCOMB_X95_Y42_N8
\deb4|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~23_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~6_combout\,
	combout => \deb4|s_debounceCnt~23_combout\);

-- Location: FF_X95_Y42_N9
\deb4|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~23_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(3));

-- Location: LCCOMB_X95_Y42_N18
\deb4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~8_combout\ = (\deb4|s_debounceCnt\(4) & ((GND) # (!\deb4|Add0~7\))) # (!\deb4|s_debounceCnt\(4) & (\deb4|Add0~7\ $ (GND)))
-- \deb4|Add0~9\ = CARRY((\deb4|s_debounceCnt\(4)) # (!\deb4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb4|Add0~7\,
	combout => \deb4|Add0~8_combout\,
	cout => \deb4|Add0~9\);

-- Location: LCCOMB_X95_Y42_N6
\deb4|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~24_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~8_combout\,
	combout => \deb4|s_debounceCnt~24_combout\);

-- Location: FF_X95_Y42_N7
\deb4|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~24_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(4));

-- Location: LCCOMB_X95_Y42_N20
\deb4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~10_combout\ = (\deb4|s_debounceCnt\(5) & (\deb4|Add0~9\ & VCC)) # (!\deb4|s_debounceCnt\(5) & (!\deb4|Add0~9\))
-- \deb4|Add0~11\ = CARRY((!\deb4|s_debounceCnt\(5) & !\deb4|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb4|Add0~9\,
	combout => \deb4|Add0~10_combout\,
	cout => \deb4|Add0~11\);

-- Location: LCCOMB_X94_Y42_N22
\deb4|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~25_combout\ = (\deb4|Add0~10_combout\ & \deb4|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|Add0~10_combout\,
	datad => \deb4|s_debounceCnt[5]~5_combout\,
	combout => \deb4|s_debounceCnt~25_combout\);

-- Location: FF_X94_Y42_N23
\deb4|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~25_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(5));

-- Location: LCCOMB_X95_Y42_N22
\deb4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~12_combout\ = (\deb4|s_debounceCnt\(6) & ((GND) # (!\deb4|Add0~11\))) # (!\deb4|s_debounceCnt\(6) & (\deb4|Add0~11\ $ (GND)))
-- \deb4|Add0~13\ = CARRY((\deb4|s_debounceCnt\(6)) # (!\deb4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb4|Add0~11\,
	combout => \deb4|Add0~12_combout\,
	cout => \deb4|Add0~13\);

-- Location: LCCOMB_X94_Y42_N26
\deb4|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~3_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~12_combout\) # (!\deb4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|Add0~12_combout\,
	datad => \deb4|s_debounceCnt[5]~2_combout\,
	combout => \deb4|s_debounceCnt~3_combout\);

-- Location: FF_X94_Y42_N27
\deb4|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~3_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(6));

-- Location: LCCOMB_X95_Y42_N24
\deb4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~14_combout\ = (\deb4|s_debounceCnt\(7) & (\deb4|Add0~13\ & VCC)) # (!\deb4|s_debounceCnt\(7) & (!\deb4|Add0~13\))
-- \deb4|Add0~15\ = CARRY((!\deb4|s_debounceCnt\(7) & !\deb4|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb4|Add0~13\,
	combout => \deb4|Add0~14_combout\,
	cout => \deb4|Add0~15\);

-- Location: LCCOMB_X94_Y42_N28
\deb4|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~13_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~14_combout\,
	combout => \deb4|s_debounceCnt~13_combout\);

-- Location: FF_X94_Y42_N29
\deb4|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~13_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(7));

-- Location: LCCOMB_X95_Y42_N26
\deb4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~16_combout\ = (\deb4|s_debounceCnt\(8) & ((GND) # (!\deb4|Add0~15\))) # (!\deb4|s_debounceCnt\(8) & (\deb4|Add0~15\ $ (GND)))
-- \deb4|Add0~17\ = CARRY((\deb4|s_debounceCnt\(8)) # (!\deb4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb4|Add0~15\,
	combout => \deb4|Add0~16_combout\,
	cout => \deb4|Add0~17\);

-- Location: LCCOMB_X94_Y42_N14
\deb4|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~14_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~16_combout\) # (!\deb4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|Add0~16_combout\,
	datad => \deb4|s_debounceCnt[5]~2_combout\,
	combout => \deb4|s_debounceCnt~14_combout\);

-- Location: FF_X94_Y42_N15
\deb4|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~14_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(8));

-- Location: LCCOMB_X95_Y42_N28
\deb4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~18_combout\ = (\deb4|s_debounceCnt\(9) & (\deb4|Add0~17\ & VCC)) # (!\deb4|s_debounceCnt\(9) & (!\deb4|Add0~17\))
-- \deb4|Add0~19\ = CARRY((!\deb4|s_debounceCnt\(9) & !\deb4|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb4|Add0~17\,
	combout => \deb4|Add0~18_combout\,
	cout => \deb4|Add0~19\);

-- Location: LCCOMB_X94_Y42_N8
\deb4|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~15_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~18_combout\) # (!\deb4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|Add0~18_combout\,
	datad => \deb4|s_debounceCnt[5]~2_combout\,
	combout => \deb4|s_debounceCnt~15_combout\);

-- Location: FF_X94_Y42_N9
\deb4|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~15_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(9));

-- Location: LCCOMB_X95_Y42_N30
\deb4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~20_combout\ = (\deb4|s_debounceCnt\(10) & ((GND) # (!\deb4|Add0~19\))) # (!\deb4|s_debounceCnt\(10) & (\deb4|Add0~19\ $ (GND)))
-- \deb4|Add0~21\ = CARRY((\deb4|s_debounceCnt\(10)) # (!\deb4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb4|Add0~19\,
	combout => \deb4|Add0~20_combout\,
	cout => \deb4|Add0~21\);

-- Location: LCCOMB_X94_Y42_N10
\deb4|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~16_combout\ = (\deb4|Add0~20_combout\ & \deb4|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|Add0~20_combout\,
	datad => \deb4|s_debounceCnt[5]~5_combout\,
	combout => \deb4|s_debounceCnt~16_combout\);

-- Location: FF_X94_Y42_N11
\deb4|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~16_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(10));

-- Location: LCCOMB_X95_Y41_N0
\deb4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~22_combout\ = (\deb4|s_debounceCnt\(11) & (\deb4|Add0~21\ & VCC)) # (!\deb4|s_debounceCnt\(11) & (!\deb4|Add0~21\))
-- \deb4|Add0~23\ = CARRY((!\deb4|s_debounceCnt\(11) & !\deb4|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb4|Add0~21\,
	combout => \deb4|Add0~22_combout\,
	cout => \deb4|Add0~23\);

-- Location: LCCOMB_X94_Y41_N6
\deb4|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~17_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~22_combout\) # (!\deb4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt[5]~2_combout\,
	datac => \deb4|Add0~22_combout\,
	datad => \deb4|s_previousIn~q\,
	combout => \deb4|s_debounceCnt~17_combout\);

-- Location: FF_X94_Y41_N7
\deb4|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~17_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(11));

-- Location: LCCOMB_X95_Y41_N2
\deb4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~24_combout\ = (\deb4|s_debounceCnt\(12) & ((GND) # (!\deb4|Add0~23\))) # (!\deb4|s_debounceCnt\(12) & (\deb4|Add0~23\ $ (GND)))
-- \deb4|Add0~25\ = CARRY((\deb4|s_debounceCnt\(12)) # (!\deb4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb4|Add0~23\,
	combout => \deb4|Add0~24_combout\,
	cout => \deb4|Add0~25\);

-- Location: LCCOMB_X96_Y41_N0
\deb4|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~11_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~24_combout\,
	combout => \deb4|s_debounceCnt~11_combout\);

-- Location: FF_X95_Y41_N29
\deb4|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb4|s_debounceCnt~11_combout\,
	sload => VCC,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(12));

-- Location: LCCOMB_X95_Y41_N4
\deb4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~26_combout\ = (\deb4|s_debounceCnt\(13) & (\deb4|Add0~25\ & VCC)) # (!\deb4|s_debounceCnt\(13) & (!\deb4|Add0~25\))
-- \deb4|Add0~27\ = CARRY((!\deb4|s_debounceCnt\(13) & !\deb4|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb4|Add0~25\,
	combout => \deb4|Add0~26_combout\,
	cout => \deb4|Add0~27\);

-- Location: LCCOMB_X94_Y41_N16
\deb4|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~12_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~26_combout\,
	combout => \deb4|s_debounceCnt~12_combout\);

-- Location: FF_X94_Y41_N17
\deb4|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~12_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(13));

-- Location: LCCOMB_X95_Y41_N6
\deb4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~28_combout\ = (\deb4|s_debounceCnt\(14) & ((GND) # (!\deb4|Add0~27\))) # (!\deb4|s_debounceCnt\(14) & (\deb4|Add0~27\ $ (GND)))
-- \deb4|Add0~29\ = CARRY((\deb4|s_debounceCnt\(14)) # (!\deb4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb4|Add0~27\,
	combout => \deb4|Add0~28_combout\,
	cout => \deb4|Add0~29\);

-- Location: LCCOMB_X94_Y41_N0
\deb4|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~18_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~28_combout\) # (!\deb4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt[5]~2_combout\,
	datab => \deb4|s_previousIn~q\,
	datad => \deb4|Add0~28_combout\,
	combout => \deb4|s_debounceCnt~18_combout\);

-- Location: FF_X94_Y41_N1
\deb4|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~18_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(14));

-- Location: LCCOMB_X95_Y41_N8
\deb4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~30_combout\ = (\deb4|s_debounceCnt\(15) & (\deb4|Add0~29\ & VCC)) # (!\deb4|s_debounceCnt\(15) & (!\deb4|Add0~29\))
-- \deb4|Add0~31\ = CARRY((!\deb4|s_debounceCnt\(15) & !\deb4|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb4|Add0~29\,
	combout => \deb4|Add0~30_combout\,
	cout => \deb4|Add0~31\);

-- Location: LCCOMB_X95_Y41_N24
\deb4|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~6_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt[5]~5_combout\,
	datac => \deb4|Add0~30_combout\,
	combout => \deb4|s_debounceCnt~6_combout\);

-- Location: FF_X95_Y41_N25
\deb4|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~6_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(15));

-- Location: LCCOMB_X95_Y41_N10
\deb4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~32_combout\ = (\deb4|s_debounceCnt\(16) & ((GND) # (!\deb4|Add0~31\))) # (!\deb4|s_debounceCnt\(16) & (\deb4|Add0~31\ $ (GND)))
-- \deb4|Add0~33\ = CARRY((\deb4|s_debounceCnt\(16)) # (!\deb4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb4|Add0~31\,
	combout => \deb4|Add0~32_combout\,
	cout => \deb4|Add0~33\);

-- Location: LCCOMB_X95_Y41_N26
\deb4|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~7_combout\ = (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~32_combout\,
	combout => \deb4|s_debounceCnt~7_combout\);

-- Location: FF_X95_Y41_N27
\deb4|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~7_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(16));

-- Location: LCCOMB_X95_Y41_N12
\deb4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~34_combout\ = (\deb4|s_debounceCnt\(17) & (\deb4|Add0~33\ & VCC)) # (!\deb4|s_debounceCnt\(17) & (!\deb4|Add0~33\))
-- \deb4|Add0~35\ = CARRY((!\deb4|s_debounceCnt\(17) & !\deb4|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb4|Add0~33\,
	combout => \deb4|Add0~34_combout\,
	cout => \deb4|Add0~35\);

-- Location: LCCOMB_X94_Y41_N28
\deb4|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt~8_combout\ = (\deb4|Add0~34_combout\ & \deb4|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|Add0~34_combout\,
	datad => \deb4|s_debounceCnt[5]~5_combout\,
	combout => \deb4|s_debounceCnt~8_combout\);

-- Location: FF_X94_Y41_N29
\deb4|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt~8_combout\,
	ena => \deb4|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(17));

-- Location: LCCOMB_X95_Y41_N14
\deb4|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~36_combout\ = (\deb4|s_debounceCnt\(18) & ((GND) # (!\deb4|Add0~35\))) # (!\deb4|s_debounceCnt\(18) & (\deb4|Add0~35\ $ (GND)))
-- \deb4|Add0~37\ = CARRY((\deb4|s_debounceCnt\(18)) # (!\deb4|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb4|Add0~35\,
	combout => \deb4|Add0~36_combout\,
	cout => \deb4|Add0~37\);

-- Location: LCCOMB_X94_Y41_N14
\deb4|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[18]~19_combout\ = (\deb4|s_debounceCnt[5]~2_combout\ & (\deb4|s_debounceCnt[5]~4_combout\ & ((\deb4|Add0~36_combout\) # (!\deb4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt[5]~2_combout\,
	datab => \deb4|s_previousIn~q\,
	datac => \deb4|Add0~36_combout\,
	datad => \deb4|s_debounceCnt[5]~4_combout\,
	combout => \deb4|s_debounceCnt[18]~19_combout\);

-- Location: FF_X94_Y41_N15
\deb4|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(18));

-- Location: LCCOMB_X94_Y41_N30
\deb4|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~5_combout\ = (!\deb4|s_debounceCnt\(11) & (!\deb4|s_debounceCnt\(18) & (!\deb4|s_debounceCnt\(19) & !\deb4|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(11),
	datab => \deb4|s_debounceCnt\(18),
	datac => \deb4|s_debounceCnt\(19),
	datad => \deb4|s_debounceCnt\(14),
	combout => \deb4|s_cleanOut~5_combout\);

-- Location: LCCOMB_X94_Y42_N16
\deb4|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~4_combout\ = (!\deb4|s_debounceCnt\(10) & (!\deb4|s_debounceCnt\(8) & (!\deb4|s_debounceCnt\(9) & !\deb4|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(10),
	datab => \deb4|s_debounceCnt\(8),
	datac => \deb4|s_debounceCnt\(9),
	datad => \deb4|s_debounceCnt\(7),
	combout => \deb4|s_cleanOut~4_combout\);

-- Location: LCCOMB_X95_Y41_N16
\deb4|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~38_combout\ = (\deb4|s_debounceCnt\(19) & (\deb4|Add0~37\ & VCC)) # (!\deb4|s_debounceCnt\(19) & (!\deb4|Add0~37\))
-- \deb4|Add0~39\ = CARRY((!\deb4|s_debounceCnt\(19) & !\deb4|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb4|Add0~37\,
	combout => \deb4|Add0~38_combout\,
	cout => \deb4|Add0~39\);

-- Location: LCCOMB_X95_Y41_N18
\deb4|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~40_combout\ = (\deb4|s_debounceCnt\(20) & ((GND) # (!\deb4|Add0~39\))) # (!\deb4|s_debounceCnt\(20) & (\deb4|Add0~39\ $ (GND)))
-- \deb4|Add0~41\ = CARRY((\deb4|s_debounceCnt\(20)) # (!\deb4|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb4|Add0~39\,
	combout => \deb4|Add0~40_combout\,
	cout => \deb4|Add0~41\);

-- Location: LCCOMB_X96_Y41_N4
\deb4|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[20]~9_combout\ = (\deb4|s_debounceCnt[5]~4_combout\ & (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~4_combout\,
	datac => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~40_combout\,
	combout => \deb4|s_debounceCnt[20]~9_combout\);

-- Location: FF_X96_Y41_N5
\deb4|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(20));

-- Location: LCCOMB_X95_Y41_N20
\deb4|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~42_combout\ = (\deb4|s_debounceCnt\(21) & (\deb4|Add0~41\ & VCC)) # (!\deb4|s_debounceCnt\(21) & (!\deb4|Add0~41\))
-- \deb4|Add0~43\ = CARRY((!\deb4|s_debounceCnt\(21) & !\deb4|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb4|Add0~41\,
	combout => \deb4|Add0~42_combout\,
	cout => \deb4|Add0~43\);

-- Location: LCCOMB_X96_Y41_N26
\deb4|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[21]~10_combout\ = (\deb4|s_debounceCnt[5]~4_combout\ & (\deb4|s_debounceCnt[5]~5_combout\ & \deb4|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt[5]~4_combout\,
	datac => \deb4|s_debounceCnt[5]~5_combout\,
	datad => \deb4|Add0~42_combout\,
	combout => \deb4|s_debounceCnt[21]~10_combout\);

-- Location: FF_X96_Y41_N27
\deb4|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(21));

-- Location: LCCOMB_X95_Y41_N30
\deb4|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~3_combout\ = (!\deb4|s_debounceCnt\(20) & (!\deb4|s_debounceCnt\(12) & (!\deb4|s_debounceCnt\(13) & !\deb4|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(20),
	datab => \deb4|s_debounceCnt\(12),
	datac => \deb4|s_debounceCnt\(13),
	datad => \deb4|s_debounceCnt\(21),
	combout => \deb4|s_cleanOut~3_combout\);

-- Location: LCCOMB_X94_Y41_N18
\deb4|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~2_combout\ = (!\deb4|s_debounceCnt\(6) & (!\deb4|s_debounceCnt\(17) & (!\deb4|s_debounceCnt\(15) & !\deb4|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(6),
	datab => \deb4|s_debounceCnt\(17),
	datac => \deb4|s_debounceCnt\(15),
	datad => \deb4|s_debounceCnt\(16),
	combout => \deb4|s_cleanOut~2_combout\);

-- Location: LCCOMB_X94_Y41_N8
\deb4|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~6_combout\ = (\deb4|s_cleanOut~5_combout\ & (\deb4|s_cleanOut~4_combout\ & (\deb4|s_cleanOut~3_combout\ & \deb4|s_cleanOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_cleanOut~5_combout\,
	datab => \deb4|s_cleanOut~4_combout\,
	datac => \deb4|s_cleanOut~3_combout\,
	datad => \deb4|s_cleanOut~2_combout\,
	combout => \deb4|s_cleanOut~6_combout\);

-- Location: LCCOMB_X95_Y42_N4
\deb4|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~7_combout\ = (!\deb4|s_debounceCnt\(4) & (!\deb4|s_debounceCnt\(2) & (!\deb4|s_debounceCnt\(3) & !\deb4|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(4),
	datab => \deb4|s_debounceCnt\(2),
	datac => \deb4|s_debounceCnt\(3),
	datad => \deb4|s_debounceCnt\(1),
	combout => \deb4|s_cleanOut~7_combout\);

-- Location: LCCOMB_X94_Y42_N30
\deb4|s_debounceCnt[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[5]~29_combout\ = (\deb4|s_debounceCnt\(0)) # (((\deb4|s_debounceCnt\(5)) # (!\deb4|s_cleanOut~7_combout\)) # (!\deb4|s_cleanOut~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(0),
	datab => \deb4|s_cleanOut~6_combout\,
	datac => \deb4|s_debounceCnt\(5),
	datad => \deb4|s_cleanOut~7_combout\,
	combout => \deb4|s_debounceCnt[5]~29_combout\);

-- Location: LCCOMB_X94_Y42_N18
\deb4|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[5]~4_combout\ = ((\deb4|s_debounceCnt[5]~29_combout\) # ((\deb4|s_debounceCnt\(22)) # (!\deb4|s_dirtyIn~q\))) # (!\deb4|s_previousIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|s_debounceCnt[5]~29_combout\,
	datac => \deb4|s_debounceCnt\(22),
	datad => \deb4|s_dirtyIn~q\,
	combout => \deb4|s_debounceCnt[5]~4_combout\);

-- Location: LCCOMB_X94_Y41_N4
\deb4|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[19]~20_combout\ = (\deb4|s_debounceCnt[5]~4_combout\ & (\deb4|s_debounceCnt[5]~2_combout\ & ((\deb4|Add0~38_combout\) # (!\deb4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt[5]~4_combout\,
	datab => \deb4|s_previousIn~q\,
	datac => \deb4|s_debounceCnt[5]~2_combout\,
	datad => \deb4|Add0~38_combout\,
	combout => \deb4|s_debounceCnt[19]~20_combout\);

-- Location: FF_X94_Y41_N5
\deb4|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(19));

-- Location: LCCOMB_X94_Y42_N4
\deb4|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~8_combout\ = (!\deb4|s_debounceCnt\(5) & \deb4|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb4|s_debounceCnt\(5),
	datad => \deb4|s_cleanOut~7_combout\,
	combout => \deb4|s_cleanOut~8_combout\);

-- Location: LCCOMB_X94_Y42_N2
\deb4|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~0_combout\ = (\deb4|s_debounceCnt\(7)) # ((\deb4|s_debounceCnt\(6) & ((\deb4|s_debounceCnt\(0)) # (!\deb4|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(6),
	datab => \deb4|s_debounceCnt\(7),
	datac => \deb4|s_cleanOut~8_combout\,
	datad => \deb4|s_debounceCnt\(0),
	combout => \deb4|LessThan0~0_combout\);

-- Location: LCCOMB_X94_Y42_N0
\deb4|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~1_combout\ = (\deb4|s_debounceCnt\(10)) # ((\deb4|s_debounceCnt\(9) & (\deb4|s_debounceCnt\(8) & \deb4|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(10),
	datab => \deb4|s_debounceCnt\(9),
	datac => \deb4|s_debounceCnt\(8),
	datad => \deb4|LessThan0~0_combout\,
	combout => \deb4|LessThan0~1_combout\);

-- Location: LCCOMB_X94_Y41_N2
\deb4|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~2_combout\ = (!\deb4|s_debounceCnt\(13) & !\deb4|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb4|s_debounceCnt\(13),
	datad => \deb4|s_debounceCnt\(12),
	combout => \deb4|LessThan0~2_combout\);

-- Location: LCCOMB_X94_Y41_N22
\deb4|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~3_combout\ = (\deb4|s_debounceCnt\(14) & (((\deb4|s_debounceCnt\(11) & \deb4|LessThan0~1_combout\)) # (!\deb4|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(11),
	datab => \deb4|LessThan0~1_combout\,
	datac => \deb4|LessThan0~2_combout\,
	datad => \deb4|s_debounceCnt\(14),
	combout => \deb4|LessThan0~3_combout\);

-- Location: LCCOMB_X94_Y41_N20
\deb4|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~4_combout\ = (\deb4|LessThan0~3_combout\) # ((\deb4|s_debounceCnt\(17)) # ((\deb4|s_debounceCnt\(15)) # (\deb4|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|LessThan0~3_combout\,
	datab => \deb4|s_debounceCnt\(17),
	datac => \deb4|s_debounceCnt\(15),
	datad => \deb4|s_debounceCnt\(16),
	combout => \deb4|LessThan0~4_combout\);

-- Location: LCCOMB_X95_Y41_N28
\deb4|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~5_combout\ = (!\deb4|s_debounceCnt\(20) & !\deb4|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(20),
	datad => \deb4|s_debounceCnt\(21),
	combout => \deb4|LessThan0~5_combout\);

-- Location: LCCOMB_X94_Y41_N26
\deb4|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|LessThan0~6_combout\ = ((\deb4|s_debounceCnt\(19) & (\deb4|LessThan0~4_combout\ & \deb4|s_debounceCnt\(18)))) # (!\deb4|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(19),
	datab => \deb4|LessThan0~4_combout\,
	datac => \deb4|s_debounceCnt\(18),
	datad => \deb4|LessThan0~5_combout\,
	combout => \deb4|LessThan0~6_combout\);

-- Location: LCCOMB_X95_Y41_N22
\deb4|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|Add0~44_combout\ = \deb4|Add0~43\ $ (\deb4|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb4|s_debounceCnt\(22),
	cin => \deb4|Add0~43\,
	combout => \deb4|Add0~44_combout\);

-- Location: LCCOMB_X94_Y41_N10
\deb4|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[22]~27_combout\ = (\deb4|s_previousIn~q\ & (((!\deb4|s_debounceCnt\(22) & !\deb4|s_debounceCnt[5]~29_combout\)) # (!\deb4|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_debounceCnt\(22),
	datab => \deb4|s_previousIn~q\,
	datac => \deb4|s_debounceCnt[5]~29_combout\,
	datad => \deb4|Add0~44_combout\,
	combout => \deb4|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X94_Y41_N24
\deb4|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_debounceCnt[22]~28_combout\ = (\deb4|s_dirtyIn~q\ & (!\deb4|s_debounceCnt[22]~27_combout\ & ((!\deb4|s_debounceCnt\(22)) # (!\deb4|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|LessThan0~6_combout\,
	datab => \deb4|s_dirtyIn~q\,
	datac => \deb4|s_debounceCnt\(22),
	datad => \deb4|s_debounceCnt[22]~27_combout\,
	combout => \deb4|s_debounceCnt[22]~28_combout\);

-- Location: FF_X94_Y41_N25
\deb4|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_debounceCnt\(22));

-- Location: LCCOMB_X94_Y42_N12
\deb4|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~9_combout\ = (\deb4|s_previousIn~q\ & (\deb4|s_dirtyIn~q\ & (!\deb4|s_debounceCnt\(22) & \deb4|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_previousIn~q\,
	datab => \deb4|s_dirtyIn~q\,
	datac => \deb4|s_debounceCnt\(22),
	datad => \deb4|s_debounceCnt\(0),
	combout => \deb4|s_cleanOut~9_combout\);

-- Location: LCCOMB_X94_Y42_N20
\deb4|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb4|s_cleanOut~10_combout\ = (\deb4|s_cleanOut~9_combout\ & (\deb4|s_cleanOut~6_combout\ & (!\deb4|s_debounceCnt\(5) & \deb4|s_cleanOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb4|s_cleanOut~9_combout\,
	datab => \deb4|s_cleanOut~6_combout\,
	datac => \deb4|s_debounceCnt\(5),
	datad => \deb4|s_cleanOut~7_combout\,
	combout => \deb4|s_cleanOut~10_combout\);

-- Location: FF_X94_Y42_N21
\deb4|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb4|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb4|s_cleanOut~q\);

-- Location: LCCOMB_X66_Y35_N6
\clkDiv|s_divCounter[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[0]~26_combout\ = \clkDiv|s_divCounter\(0) $ (VCC)
-- \clkDiv|s_divCounter[0]~27\ = CARRY(\clkDiv|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(0),
	datad => VCC,
	combout => \clkDiv|s_divCounter[0]~26_combout\,
	cout => \clkDiv|s_divCounter[0]~27\);

-- Location: LCCOMB_X66_Y35_N8
\clkDiv|s_divCounter[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[1]~28_combout\ = (\clkDiv|s_divCounter\(1) & (!\clkDiv|s_divCounter[0]~27\)) # (!\clkDiv|s_divCounter\(1) & ((\clkDiv|s_divCounter[0]~27\) # (GND)))
-- \clkDiv|s_divCounter[1]~29\ = CARRY((!\clkDiv|s_divCounter[0]~27\) # (!\clkDiv|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(1),
	datad => VCC,
	cin => \clkDiv|s_divCounter[0]~27\,
	combout => \clkDiv|s_divCounter[1]~28_combout\,
	cout => \clkDiv|s_divCounter[1]~29\);

-- Location: FF_X66_Y35_N9
\clkDiv|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[1]~28_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(1));

-- Location: LCCOMB_X66_Y35_N10
\clkDiv|s_divCounter[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[2]~30_combout\ = (\clkDiv|s_divCounter\(2) & (\clkDiv|s_divCounter[1]~29\ $ (GND))) # (!\clkDiv|s_divCounter\(2) & (!\clkDiv|s_divCounter[1]~29\ & VCC))
-- \clkDiv|s_divCounter[2]~31\ = CARRY((\clkDiv|s_divCounter\(2) & !\clkDiv|s_divCounter[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datad => VCC,
	cin => \clkDiv|s_divCounter[1]~29\,
	combout => \clkDiv|s_divCounter[2]~30_combout\,
	cout => \clkDiv|s_divCounter[2]~31\);

-- Location: FF_X66_Y35_N11
\clkDiv|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[2]~30_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(2));

-- Location: LCCOMB_X66_Y35_N12
\clkDiv|s_divCounter[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[3]~32_combout\ = (\clkDiv|s_divCounter\(3) & (!\clkDiv|s_divCounter[2]~31\)) # (!\clkDiv|s_divCounter\(3) & ((\clkDiv|s_divCounter[2]~31\) # (GND)))
-- \clkDiv|s_divCounter[3]~33\ = CARRY((!\clkDiv|s_divCounter[2]~31\) # (!\clkDiv|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(3),
	datad => VCC,
	cin => \clkDiv|s_divCounter[2]~31\,
	combout => \clkDiv|s_divCounter[3]~32_combout\,
	cout => \clkDiv|s_divCounter[3]~33\);

-- Location: FF_X66_Y35_N13
\clkDiv|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[3]~32_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(3));

-- Location: LCCOMB_X66_Y35_N14
\clkDiv|s_divCounter[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[4]~34_combout\ = (\clkDiv|s_divCounter\(4) & (\clkDiv|s_divCounter[3]~33\ $ (GND))) # (!\clkDiv|s_divCounter\(4) & (!\clkDiv|s_divCounter[3]~33\ & VCC))
-- \clkDiv|s_divCounter[4]~35\ = CARRY((\clkDiv|s_divCounter\(4) & !\clkDiv|s_divCounter[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datad => VCC,
	cin => \clkDiv|s_divCounter[3]~33\,
	combout => \clkDiv|s_divCounter[4]~34_combout\,
	cout => \clkDiv|s_divCounter[4]~35\);

-- Location: FF_X66_Y35_N15
\clkDiv|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[4]~34_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(4));

-- Location: LCCOMB_X66_Y35_N16
\clkDiv|s_divCounter[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[5]~36_combout\ = (\clkDiv|s_divCounter\(5) & (!\clkDiv|s_divCounter[4]~35\)) # (!\clkDiv|s_divCounter\(5) & ((\clkDiv|s_divCounter[4]~35\) # (GND)))
-- \clkDiv|s_divCounter[5]~37\ = CARRY((!\clkDiv|s_divCounter[4]~35\) # (!\clkDiv|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(5),
	datad => VCC,
	cin => \clkDiv|s_divCounter[4]~35\,
	combout => \clkDiv|s_divCounter[5]~36_combout\,
	cout => \clkDiv|s_divCounter[5]~37\);

-- Location: FF_X66_Y35_N17
\clkDiv|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[5]~36_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(5));

-- Location: LCCOMB_X66_Y35_N18
\clkDiv|s_divCounter[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[6]~38_combout\ = (\clkDiv|s_divCounter\(6) & (\clkDiv|s_divCounter[5]~37\ $ (GND))) # (!\clkDiv|s_divCounter\(6) & (!\clkDiv|s_divCounter[5]~37\ & VCC))
-- \clkDiv|s_divCounter[6]~39\ = CARRY((\clkDiv|s_divCounter\(6) & !\clkDiv|s_divCounter[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(6),
	datad => VCC,
	cin => \clkDiv|s_divCounter[5]~37\,
	combout => \clkDiv|s_divCounter[6]~38_combout\,
	cout => \clkDiv|s_divCounter[6]~39\);

-- Location: FF_X66_Y35_N19
\clkDiv|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[6]~38_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(6));

-- Location: LCCOMB_X66_Y35_N20
\clkDiv|s_divCounter[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[7]~40_combout\ = (\clkDiv|s_divCounter\(7) & (!\clkDiv|s_divCounter[6]~39\)) # (!\clkDiv|s_divCounter\(7) & ((\clkDiv|s_divCounter[6]~39\) # (GND)))
-- \clkDiv|s_divCounter[7]~41\ = CARRY((!\clkDiv|s_divCounter[6]~39\) # (!\clkDiv|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(7),
	datad => VCC,
	cin => \clkDiv|s_divCounter[6]~39\,
	combout => \clkDiv|s_divCounter[7]~40_combout\,
	cout => \clkDiv|s_divCounter[7]~41\);

-- Location: FF_X66_Y35_N21
\clkDiv|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[7]~40_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(7));

-- Location: LCCOMB_X66_Y35_N22
\clkDiv|s_divCounter[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[8]~42_combout\ = (\clkDiv|s_divCounter\(8) & (\clkDiv|s_divCounter[7]~41\ $ (GND))) # (!\clkDiv|s_divCounter\(8) & (!\clkDiv|s_divCounter[7]~41\ & VCC))
-- \clkDiv|s_divCounter[8]~43\ = CARRY((\clkDiv|s_divCounter\(8) & !\clkDiv|s_divCounter[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(8),
	datad => VCC,
	cin => \clkDiv|s_divCounter[7]~41\,
	combout => \clkDiv|s_divCounter[8]~42_combout\,
	cout => \clkDiv|s_divCounter[8]~43\);

-- Location: FF_X66_Y35_N23
\clkDiv|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[8]~42_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(8));

-- Location: LCCOMB_X66_Y35_N24
\clkDiv|s_divCounter[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[9]~44_combout\ = (\clkDiv|s_divCounter\(9) & (!\clkDiv|s_divCounter[8]~43\)) # (!\clkDiv|s_divCounter\(9) & ((\clkDiv|s_divCounter[8]~43\) # (GND)))
-- \clkDiv|s_divCounter[9]~45\ = CARRY((!\clkDiv|s_divCounter[8]~43\) # (!\clkDiv|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(9),
	datad => VCC,
	cin => \clkDiv|s_divCounter[8]~43\,
	combout => \clkDiv|s_divCounter[9]~44_combout\,
	cout => \clkDiv|s_divCounter[9]~45\);

-- Location: FF_X66_Y35_N25
\clkDiv|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[9]~44_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(9));

-- Location: LCCOMB_X66_Y35_N26
\clkDiv|s_divCounter[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[10]~46_combout\ = (\clkDiv|s_divCounter\(10) & (\clkDiv|s_divCounter[9]~45\ $ (GND))) # (!\clkDiv|s_divCounter\(10) & (!\clkDiv|s_divCounter[9]~45\ & VCC))
-- \clkDiv|s_divCounter[10]~47\ = CARRY((\clkDiv|s_divCounter\(10) & !\clkDiv|s_divCounter[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datad => VCC,
	cin => \clkDiv|s_divCounter[9]~45\,
	combout => \clkDiv|s_divCounter[10]~46_combout\,
	cout => \clkDiv|s_divCounter[10]~47\);

-- Location: FF_X66_Y35_N27
\clkDiv|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[10]~46_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(10));

-- Location: LCCOMB_X66_Y35_N28
\clkDiv|s_divCounter[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[11]~48_combout\ = (\clkDiv|s_divCounter\(11) & (!\clkDiv|s_divCounter[10]~47\)) # (!\clkDiv|s_divCounter\(11) & ((\clkDiv|s_divCounter[10]~47\) # (GND)))
-- \clkDiv|s_divCounter[11]~49\ = CARRY((!\clkDiv|s_divCounter[10]~47\) # (!\clkDiv|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(11),
	datad => VCC,
	cin => \clkDiv|s_divCounter[10]~47\,
	combout => \clkDiv|s_divCounter[11]~48_combout\,
	cout => \clkDiv|s_divCounter[11]~49\);

-- Location: FF_X63_Y35_N25
\clkDiv|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[11]~48_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(11));

-- Location: LCCOMB_X66_Y35_N30
\clkDiv|s_divCounter[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[12]~50_combout\ = (\clkDiv|s_divCounter\(12) & (\clkDiv|s_divCounter[11]~49\ $ (GND))) # (!\clkDiv|s_divCounter\(12) & (!\clkDiv|s_divCounter[11]~49\ & VCC))
-- \clkDiv|s_divCounter[12]~51\ = CARRY((\clkDiv|s_divCounter\(12) & !\clkDiv|s_divCounter[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datad => VCC,
	cin => \clkDiv|s_divCounter[11]~49\,
	combout => \clkDiv|s_divCounter[12]~50_combout\,
	cout => \clkDiv|s_divCounter[12]~51\);

-- Location: FF_X66_Y35_N31
\clkDiv|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[12]~50_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(12));

-- Location: LCCOMB_X66_Y34_N0
\clkDiv|s_divCounter[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[13]~52_combout\ = (\clkDiv|s_divCounter\(13) & (!\clkDiv|s_divCounter[12]~51\)) # (!\clkDiv|s_divCounter\(13) & ((\clkDiv|s_divCounter[12]~51\) # (GND)))
-- \clkDiv|s_divCounter[13]~53\ = CARRY((!\clkDiv|s_divCounter[12]~51\) # (!\clkDiv|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(13),
	datad => VCC,
	cin => \clkDiv|s_divCounter[12]~51\,
	combout => \clkDiv|s_divCounter[13]~52_combout\,
	cout => \clkDiv|s_divCounter[13]~53\);

-- Location: FF_X62_Y35_N17
\clkDiv|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[13]~52_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(13));

-- Location: LCCOMB_X66_Y34_N2
\clkDiv|s_divCounter[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[14]~54_combout\ = (\clkDiv|s_divCounter\(14) & (\clkDiv|s_divCounter[13]~53\ $ (GND))) # (!\clkDiv|s_divCounter\(14) & (!\clkDiv|s_divCounter[13]~53\ & VCC))
-- \clkDiv|s_divCounter[14]~55\ = CARRY((\clkDiv|s_divCounter\(14) & !\clkDiv|s_divCounter[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datad => VCC,
	cin => \clkDiv|s_divCounter[13]~53\,
	combout => \clkDiv|s_divCounter[14]~54_combout\,
	cout => \clkDiv|s_divCounter[14]~55\);

-- Location: FF_X63_Y34_N5
\clkDiv|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[14]~54_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(14));

-- Location: LCCOMB_X66_Y34_N4
\clkDiv|s_divCounter[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[15]~56_combout\ = (\clkDiv|s_divCounter\(15) & (!\clkDiv|s_divCounter[14]~55\)) # (!\clkDiv|s_divCounter\(15) & ((\clkDiv|s_divCounter[14]~55\) # (GND)))
-- \clkDiv|s_divCounter[15]~57\ = CARRY((!\clkDiv|s_divCounter[14]~55\) # (!\clkDiv|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(15),
	datad => VCC,
	cin => \clkDiv|s_divCounter[14]~55\,
	combout => \clkDiv|s_divCounter[15]~56_combout\,
	cout => \clkDiv|s_divCounter[15]~57\);

-- Location: FF_X63_Y34_N7
\clkDiv|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[15]~56_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(15));

-- Location: LCCOMB_X66_Y34_N6
\clkDiv|s_divCounter[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[16]~58_combout\ = (\clkDiv|s_divCounter\(16) & (\clkDiv|s_divCounter[15]~57\ $ (GND))) # (!\clkDiv|s_divCounter\(16) & (!\clkDiv|s_divCounter[15]~57\ & VCC))
-- \clkDiv|s_divCounter[16]~59\ = CARRY((\clkDiv|s_divCounter\(16) & !\clkDiv|s_divCounter[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datad => VCC,
	cin => \clkDiv|s_divCounter[15]~57\,
	combout => \clkDiv|s_divCounter[16]~58_combout\,
	cout => \clkDiv|s_divCounter[16]~59\);

-- Location: FF_X63_Y34_N9
\clkDiv|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[16]~58_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(16));

-- Location: LCCOMB_X66_Y34_N8
\clkDiv|s_divCounter[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[17]~60_combout\ = (\clkDiv|s_divCounter\(17) & (!\clkDiv|s_divCounter[16]~59\)) # (!\clkDiv|s_divCounter\(17) & ((\clkDiv|s_divCounter[16]~59\) # (GND)))
-- \clkDiv|s_divCounter[17]~61\ = CARRY((!\clkDiv|s_divCounter[16]~59\) # (!\clkDiv|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(17),
	datad => VCC,
	cin => \clkDiv|s_divCounter[16]~59\,
	combout => \clkDiv|s_divCounter[17]~60_combout\,
	cout => \clkDiv|s_divCounter[17]~61\);

-- Location: FF_X63_Y34_N11
\clkDiv|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[17]~60_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(17));

-- Location: LCCOMB_X66_Y34_N10
\clkDiv|s_divCounter[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[18]~62_combout\ = (\clkDiv|s_divCounter\(18) & (\clkDiv|s_divCounter[17]~61\ $ (GND))) # (!\clkDiv|s_divCounter\(18) & (!\clkDiv|s_divCounter[17]~61\ & VCC))
-- \clkDiv|s_divCounter[18]~63\ = CARRY((\clkDiv|s_divCounter\(18) & !\clkDiv|s_divCounter[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(18),
	datad => VCC,
	cin => \clkDiv|s_divCounter[17]~61\,
	combout => \clkDiv|s_divCounter[18]~62_combout\,
	cout => \clkDiv|s_divCounter[18]~63\);

-- Location: FF_X63_Y34_N13
\clkDiv|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[18]~62_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(18));

-- Location: LCCOMB_X66_Y34_N12
\clkDiv|s_divCounter[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[19]~64_combout\ = (\clkDiv|s_divCounter\(19) & (!\clkDiv|s_divCounter[18]~63\)) # (!\clkDiv|s_divCounter\(19) & ((\clkDiv|s_divCounter[18]~63\) # (GND)))
-- \clkDiv|s_divCounter[19]~65\ = CARRY((!\clkDiv|s_divCounter[18]~63\) # (!\clkDiv|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(19),
	datad => VCC,
	cin => \clkDiv|s_divCounter[18]~63\,
	combout => \clkDiv|s_divCounter[19]~64_combout\,
	cout => \clkDiv|s_divCounter[19]~65\);

-- Location: FF_X63_Y34_N15
\clkDiv|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[19]~64_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(19));

-- Location: LCCOMB_X66_Y34_N14
\clkDiv|s_divCounter[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[20]~66_combout\ = (\clkDiv|s_divCounter\(20) & (\clkDiv|s_divCounter[19]~65\ $ (GND))) # (!\clkDiv|s_divCounter\(20) & (!\clkDiv|s_divCounter[19]~65\ & VCC))
-- \clkDiv|s_divCounter[20]~67\ = CARRY((\clkDiv|s_divCounter\(20) & !\clkDiv|s_divCounter[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(20),
	datad => VCC,
	cin => \clkDiv|s_divCounter[19]~65\,
	combout => \clkDiv|s_divCounter[20]~66_combout\,
	cout => \clkDiv|s_divCounter[20]~67\);

-- Location: FF_X63_Y34_N17
\clkDiv|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[20]~66_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(20));

-- Location: LCCOMB_X66_Y34_N16
\clkDiv|s_divCounter[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[21]~68_combout\ = (\clkDiv|s_divCounter\(21) & (!\clkDiv|s_divCounter[20]~67\)) # (!\clkDiv|s_divCounter\(21) & ((\clkDiv|s_divCounter[20]~67\) # (GND)))
-- \clkDiv|s_divCounter[21]~69\ = CARRY((!\clkDiv|s_divCounter[20]~67\) # (!\clkDiv|s_divCounter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(21),
	datad => VCC,
	cin => \clkDiv|s_divCounter[20]~67\,
	combout => \clkDiv|s_divCounter[21]~68_combout\,
	cout => \clkDiv|s_divCounter[21]~69\);

-- Location: FF_X63_Y34_N19
\clkDiv|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[21]~68_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(21));

-- Location: LCCOMB_X66_Y34_N18
\clkDiv|s_divCounter[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[22]~70_combout\ = (\clkDiv|s_divCounter\(22) & (\clkDiv|s_divCounter[21]~69\ $ (GND))) # (!\clkDiv|s_divCounter\(22) & (!\clkDiv|s_divCounter[21]~69\ & VCC))
-- \clkDiv|s_divCounter[22]~71\ = CARRY((\clkDiv|s_divCounter\(22) & !\clkDiv|s_divCounter[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(22),
	datad => VCC,
	cin => \clkDiv|s_divCounter[21]~69\,
	combout => \clkDiv|s_divCounter[22]~70_combout\,
	cout => \clkDiv|s_divCounter[22]~71\);

-- Location: FF_X63_Y34_N21
\clkDiv|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[22]~70_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(22));

-- Location: LCCOMB_X66_Y34_N20
\clkDiv|s_divCounter[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[23]~72_combout\ = (\clkDiv|s_divCounter\(23) & (!\clkDiv|s_divCounter[22]~71\)) # (!\clkDiv|s_divCounter\(23) & ((\clkDiv|s_divCounter[22]~71\) # (GND)))
-- \clkDiv|s_divCounter[23]~73\ = CARRY((!\clkDiv|s_divCounter[22]~71\) # (!\clkDiv|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(23),
	datad => VCC,
	cin => \clkDiv|s_divCounter[22]~71\,
	combout => \clkDiv|s_divCounter[23]~72_combout\,
	cout => \clkDiv|s_divCounter[23]~73\);

-- Location: FF_X63_Y34_N1
\clkDiv|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[23]~72_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(23));

-- Location: LCCOMB_X66_Y34_N28
\clkDiv|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~1_combout\ = (((!\clkDiv|s_divCounter\(13)) # (!\clkDiv|s_divCounter\(14))) # (!\clkDiv|s_divCounter\(15))) # (!\clkDiv|s_divCounter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datab => \clkDiv|s_divCounter\(15),
	datac => \clkDiv|s_divCounter\(14),
	datad => \clkDiv|s_divCounter\(13),
	combout => \clkDiv|LessThan0~1_combout\);

-- Location: LCCOMB_X66_Y35_N4
\clkDiv|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~3_combout\ = (!\clkDiv|s_divCounter\(10) & (!\clkDiv|s_divCounter\(9) & (!\clkDiv|s_divCounter\(8) & !\clkDiv|s_divCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datab => \clkDiv|s_divCounter\(9),
	datac => \clkDiv|s_divCounter\(8),
	datad => \clkDiv|s_divCounter\(7),
	combout => \clkDiv|LessThan1~3_combout\);

-- Location: LCCOMB_X66_Y35_N0
\clkDiv|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~1_combout\ = (((!\clkDiv|s_divCounter\(2)) # (!\clkDiv|s_divCounter\(1))) # (!\clkDiv|s_divCounter\(3))) # (!\clkDiv|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(0),
	datab => \clkDiv|s_divCounter\(3),
	datac => \clkDiv|s_divCounter\(1),
	datad => \clkDiv|s_divCounter\(2),
	combout => \clkDiv|LessThan1~1_combout\);

-- Location: LCCOMB_X66_Y35_N2
\clkDiv|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~2_combout\ = (\clkDiv|LessThan1~1_combout\) # ((!\clkDiv|s_divCounter\(5)) # (!\clkDiv|s_divCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|LessThan1~1_combout\,
	datac => \clkDiv|s_divCounter\(4),
	datad => \clkDiv|s_divCounter\(5),
	combout => \clkDiv|LessThan1~2_combout\);

-- Location: LCCOMB_X65_Y35_N10
\clkDiv|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~0_combout\ = (\clkDiv|LessThan1~3_combout\ & (!\clkDiv|s_divCounter\(11) & ((\clkDiv|LessThan1~2_combout\) # (!\clkDiv|s_divCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan1~3_combout\,
	datab => \clkDiv|s_divCounter\(6),
	datac => \clkDiv|s_divCounter\(11),
	datad => \clkDiv|LessThan1~2_combout\,
	combout => \clkDiv|LessThan0~0_combout\);

-- Location: LCCOMB_X65_Y34_N30
\clkDiv|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~2_combout\ = ((!\clkDiv|s_divCounter\(16) & ((\clkDiv|LessThan0~1_combout\) # (\clkDiv|LessThan0~0_combout\)))) # (!\clkDiv|s_divCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan0~1_combout\,
	datab => \clkDiv|s_divCounter\(16),
	datac => \clkDiv|s_divCounter\(17),
	datad => \clkDiv|LessThan0~0_combout\,
	combout => \clkDiv|LessThan0~2_combout\);

-- Location: LCCOMB_X65_Y35_N28
\clkDiv|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~6_combout\ = (\clkDiv|s_divCounter\(21) & (\clkDiv|s_divCounter\(19) & (\clkDiv|s_divCounter\(20) & \clkDiv|s_divCounter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(21),
	datab => \clkDiv|s_divCounter\(19),
	datac => \clkDiv|s_divCounter\(20),
	datad => \clkDiv|s_divCounter\(22),
	combout => \clkDiv|LessThan1~6_combout\);

-- Location: LCCOMB_X66_Y34_N30
\clkDiv|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~3_combout\ = (((\clkDiv|LessThan0~2_combout\ & !\clkDiv|s_divCounter\(18))) # (!\clkDiv|LessThan1~6_combout\)) # (!\clkDiv|s_divCounter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(23),
	datab => \clkDiv|LessThan0~2_combout\,
	datac => \clkDiv|s_divCounter\(18),
	datad => \clkDiv|LessThan1~6_combout\,
	combout => \clkDiv|LessThan0~3_combout\);

-- Location: LCCOMB_X66_Y34_N22
\clkDiv|s_divCounter[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[24]~74_combout\ = (\clkDiv|s_divCounter\(24) & (\clkDiv|s_divCounter[23]~73\ $ (GND))) # (!\clkDiv|s_divCounter\(24) & (!\clkDiv|s_divCounter[23]~73\ & VCC))
-- \clkDiv|s_divCounter[24]~75\ = CARRY((\clkDiv|s_divCounter\(24) & !\clkDiv|s_divCounter[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(24),
	datad => VCC,
	cin => \clkDiv|s_divCounter[23]~73\,
	combout => \clkDiv|s_divCounter[24]~74_combout\,
	cout => \clkDiv|s_divCounter[24]~75\);

-- Location: FF_X63_Y34_N31
\clkDiv|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[24]~74_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(24));

-- Location: LCCOMB_X66_Y34_N24
\clkDiv|s_divCounter[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[25]~76_combout\ = \clkDiv|s_divCounter[24]~75\ $ (\clkDiv|s_divCounter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clkDiv|s_divCounter\(25),
	cin => \clkDiv|s_divCounter[24]~75\,
	combout => \clkDiv|s_divCounter[25]~76_combout\);

-- Location: FF_X63_Y34_N3
\clkDiv|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[25]~76_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(25));

-- Location: LCCOMB_X65_Y34_N4
\clkDiv|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~4_combout\ = (\clkDiv|s_divCounter\(25) & ((\clkDiv|s_divCounter\(24)) # (!\clkDiv|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan0~3_combout\,
	datac => \clkDiv|s_divCounter\(25),
	datad => \clkDiv|s_divCounter\(24),
	combout => \clkDiv|LessThan0~4_combout\);

-- Location: FF_X66_Y35_N7
\clkDiv|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[0]~26_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(0));

-- Location: LCCOMB_X66_Y39_N22
\ProgMode|s_currentState~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~13_combout\ = (\clkDiv|s_divCounter\(0)) # ((!\deb2|s_cleanOut~q\ & !\deb4|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_cleanOut~q\,
	datac => \deb4|s_cleanOut~q\,
	datad => \clkDiv|s_divCounter\(0),
	combout => \ProgMode|s_currentState~13_combout\);

-- Location: LCCOMB_X63_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ = \clkDiv|s_divCounter\(14) $ (VCC)
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ = CARRY(\clkDiv|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(14),
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\);

-- Location: LCCOMB_X63_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\ = (\clkDiv|s_divCounter\(15) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ & VCC)) # (!\clkDiv|s_divCounter\(15) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ = CARRY((!\clkDiv|s_divCounter\(15) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\);

-- Location: LCCOMB_X63_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ = (\clkDiv|s_divCounter\(16) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ $ (GND))) # (!\clkDiv|s_divCounter\(16) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ = CARRY((\clkDiv|s_divCounter\(16) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(16),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\);

-- Location: LCCOMB_X63_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\ = (\clkDiv|s_divCounter\(17) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ & VCC)) # (!\clkDiv|s_divCounter\(17) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ = CARRY((!\clkDiv|s_divCounter\(17) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(17),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\);

-- Location: LCCOMB_X63_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\ = (\clkDiv|s_divCounter\(18) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ $ (GND))) # (!\clkDiv|s_divCounter\(18) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\ = CARRY((\clkDiv|s_divCounter\(18) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(18),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\);

-- Location: LCCOMB_X63_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\ = (\clkDiv|s_divCounter\(19) & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\)) # (!\clkDiv|s_divCounter\(19) & 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\) # (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\) # (!\clkDiv|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(19),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\);

-- Location: LCCOMB_X63_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ = (\clkDiv|s_divCounter\(20) & ((GND) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\))) # (!\clkDiv|s_divCounter\(20) & 
-- (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ $ (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ = CARRY((\clkDiv|s_divCounter\(20)) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(20),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\);

-- Location: LCCOMB_X63_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\ = (\clkDiv|s_divCounter\(21) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ & VCC)) # (!\clkDiv|s_divCounter\(21) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ = CARRY((!\clkDiv|s_divCounter\(21) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(21),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\);

-- Location: LCCOMB_X63_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ = (\clkDiv|s_divCounter\(22) & ((GND) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\))) # (!\clkDiv|s_divCounter\(22) & 
-- (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ $ (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ = CARRY((\clkDiv|s_divCounter\(22)) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(22),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\);

-- Location: LCCOMB_X63_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\ = (\clkDiv|s_divCounter\(23) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ & VCC)) # (!\clkDiv|s_divCounter\(23) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ = CARRY((!\clkDiv|s_divCounter\(23) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(23),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\);

-- Location: LCCOMB_X63_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\ = (\clkDiv|s_divCounter\(24) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ $ (GND))) # (!\clkDiv|s_divCounter\(24) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\ = CARRY((\clkDiv|s_divCounter\(24) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(24),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\);

-- Location: LCCOMB_X63_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\ = (\clkDiv|s_divCounter\(25) & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\)) # (!\clkDiv|s_divCounter\(25) & 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\) # (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\) # (!\clkDiv|s_divCounter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(25),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\);

-- Location: LCCOMB_X63_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\);

-- Location: LCCOMB_X63_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\);

-- Location: LCCOMB_X62_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\ = (\clkDiv|s_divCounter\(25) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(25),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\);

-- Location: LCCOMB_X63_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\ = (\clkDiv|s_divCounter\(24) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(24),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\);

-- Location: LCCOMB_X63_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\);

-- Location: LCCOMB_X61_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\);

-- Location: LCCOMB_X61_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\ = (\clkDiv|s_divCounter\(23) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(23),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\);

-- Location: LCCOMB_X61_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\);

-- Location: LCCOMB_X65_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\ = (\clkDiv|s_divCounter\(22) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(22),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\);

-- Location: LCCOMB_X61_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\);

-- Location: LCCOMB_X61_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(21),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\);

-- Location: LCCOMB_X65_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\);

-- Location: LCCOMB_X65_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\ = (\clkDiv|s_divCounter\(20) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(20),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\);

-- Location: LCCOMB_X60_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\ = (\clkDiv|s_divCounter\(19) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(19),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\);

-- Location: LCCOMB_X60_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\);

-- Location: LCCOMB_X65_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\ = (\clkDiv|s_divCounter\(18) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(18),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\);

-- Location: LCCOMB_X60_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\);

-- Location: LCCOMB_X65_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\ = (\clkDiv|s_divCounter\(17) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(17),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\);

-- Location: LCCOMB_X60_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\);

-- Location: LCCOMB_X61_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\);

-- Location: LCCOMB_X65_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\ = (\clkDiv|s_divCounter\(16) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(16),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\);

-- Location: LCCOMB_X65_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\ = (\clkDiv|s_divCounter\(15) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\);

-- Location: LCCOMB_X61_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\);

-- Location: LCCOMB_X65_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\);

-- Location: LCCOMB_X65_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\ = (\clkDiv|s_divCounter\(14) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\);

-- Location: LCCOMB_X62_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(13),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\);

-- Location: LCCOMB_X62_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(13),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\);

-- Location: LCCOMB_X62_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~484_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~485_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\);

-- Location: LCCOMB_X62_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~483_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~482_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\);

-- Location: LCCOMB_X62_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~480_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~481_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\);

-- Location: LCCOMB_X62_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~479_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~478_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\);

-- Location: LCCOMB_X62_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~476_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~477_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\);

-- Location: LCCOMB_X62_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~474_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~475_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\);

-- Location: LCCOMB_X62_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~472_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~473_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\);

-- Location: LCCOMB_X62_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~471_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~470_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\);

-- Location: LCCOMB_X62_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~469_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~468_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\);

-- Location: LCCOMB_X62_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~467_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~466_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\);

-- Location: LCCOMB_X62_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~465_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~464_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\);

-- Location: LCCOMB_X62_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~462_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~463_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\);

-- Location: LCCOMB_X62_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~461_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~460_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\);

-- Location: LCCOMB_X62_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\);

-- Location: LCCOMB_X62_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\);

-- Location: LCCOMB_X62_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(25))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(25),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\);

-- Location: LCCOMB_X63_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\);

-- Location: LCCOMB_X63_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(24))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(24),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\);

-- Location: LCCOMB_X61_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(23))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(23),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\);

-- Location: LCCOMB_X61_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\);

-- Location: LCCOMB_X61_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\);

-- Location: LCCOMB_X62_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(22)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \clkDiv|s_divCounter\(22),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\);

-- Location: LCCOMB_X63_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\);

-- Location: LCCOMB_X63_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(21))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(21),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\);

-- Location: LCCOMB_X65_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(20))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(20),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\);

-- Location: LCCOMB_X61_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\);

-- Location: LCCOMB_X63_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\);

-- Location: LCCOMB_X58_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(19))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\);

-- Location: LCCOMB_X61_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\);

-- Location: LCCOMB_X61_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(18))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(18),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\);

-- Location: LCCOMB_X61_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\);

-- Location: LCCOMB_X60_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(17)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	datab => \clkDiv|s_divCounter\(17),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\);

-- Location: LCCOMB_X61_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\);

-- Location: LCCOMB_X61_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(16))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(16),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\);

-- Location: LCCOMB_X61_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(15)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	datab => \clkDiv|s_divCounter\(15),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\);

-- Location: LCCOMB_X61_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\);

-- Location: LCCOMB_X63_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\);

-- Location: LCCOMB_X63_Y37_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(14))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\);

-- Location: LCCOMB_X62_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\ = (\clkDiv|s_divCounter\(13) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\);

-- Location: LCCOMB_X62_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\);

-- Location: LCCOMB_X63_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\ = (\clkDiv|s_divCounter\(12) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\);

-- Location: LCCOMB_X62_Y35_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\ = (\clkDiv|s_divCounter\(12) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\);

-- Location: LCCOMB_X62_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~504_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~503_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\);

-- Location: LCCOMB_X62_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~501_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~502_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\);

-- Location: LCCOMB_X62_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~500_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\);

-- Location: LCCOMB_X62_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~498_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\);

-- Location: LCCOMB_X62_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~496_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\);

-- Location: LCCOMB_X62_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~494_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\);

-- Location: LCCOMB_X62_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~493_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\);

-- Location: LCCOMB_X62_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~492_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\);

-- Location: LCCOMB_X62_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~491_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\);

-- Location: LCCOMB_X62_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~490_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\);

-- Location: LCCOMB_X62_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~489_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\);

-- Location: LCCOMB_X62_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~488_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\);

-- Location: LCCOMB_X62_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~487_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\);

-- Location: LCCOMB_X62_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~486_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\);

-- Location: LCCOMB_X62_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\);

-- Location: LCCOMB_X61_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\);

-- Location: LCCOMB_X61_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~837_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\);

-- Location: LCCOMB_X63_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\);

-- Location: LCCOMB_X63_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~838_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\);

-- Location: LCCOMB_X61_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~839_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\);

-- Location: LCCOMB_X63_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\);

-- Location: LCCOMB_X62_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~840_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\);

-- Location: LCCOMB_X63_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\);

-- Location: LCCOMB_X63_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\);

-- Location: LCCOMB_X63_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~841_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\);

-- Location: LCCOMB_X65_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~842_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\);

-- Location: LCCOMB_X61_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\);

-- Location: LCCOMB_X58_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~843_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\);

-- Location: LCCOMB_X61_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\);

-- Location: LCCOMB_X61_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~844_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\);

-- Location: LCCOMB_X61_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\);

-- Location: LCCOMB_X61_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\);

-- Location: LCCOMB_X60_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~845_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\);

-- Location: LCCOMB_X61_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~495_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\);

-- Location: LCCOMB_X61_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\);

-- Location: LCCOMB_X61_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~497_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\);

-- Location: LCCOMB_X63_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\);

-- Location: LCCOMB_X63_Y37_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~499_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\);

-- Location: LCCOMB_X63_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\);

-- Location: LCCOMB_X62_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- ((\clkDiv|s_divCounter\(13)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	datab => \clkDiv|s_divCounter\(13),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\);

-- Location: LCCOMB_X61_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\);

-- Location: LCCOMB_X63_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\ = (\clkDiv|s_divCounter\(12) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\);

-- Location: LCCOMB_X62_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\);

-- Location: LCCOMB_X63_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(11),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519_combout\);

-- Location: LCCOMB_X63_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(11),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520_combout\);

-- Location: LCCOMB_X63_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~519_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~520_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\);

-- Location: LCCOMB_X62_Y37_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- ((\clkDiv|s_divCounter\(11)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\);

-- Location: LCCOMB_X62_Y37_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- ((\clkDiv|s_divCounter\(11)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\);

-- Location: LCCOMB_X62_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\);

-- Location: LCCOMB_X62_Y36_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~847_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~518_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\);

-- Location: LCCOMB_X62_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~517_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\);

-- Location: LCCOMB_X62_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~516_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\);

-- Location: LCCOMB_X62_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~515_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\);

-- Location: LCCOMB_X62_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~514_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\);

-- Location: LCCOMB_X62_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~513_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\);

-- Location: LCCOMB_X62_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~512_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\);

-- Location: LCCOMB_X62_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~511_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\);

-- Location: LCCOMB_X62_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~510_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\);

-- Location: LCCOMB_X62_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~509_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\);

-- Location: LCCOMB_X62_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~508_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\);

-- Location: LCCOMB_X62_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~507_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\);

-- Location: LCCOMB_X62_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~506_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\);

-- Location: LCCOMB_X62_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~505_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\);

-- Location: LCCOMB_X62_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\);

-- Location: LCCOMB_X61_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\);

-- Location: LCCOMB_X61_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~693_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\);

-- Location: LCCOMB_X61_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\);

-- Location: LCCOMB_X61_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~694_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\);

-- Location: LCCOMB_X61_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\);

-- Location: LCCOMB_X61_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~695_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\);

-- Location: LCCOMB_X63_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\);

-- Location: LCCOMB_X62_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~696_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\);

-- Location: LCCOMB_X63_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\);

-- Location: LCCOMB_X63_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~697_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\);

-- Location: LCCOMB_X65_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~698_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\);

-- Location: LCCOMB_X63_Y36_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\);

-- Location: LCCOMB_X63_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\);

-- Location: LCCOMB_X58_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~699_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\);

-- Location: LCCOMB_X63_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\);

-- Location: LCCOMB_X61_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~700_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\);

-- Location: LCCOMB_X60_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~701_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\);

-- Location: LCCOMB_X61_Y37_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\);

-- Location: LCCOMB_X61_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\);

-- Location: LCCOMB_X61_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~702_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\);

-- Location: LCCOMB_X61_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~703_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\);

-- Location: LCCOMB_X61_Y37_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\);

-- Location: LCCOMB_X63_Y37_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~704_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\);

-- Location: LCCOMB_X61_Y37_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\);

-- Location: LCCOMB_X61_Y37_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\);

-- Location: LCCOMB_X61_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~846_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\);

-- Location: LCCOMB_X61_Y37_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\);

-- Location: LCCOMB_X63_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & 
-- (\clkDiv|s_divCounter\(12))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\);

-- Location: LCCOMB_X61_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\);

-- Location: LCCOMB_X62_Y37_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~849_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~848_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\);

-- Location: LCCOMB_X63_Y37_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539_combout\);

-- Location: LCCOMB_X63_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538_combout\);

-- Location: LCCOMB_X63_Y37_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~539_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~538_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\);

-- Location: LCCOMB_X63_Y37_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540_combout\);

-- Location: LCCOMB_X63_Y37_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537_combout\ = (\clkDiv|s_divCounter\(10) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537_combout\);

-- Location: LCCOMB_X63_Y37_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~540_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~537_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\);

-- Location: LCCOMB_X63_Y37_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- (\clkDiv|s_divCounter\(10))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\);

-- Location: LCCOMB_X63_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\);

-- Location: LCCOMB_X63_Y37_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~850_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\);

-- Location: LCCOMB_X61_Y37_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\);

-- Location: LCCOMB_X61_Y37_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~536_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\);

-- Location: LCCOMB_X61_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~534_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\);

-- Location: LCCOMB_X61_Y37_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~533_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\);

-- Location: LCCOMB_X61_Y37_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~532_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\);

-- Location: LCCOMB_X61_Y37_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~531_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\);

-- Location: LCCOMB_X61_Y37_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~530_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\);

-- Location: LCCOMB_X61_Y37_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~529_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\);

-- Location: LCCOMB_X61_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~528_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\);

-- Location: LCCOMB_X61_Y36_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~527_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\);

-- Location: LCCOMB_X61_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~526_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\);

-- Location: LCCOMB_X61_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~525_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\);

-- Location: LCCOMB_X61_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~524_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\);

-- Location: LCCOMB_X61_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~523_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\);

-- Location: LCCOMB_X61_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~522_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\);

-- Location: LCCOMB_X61_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~521_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\);

-- Location: LCCOMB_X61_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\);

-- Location: LCCOMB_X60_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~705_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\);

-- Location: LCCOMB_X60_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\);

-- Location: LCCOMB_X60_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\);

-- Location: LCCOMB_X60_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~706_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\);

-- Location: LCCOMB_X60_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\);

-- Location: LCCOMB_X60_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~707_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\);

-- Location: LCCOMB_X60_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\);

-- Location: LCCOMB_X62_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~708_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\);

-- Location: LCCOMB_X65_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\);

-- Location: LCCOMB_X63_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~709_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\);

-- Location: LCCOMB_X65_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~710_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\);

-- Location: LCCOMB_X65_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\);

-- Location: LCCOMB_X58_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~711_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\);

-- Location: LCCOMB_X58_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\);

-- Location: LCCOMB_X61_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~712_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\);

-- Location: LCCOMB_X63_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\);

-- Location: LCCOMB_X60_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~713_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\);

-- Location: LCCOMB_X60_Y37_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\);

-- Location: LCCOMB_X60_Y37_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\);

-- Location: LCCOMB_X61_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~714_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\);

-- Location: LCCOMB_X60_Y37_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\);

-- Location: LCCOMB_X61_Y35_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~715_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\);

-- Location: LCCOMB_X63_Y37_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~716_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\);

-- Location: LCCOMB_X60_Y37_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\);

-- Location: LCCOMB_X61_Y37_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\);

-- Location: LCCOMB_X61_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~717_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\);

-- Location: LCCOMB_X63_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~858_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\);

-- Location: LCCOMB_X61_Y37_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\);

-- Location: LCCOMB_X58_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\);

-- Location: LCCOMB_X62_Y37_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~535_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\);

-- Location: LCCOMB_X62_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~718_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~719_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\);

-- Location: LCCOMB_X60_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\);

-- Location: LCCOMB_X60_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \clkDiv|s_divCounter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \clkDiv|s_divCounter\(9),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558_combout\);

-- Location: LCCOMB_X59_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560_combout\ = (\clkDiv|s_divCounter\(9) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(9),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560_combout\);

-- Location: LCCOMB_X59_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559_combout\ = (\clkDiv|s_divCounter\(9) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(9),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559_combout\);

-- Location: LCCOMB_X59_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~560_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~559_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\);

-- Location: LCCOMB_X59_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561_combout\);

-- Location: LCCOMB_X60_Y35_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~558_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~561_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\);

-- Location: LCCOMB_X60_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(9)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \clkDiv|s_divCounter\(9),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\);

-- Location: LCCOMB_X60_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\);

-- Location: LCCOMB_X60_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~851_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\);

-- Location: LCCOMB_X60_Y37_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\);

-- Location: LCCOMB_X60_Y37_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~557_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\);

-- Location: LCCOMB_X60_Y37_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~555_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\);

-- Location: LCCOMB_X60_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~554_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\);

-- Location: LCCOMB_X60_Y37_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~553_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\);

-- Location: LCCOMB_X60_Y37_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~552_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\);

-- Location: LCCOMB_X60_Y37_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~551_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\);

-- Location: LCCOMB_X60_Y37_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~550_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\);

-- Location: LCCOMB_X60_Y37_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~549_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\);

-- Location: LCCOMB_X60_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~548_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\);

-- Location: LCCOMB_X60_Y36_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~547_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\);

-- Location: LCCOMB_X60_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~546_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\);

-- Location: LCCOMB_X60_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~545_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\);

-- Location: LCCOMB_X60_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~544_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\);

-- Location: LCCOMB_X60_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~543_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\);

-- Location: LCCOMB_X60_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~542_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\);

-- Location: LCCOMB_X60_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~541_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\);

-- Location: LCCOMB_X60_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\);

-- Location: LCCOMB_X59_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~720_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\);

-- Location: LCCOMB_X59_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\);

-- Location: LCCOMB_X59_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\);

-- Location: LCCOMB_X59_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~721_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\);

-- Location: LCCOMB_X60_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~722_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\);

-- Location: LCCOMB_X59_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\);

-- Location: LCCOMB_X58_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\);

-- Location: LCCOMB_X62_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~723_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\);

-- Location: LCCOMB_X63_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~724_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\);

-- Location: LCCOMB_X58_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\);

-- Location: LCCOMB_X65_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~725_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\);

-- Location: LCCOMB_X58_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\);

-- Location: LCCOMB_X58_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\);

-- Location: LCCOMB_X58_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~726_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\);

-- Location: LCCOMB_X60_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~727_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\);

-- Location: LCCOMB_X60_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\);

-- Location: LCCOMB_X60_Y37_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\);

-- Location: LCCOMB_X60_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~728_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\);

-- Location: LCCOMB_X60_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\);

-- Location: LCCOMB_X61_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~729_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\);

-- Location: LCCOMB_X61_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~730_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\);

-- Location: LCCOMB_X60_Y37_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\);

-- Location: LCCOMB_X59_Y37_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\);

-- Location: LCCOMB_X63_Y37_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~731_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\);

-- Location: LCCOMB_X59_Y37_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\);

-- Location: LCCOMB_X60_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~732_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\);

-- Location: LCCOMB_X63_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~733_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\);

-- Location: LCCOMB_X59_Y37_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\);

-- Location: LCCOMB_X62_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~734_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\);

-- Location: LCCOMB_X59_Y37_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\);

-- Location: LCCOMB_X62_Y37_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~556_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\);

-- Location: LCCOMB_X58_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\);

-- Location: LCCOMB_X58_Y37_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\);

-- Location: LCCOMB_X60_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~735_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~736_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\);

-- Location: LCCOMB_X63_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580_combout\ = (\clkDiv|s_divCounter\(8) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(8),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580_combout\);

-- Location: LCCOMB_X58_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582_combout\);

-- Location: LCCOMB_X58_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581_combout\);

-- Location: LCCOMB_X58_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~582_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~581_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\);

-- Location: LCCOMB_X58_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583_combout\);

-- Location: LCCOMB_X60_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~580_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~583_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\);

-- Location: LCCOMB_X60_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & 
-- ((\clkDiv|s_divCounter\(8)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\,
	datad => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\);

-- Location: LCCOMB_X60_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\);

-- Location: LCCOMB_X60_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~852_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\);

-- Location: LCCOMB_X59_Y37_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\);

-- Location: LCCOMB_X59_Y37_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~579_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\);

-- Location: LCCOMB_X59_Y37_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~577_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\);

-- Location: LCCOMB_X59_Y37_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~576_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\);

-- Location: LCCOMB_X59_Y37_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~575_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\);

-- Location: LCCOMB_X59_Y37_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~574_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\);

-- Location: LCCOMB_X59_Y37_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~573_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\);

-- Location: LCCOMB_X59_Y37_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~572_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\);

-- Location: LCCOMB_X59_Y37_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~571_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\);

-- Location: LCCOMB_X59_Y36_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~570_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\);

-- Location: LCCOMB_X59_Y36_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~569_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\);

-- Location: LCCOMB_X59_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~568_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\);

-- Location: LCCOMB_X59_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~567_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\);

-- Location: LCCOMB_X59_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~566_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\);

-- Location: LCCOMB_X59_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~565_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\);

-- Location: LCCOMB_X59_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~564_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\);

-- Location: LCCOMB_X59_Y36_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~563_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\);

-- Location: LCCOMB_X59_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~562_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\);

-- Location: LCCOMB_X59_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\);

-- Location: LCCOMB_X59_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~737_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\);

-- Location: LCCOMB_X59_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\);

-- Location: LCCOMB_X59_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\);

-- Location: LCCOMB_X59_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~738_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\);

-- Location: LCCOMB_X59_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~739_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\);

-- Location: LCCOMB_X58_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\);

-- Location: LCCOMB_X62_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~740_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\);

-- Location: LCCOMB_X58_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\);

-- Location: LCCOMB_X58_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\);

-- Location: LCCOMB_X58_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~741_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\);

-- Location: LCCOMB_X58_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\);

-- Location: LCCOMB_X65_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~742_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\);

-- Location: LCCOMB_X58_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\);

-- Location: LCCOMB_X58_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~743_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\);

-- Location: LCCOMB_X58_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\);

-- Location: LCCOMB_X60_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~744_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\);

-- Location: LCCOMB_X58_Y36_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\);

-- Location: LCCOMB_X60_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~745_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\);

-- Location: LCCOMB_X59_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\);

-- Location: LCCOMB_X60_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~746_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\);

-- Location: LCCOMB_X61_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~747_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\);

-- Location: LCCOMB_X59_Y39_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\);

-- Location: LCCOMB_X63_Y37_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~748_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\);

-- Location: LCCOMB_X59_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\);

-- Location: LCCOMB_X60_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~749_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\);

-- Location: LCCOMB_X59_Y37_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\);

-- Location: LCCOMB_X59_Y37_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\);

-- Location: LCCOMB_X63_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~750_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\);

-- Location: LCCOMB_X62_Y37_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~751_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\);

-- Location: LCCOMB_X59_Y37_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\);

-- Location: LCCOMB_X59_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\);

-- Location: LCCOMB_X62_Y37_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~752_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\);

-- Location: LCCOMB_X59_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\);

-- Location: LCCOMB_X60_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~578_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\);

-- Location: LCCOMB_X58_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\);

-- Location: LCCOMB_X60_Y39_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~753_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~754_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\);

-- Location: LCCOMB_X61_Y40_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603_combout\ = (\clkDiv|s_divCounter\(7) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(7),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603_combout\);

-- Location: LCCOMB_X61_Y40_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \clkDiv|s_divCounter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \clkDiv|s_divCounter\(7),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605_combout\);

-- Location: LCCOMB_X61_Y40_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \clkDiv|s_divCounter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \clkDiv|s_divCounter\(7),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604_combout\);

-- Location: LCCOMB_X61_Y40_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~605_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~604_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\);

-- Location: LCCOMB_X61_Y40_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606_combout\);

-- Location: LCCOMB_X61_Y40_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~603_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~606_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\);

-- Location: LCCOMB_X61_Y40_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & 
-- (\clkDiv|s_divCounter\(7))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(7),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\);

-- Location: LCCOMB_X61_Y40_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\);

-- Location: LCCOMB_X61_Y40_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~853_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\);

-- Location: LCCOMB_X59_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\);

-- Location: LCCOMB_X59_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~602_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\);

-- Location: LCCOMB_X59_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~600_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\);

-- Location: LCCOMB_X59_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~599_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\);

-- Location: LCCOMB_X59_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~598_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\);

-- Location: LCCOMB_X59_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~597_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\);

-- Location: LCCOMB_X59_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~596_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\);

-- Location: LCCOMB_X59_Y39_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~595_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\);

-- Location: LCCOMB_X59_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~594_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\);

-- Location: LCCOMB_X59_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~593_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\);

-- Location: LCCOMB_X59_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~592_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\);

-- Location: LCCOMB_X59_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~591_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\);

-- Location: LCCOMB_X59_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~590_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\);

-- Location: LCCOMB_X59_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~589_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\);

-- Location: LCCOMB_X59_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~588_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\);

-- Location: LCCOMB_X59_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~587_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\);

-- Location: LCCOMB_X59_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~586_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\);

-- Location: LCCOMB_X59_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~585_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\);

-- Location: LCCOMB_X59_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~584_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\);

-- Location: LCCOMB_X59_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\);

-- Location: LCCOMB_X61_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\);

-- Location: LCCOMB_X61_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~755_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\);

-- Location: LCCOMB_X60_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~756_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\);

-- Location: LCCOMB_X60_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\);

-- Location: LCCOMB_X60_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\);

-- Location: LCCOMB_X60_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~757_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\);

-- Location: LCCOMB_X59_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\);

-- Location: LCCOMB_X66_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~758_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\);

-- Location: LCCOMB_X60_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\);

-- Location: LCCOMB_X60_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~759_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\);

-- Location: LCCOMB_X58_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\);

-- Location: LCCOMB_X65_Y36_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~760_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\);

-- Location: LCCOMB_X58_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~761_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\);

-- Location: LCCOMB_X58_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\);

-- Location: LCCOMB_X60_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~762_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\);

-- Location: LCCOMB_X59_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\);

-- Location: LCCOMB_X58_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\);

-- Location: LCCOMB_X60_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~763_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\);

-- Location: LCCOMB_X60_Y35_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~764_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\);

-- Location: LCCOMB_X60_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\);

-- Location: LCCOMB_X61_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~765_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\);

-- Location: LCCOMB_X60_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\);

-- Location: LCCOMB_X60_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\);

-- Location: LCCOMB_X63_Y37_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~766_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\);

-- Location: LCCOMB_X60_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~767_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\);

-- Location: LCCOMB_X60_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\);

-- Location: LCCOMB_X63_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~768_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\);

-- Location: LCCOMB_X60_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\);

-- Location: LCCOMB_X62_Y37_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~769_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\);

-- Location: LCCOMB_X59_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\);

-- Location: LCCOMB_X62_Y37_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~770_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\);

-- Location: LCCOMB_X58_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\);

-- Location: LCCOMB_X60_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\);

-- Location: LCCOMB_X60_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~771_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\);

-- Location: LCCOMB_X60_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\);

-- Location: LCCOMB_X60_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~601_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\);

-- Location: LCCOMB_X61_Y40_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~773_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~772_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\);

-- Location: LCCOMB_X61_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\);

-- Location: LCCOMB_X63_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629_combout\ = (\clkDiv|s_divCounter\(6) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629_combout\);

-- Location: LCCOMB_X63_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628_combout\);

-- Location: LCCOMB_X63_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~629_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~628_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\);

-- Location: LCCOMB_X63_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630_combout\);

-- Location: LCCOMB_X63_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627_combout\);

-- Location: LCCOMB_X63_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~630_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~627_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\);

-- Location: LCCOMB_X63_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & 
-- (\clkDiv|s_divCounter\(6))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(6),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\);

-- Location: LCCOMB_X63_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\);

-- Location: LCCOMB_X63_Y39_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~854_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\);

-- Location: LCCOMB_X61_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\);

-- Location: LCCOMB_X61_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~626_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\);

-- Location: LCCOMB_X61_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~624_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\);

-- Location: LCCOMB_X61_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~623_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\);

-- Location: LCCOMB_X61_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~622_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\);

-- Location: LCCOMB_X61_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~621_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\);

-- Location: LCCOMB_X61_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~620_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\);

-- Location: LCCOMB_X61_Y39_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~619_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\);

-- Location: LCCOMB_X61_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~618_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\);

-- Location: LCCOMB_X61_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~617_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\);

-- Location: LCCOMB_X61_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~616_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\);

-- Location: LCCOMB_X61_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~615_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\);

-- Location: LCCOMB_X61_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~614_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\);

-- Location: LCCOMB_X61_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~613_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\);

-- Location: LCCOMB_X61_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~612_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\);

-- Location: LCCOMB_X61_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~611_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\);

-- Location: LCCOMB_X61_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~610_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\);

-- Location: LCCOMB_X61_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~609_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\);

-- Location: LCCOMB_X61_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~608_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\);

-- Location: LCCOMB_X61_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~607_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\);

-- Location: LCCOMB_X61_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\);

-- Location: LCCOMB_X62_Y37_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~789_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\);

-- Location: LCCOMB_X62_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\);

-- Location: LCCOMB_X60_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~774_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\);

-- Location: LCCOMB_X60_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~775_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\);

-- Location: LCCOMB_X61_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\);

-- Location: LCCOMB_X60_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~776_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\);

-- Location: LCCOMB_X61_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\);

-- Location: LCCOMB_X66_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~777_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\);

-- Location: LCCOMB_X63_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\);

-- Location: LCCOMB_X63_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\);

-- Location: LCCOMB_X60_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~778_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\);

-- Location: LCCOMB_X65_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~779_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\);

-- Location: LCCOMB_X61_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\);

-- Location: LCCOMB_X63_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\);

-- Location: LCCOMB_X58_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~780_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\);

-- Location: LCCOMB_X63_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~781_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\);

-- Location: LCCOMB_X63_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\);

-- Location: LCCOMB_X61_Y35_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\);

-- Location: LCCOMB_X60_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~782_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\);

-- Location: LCCOMB_X63_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\);

-- Location: LCCOMB_X63_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~783_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\);

-- Location: LCCOMB_X61_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~784_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\);

-- Location: LCCOMB_X61_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\);

-- Location: LCCOMB_X61_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\);

-- Location: LCCOMB_X63_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~785_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\);

-- Location: LCCOMB_X61_Y39_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\);

-- Location: LCCOMB_X60_Y35_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~786_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\);

-- Location: LCCOMB_X61_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\);

-- Location: LCCOMB_X63_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~787_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\);

-- Location: LCCOMB_X62_Y37_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~788_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\);

-- Location: LCCOMB_X62_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\);

-- Location: LCCOMB_X62_Y39_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\);

-- Location: LCCOMB_X61_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~790_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\);

-- Location: LCCOMB_X62_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\);

-- Location: LCCOMB_X61_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\);

-- Location: LCCOMB_X60_Y39_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~791_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\);

-- Location: LCCOMB_X63_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\);

-- Location: LCCOMB_X61_Y40_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~625_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\);

-- Location: LCCOMB_X63_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~792_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~793_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\);

-- Location: LCCOMB_X63_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\);

-- Location: LCCOMB_X58_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652_combout\ = (\clkDiv|s_divCounter\(5) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652_combout\);

-- Location: LCCOMB_X57_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654_combout\ = (\clkDiv|s_divCounter\(5) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654_combout\);

-- Location: LCCOMB_X57_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653_combout\ = (\clkDiv|s_divCounter\(5) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653_combout\);

-- Location: LCCOMB_X57_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~654_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~653_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\);

-- Location: LCCOMB_X58_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655_combout\);

-- Location: LCCOMB_X58_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~652_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~655_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\);

-- Location: LCCOMB_X58_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & 
-- ((\clkDiv|s_divCounter\(5)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\);

-- Location: LCCOMB_X58_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\);

-- Location: LCCOMB_X58_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~855_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\);

-- Location: LCCOMB_X62_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\);

-- Location: LCCOMB_X62_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~651_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\);

-- Location: LCCOMB_X62_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~649_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\);

-- Location: LCCOMB_X62_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~648_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\);

-- Location: LCCOMB_X62_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~647_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\);

-- Location: LCCOMB_X62_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~646_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\);

-- Location: LCCOMB_X62_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~645_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\);

-- Location: LCCOMB_X62_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~644_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\);

-- Location: LCCOMB_X62_Y39_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~643_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\);

-- Location: LCCOMB_X62_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~642_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\);

-- Location: LCCOMB_X62_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~641_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\);

-- Location: LCCOMB_X62_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~640_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\);

-- Location: LCCOMB_X62_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~639_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\);

-- Location: LCCOMB_X62_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~638_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\);

-- Location: LCCOMB_X62_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~637_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\);

-- Location: LCCOMB_X62_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~636_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\);

-- Location: LCCOMB_X62_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~635_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\);

-- Location: LCCOMB_X62_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~634_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\);

-- Location: LCCOMB_X62_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~633_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\);

-- Location: LCCOMB_X62_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~632_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\);

-- Location: LCCOMB_X62_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~631_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\);

-- Location: LCCOMB_X62_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\);

-- Location: LCCOMB_X62_Y37_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~809_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\);

-- Location: LCCOMB_X62_Y37_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~808_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\);

-- Location: LCCOMB_X62_Y37_N16
\ProgMode|s_currentState~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\,
	combout => \ProgMode|s_currentState~28_combout\);

-- Location: LCCOMB_X63_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~804_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\);

-- Location: LCCOMB_X63_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~805_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\);

-- Location: LCCOMB_X63_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~803_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\);

-- Location: LCCOMB_X63_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~801_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\);

-- Location: LCCOMB_X63_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~802_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\);

-- Location: LCCOMB_X63_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~800_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\);

-- Location: LCCOMB_X63_Y38_N18
\ProgMode|s_currentState~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~31_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\,
	combout => \ProgMode|s_currentState~31_combout\);

-- Location: LCCOMB_X63_Y38_N16
\ProgMode|s_currentState~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\) # (\ProgMode|s_currentState~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\,
	datad => \ProgMode|s_currentState~31_combout\,
	combout => \ProgMode|s_currentState~32_combout\);

-- Location: LCCOMB_X60_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~798_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\);

-- Location: LCCOMB_X66_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~797_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\);

-- Location: LCCOMB_X65_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~799_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\);

-- Location: LCCOMB_X60_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~796_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\);

-- Location: LCCOMB_X60_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~794_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\);

-- Location: LCCOMB_X60_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~795_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\);

-- Location: LCCOMB_X60_Y38_N2
\ProgMode|s_currentState~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~29_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\,
	combout => \ProgMode|s_currentState~29_combout\);

-- Location: LCCOMB_X60_Y38_N0
\ProgMode|s_currentState~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\) # (\ProgMode|s_currentState~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\,
	datad => \ProgMode|s_currentState~29_combout\,
	combout => \ProgMode|s_currentState~30_combout\);

-- Location: LCCOMB_X61_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~810_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\);

-- Location: LCCOMB_X61_Y35_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~806_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\);

-- Location: LCCOMB_X61_Y35_N6
\ProgMode|s_currentState~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\,
	combout => \ProgMode|s_currentState~14_combout\);

-- Location: LCCOMB_X60_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~811_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\);

-- Location: LCCOMB_X63_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~807_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\);

-- Location: LCCOMB_X63_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~650_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\);

-- Location: LCCOMB_X61_Y40_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~812_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\);

-- Location: LCCOMB_X58_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~813_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~814_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\);

-- Location: LCCOMB_X66_Y38_N6
\ProgMode|s_currentState~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~18_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\,
	combout => \ProgMode|s_currentState~18_combout\);

-- Location: LCCOMB_X66_Y38_N20
\ProgMode|s_currentState~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~15_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & (\clkDiv|s_divCounter\(2))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & 
-- (((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\,
	combout => \ProgMode|s_currentState~15_combout\);

-- Location: LCCOMB_X66_Y38_N4
\ProgMode|s_currentState~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~17_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\,
	combout => \ProgMode|s_currentState~17_combout\);

-- Location: LCCOMB_X66_Y38_N18
\ProgMode|s_currentState~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~16_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\,
	combout => \ProgMode|s_currentState~16_combout\);

-- Location: LCCOMB_X66_Y38_N16
\ProgMode|s_currentState~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~19_combout\ = (\ProgMode|s_currentState~18_combout\) # ((\ProgMode|s_currentState~15_combout\) # ((\ProgMode|s_currentState~17_combout\) # (\ProgMode|s_currentState~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState~18_combout\,
	datab => \ProgMode|s_currentState~15_combout\,
	datac => \ProgMode|s_currentState~17_combout\,
	datad => \ProgMode|s_currentState~16_combout\,
	combout => \ProgMode|s_currentState~19_combout\);

-- Location: LCCOMB_X67_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663_combout\ = (\clkDiv|s_divCounter\(3) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663_combout\);

-- Location: LCCOMB_X67_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662_combout\);

-- Location: LCCOMB_X67_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~663_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~662_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\);

-- Location: LCCOMB_X67_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & 
-- (\clkDiv|s_divCounter\(3))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(3),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\);

-- Location: LCCOMB_X62_Y40_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659_combout\ = (\clkDiv|s_divCounter\(4) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659_combout\);

-- Location: LCCOMB_X62_Y40_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658_combout\);

-- Location: LCCOMB_X62_Y40_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~659_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~658_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\);

-- Location: LCCOMB_X62_Y40_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660_combout\);

-- Location: LCCOMB_X62_Y40_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657_combout\);

-- Location: LCCOMB_X62_Y40_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~660_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~657_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\);

-- Location: LCCOMB_X62_Y40_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & 
-- (\clkDiv|s_divCounter\(4))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(4),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\);

-- Location: LCCOMB_X62_Y40_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\);

-- Location: LCCOMB_X66_Y38_N30
\ProgMode|s_currentState~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\) # ((\ProgMode|s_currentState~19_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\,
	datab => \ProgMode|s_currentState~19_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\,
	combout => \ProgMode|s_currentState~20_combout\);

-- Location: LCCOMB_X67_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665_combout\ = (\clkDiv|s_divCounter\(2) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(2),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665_combout\);

-- Location: LCCOMB_X67_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666_combout\ = (\clkDiv|s_divCounter\(2) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(2),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666_combout\);

-- Location: LCCOMB_X67_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~665_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~666_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\);

-- Location: LCCOMB_X67_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\);

-- Location: LCCOMB_X62_Y40_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~856_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\);

-- Location: LCCOMB_X67_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661_combout\);

-- Location: LCCOMB_X67_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664_combout\);

-- Location: LCCOMB_X67_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~661_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~664_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46_combout\);

-- Location: LCCOMB_X67_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~46_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\);

-- Location: LCCOMB_X67_Y39_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\);

-- Location: LCCOMB_X62_Y39_N6
\ProgMode|s_currentState~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~23_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \ProgMode|s_currentState~23_combout\);

-- Location: LCCOMB_X67_Y39_N26
\ProgMode|s_currentState~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\) # (\ProgMode|s_currentState~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\,
	datad => \ProgMode|s_currentState~23_combout\,
	combout => \ProgMode|s_currentState~24_combout\);

-- Location: LCCOMB_X67_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\);

-- Location: LCCOMB_X67_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\);

-- Location: LCCOMB_X67_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\);

-- Location: LCCOMB_X67_Y39_N24
\ProgMode|s_currentState~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~21_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \ProgMode|s_currentState~21_combout\);

-- Location: LCCOMB_X67_Y39_N6
\ProgMode|s_currentState~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\) # (\ProgMode|s_currentState~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\,
	datad => \ProgMode|s_currentState~21_combout\,
	combout => \ProgMode|s_currentState~22_combout\);

-- Location: LCCOMB_X67_Y39_N0
\ProgMode|s_currentState~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~25_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\) # ((\clkDiv|s_divCounter\(1)) # ((\ProgMode|s_currentState~24_combout\) # (\ProgMode|s_currentState~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\,
	datab => \clkDiv|s_divCounter\(1),
	datac => \ProgMode|s_currentState~24_combout\,
	datad => \ProgMode|s_currentState~22_combout\,
	combout => \ProgMode|s_currentState~25_combout\);

-- Location: LCCOMB_X67_Y39_N2
\ProgMode|s_currentState~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\) # ((\ProgMode|s_currentState~20_combout\) # 
-- (\ProgMode|s_currentState~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\,
	datac => \ProgMode|s_currentState~20_combout\,
	datad => \ProgMode|s_currentState~25_combout\,
	combout => \ProgMode|s_currentState~26_combout\);

-- Location: LCCOMB_X67_Y39_N16
\ProgMode|s_currentState~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~27_combout\ = (\ProgMode|s_currentState~14_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\) # 
-- (\ProgMode|s_currentState~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\,
	datad => \ProgMode|s_currentState~26_combout\,
	combout => \ProgMode|s_currentState~27_combout\);

-- Location: LCCOMB_X66_Y39_N4
\ProgMode|s_currentState~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~33_combout\ = (\ProgMode|s_currentState~28_combout\) # ((\ProgMode|s_currentState~32_combout\) # ((\ProgMode|s_currentState~30_combout\) # (\ProgMode|s_currentState~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState~28_combout\,
	datab => \ProgMode|s_currentState~32_combout\,
	datac => \ProgMode|s_currentState~30_combout\,
	datad => \ProgMode|s_currentState~27_combout\,
	combout => \ProgMode|s_currentState~33_combout\);

-- Location: LCCOMB_X66_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\);

-- Location: LCCOMB_X62_Y38_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\);

-- Location: LCCOMB_X66_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\);

-- Location: LCCOMB_X62_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\);

-- Location: LCCOMB_X62_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\);

-- Location: LCCOMB_X65_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\);

-- Location: LCCOMB_X62_Y38_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\);

-- Location: LCCOMB_X65_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\);

-- Location: LCCOMB_X66_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\);

-- Location: LCCOMB_X66_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\);

-- Location: LCCOMB_X66_Y38_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\);

-- Location: LCCOMB_X65_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\);

-- Location: LCCOMB_X62_Y39_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\);

-- Location: LCCOMB_X66_Y39_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\);

-- Location: LCCOMB_X66_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\);

-- Location: LCCOMB_X66_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\);

-- Location: LCCOMB_X66_Y39_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\);

-- Location: LCCOMB_X65_Y39_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~821_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~822_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\);

-- Location: LCCOMB_X65_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~656_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\);

-- Location: LCCOMB_X65_Y39_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~687_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~820_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\);

-- Location: LCCOMB_X65_Y39_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~819_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~686_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\);

-- Location: LCCOMB_X65_Y39_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~816_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~685_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\);

-- Location: LCCOMB_X65_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~818_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~670_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\);

-- Location: LCCOMB_X65_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~824_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~669_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\);

-- Location: LCCOMB_X65_Y39_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~668_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~823_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\);

-- Location: LCCOMB_X65_Y39_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~815_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~684_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\);

-- Location: LCCOMB_X65_Y39_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~683_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\);

-- Location: LCCOMB_X65_Y39_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~682_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~833_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\);

-- Location: LCCOMB_X65_Y38_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~832_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~681_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\);

-- Location: LCCOMB_X65_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~831_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~680_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\);

-- Location: LCCOMB_X65_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~836_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~679_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\);

-- Location: LCCOMB_X65_Y38_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~678_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~835_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\);

-- Location: LCCOMB_X65_Y38_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~834_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~677_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\);

-- Location: LCCOMB_X65_Y38_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~827_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~676_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\);

-- Location: LCCOMB_X65_Y38_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~826_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~675_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\);

-- Location: LCCOMB_X65_Y38_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~674_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~825_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\);

-- Location: LCCOMB_X65_Y38_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~830_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~688_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~41\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\);

-- Location: LCCOMB_X65_Y38_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~829_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~689_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~43\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\);

-- Location: LCCOMB_X65_Y38_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~47\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~828_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~690_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~45\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~47\);

-- Location: LCCOMB_X65_Y38_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~47\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\);

-- Location: LCCOMB_X67_Y38_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~857_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~672_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\);

-- Location: LCCOMB_X67_Y38_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673_combout\ = (\clkDiv|s_divCounter\(2) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(2),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673_combout\);

-- Location: LCCOMB_X67_Y38_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~667_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[625]~673_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6_combout\);

-- Location: LCCOMB_X66_Y39_N14
\ProgMode|s_currentState~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\,
	combout => \ProgMode|s_currentState~34_combout\);

-- Location: LCCOMB_X65_Y38_N26
\ProgMode|s_currentState~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38_combout\,
	combout => \ProgMode|s_currentState~40_combout\);

-- Location: LCCOMB_X67_Y39_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691_combout\ = (\clkDiv|s_divCounter\(1) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(1),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691_combout\);

-- Location: LCCOMB_X67_Y39_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692_combout\ = (\clkDiv|s_divCounter\(1) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(1),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692_combout\);

-- Location: LCCOMB_X67_Y39_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~691_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[624]~692_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\);

-- Location: LCCOMB_X65_Y39_N2
\ProgMode|s_currentState~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22_combout\,
	combout => \ProgMode|s_currentState~36_combout\);

-- Location: LCCOMB_X65_Y39_N4
\ProgMode|s_currentState~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~37_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14_combout\,
	combout => \ProgMode|s_currentState~37_combout\);

-- Location: LCCOMB_X65_Y39_N6
\ProgMode|s_currentState~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28_combout\,
	combout => \ProgMode|s_currentState~38_combout\);

-- Location: LCCOMB_X65_Y39_N0
\ProgMode|s_currentState~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~39_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\) # ((\ProgMode|s_currentState~36_combout\) # ((\ProgMode|s_currentState~37_combout\) # (\ProgMode|s_currentState~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\,
	datab => \ProgMode|s_currentState~36_combout\,
	datac => \ProgMode|s_currentState~37_combout\,
	datad => \ProgMode|s_currentState~38_combout\,
	combout => \ProgMode|s_currentState~39_combout\);

-- Location: LCCOMB_X65_Y38_N24
\ProgMode|s_currentState~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~35_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46_combout\,
	combout => \ProgMode|s_currentState~35_combout\);

-- Location: LCCOMB_X66_Y39_N20
\ProgMode|s_currentState~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~41_combout\ = (\ProgMode|s_currentState~34_combout\) # ((\ProgMode|s_currentState~40_combout\) # ((\ProgMode|s_currentState~39_combout\) # (\ProgMode|s_currentState~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState~34_combout\,
	datab => \ProgMode|s_currentState~40_combout\,
	datac => \ProgMode|s_currentState~39_combout\,
	datad => \ProgMode|s_currentState~35_combout\,
	combout => \ProgMode|s_currentState~41_combout\);

-- Location: LCCOMB_X66_Y39_N2
\ProgMode|s_currentState~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~42_combout\ = (!\ProgMode|s_currentState~13_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & (!\ProgMode|s_currentState~33_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((!\ProgMode|s_currentState~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState~13_combout\,
	datab => \ProgMode|s_currentState~33_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \ProgMode|s_currentState~41_combout\,
	combout => \ProgMode|s_currentState~42_combout\);

-- Location: FF_X66_Y39_N9
\ProgMode|s_currentState.C4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ProgMode|s_currentState~43_combout\,
	ena => \ProgMode|s_currentState~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgMode|s_currentState.C4~q\);

-- Location: LCCOMB_X66_Y39_N26
\ProgMode|s_currentState~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~44_combout\ = (\ProgMode|s_currentState.C4~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgMode|s_currentState.C4~q\,
	datac => \deb2|s_cleanOut~q\,
	combout => \ProgMode|s_currentState~44_combout\);

-- Location: FF_X66_Y39_N27
\ProgMode|s_currentState.C3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ProgMode|s_currentState~44_combout\,
	ena => \ProgMode|s_currentState~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgMode|s_currentState.C3~q\);

-- Location: LCCOMB_X66_Y39_N24
\ProgMode|s_currentState~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~45_combout\ = (\ProgMode|s_currentState.C3~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState.C3~q\,
	datac => \deb2|s_cleanOut~q\,
	combout => \ProgMode|s_currentState~45_combout\);

-- Location: FF_X66_Y39_N25
\ProgMode|s_currentState.C2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ProgMode|s_currentState~45_combout\,
	ena => \ProgMode|s_currentState~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgMode|s_currentState.C2~q\);

-- Location: LCCOMB_X81_Y35_N24
\counter4|s_count[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[1]~0_combout\ = (\ProgMode|s_currentState.C2~q\) # (\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgMode|s_currentState.C2~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter4|s_count[1]~0_combout\);

-- Location: LCCOMB_X66_Y39_N28
\ProgMode|s_currentState.INIT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState.INIT~0_combout\ = !\counter4|s_count[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \counter4|s_count[1]~0_combout\,
	combout => \ProgMode|s_currentState.INIT~0_combout\);

-- Location: FF_X66_Y39_N29
\ProgMode|s_currentState.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ProgMode|s_currentState.INIT~0_combout\,
	ena => \ProgMode|s_currentState~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgMode|s_currentState.INIT~q\);

-- Location: LCCOMB_X66_Y39_N10
\ProgMode|s_currentState~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ProgMode|s_currentState~12_combout\ = (!\deb2|s_cleanOut~q\ & !\ProgMode|s_currentState.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \ProgMode|s_currentState.INIT~q\,
	combout => \ProgMode|s_currentState~12_combout\);

-- Location: FF_X66_Y39_N11
\ProgMode|s_currentState.C5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ProgMode|s_currentState~12_combout\,
	ena => \ProgMode|s_currentState~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ProgMode|s_currentState.C5~q\);

-- Location: LCCOMB_X81_Y32_N16
\counter2|s_count[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count[2]~0_combout\ = (\deb2|s_cleanOut~q\) # (\ProgMode|s_currentState.C5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_cleanOut~q\,
	datad => \ProgMode|s_currentState.C5~q\,
	combout => \counter2|s_count[2]~0_combout\);

-- Location: FF_X81_Y32_N3
\counter2|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter2|s_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(0));

-- Location: LCCOMB_X81_Y35_N10
\counter4|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[0]~_wirecell_combout\ = !\counter4|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter4|s_count\(0),
	combout => \counter4|s_count[0]~_wirecell_combout\);

-- Location: FF_X81_Y35_N11
\counter4|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter4|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(0));

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X86_Y41_N6
\deb5|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \deb5|s_dirtyIn~0_combout\);

-- Location: FF_X86_Y41_N7
\deb5|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_dirtyIn~q\);

-- Location: LCCOMB_X86_Y41_N16
\deb5|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_previousIn~feeder_combout\ = \deb5|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \deb5|s_dirtyIn~q\,
	combout => \deb5|s_previousIn~feeder_combout\);

-- Location: FF_X86_Y41_N17
\deb5|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_previousIn~q\);

-- Location: LCCOMB_X87_Y41_N10
\deb5|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~0_combout\ = \deb5|s_debounceCnt\(0) $ (VCC)
-- \deb5|Add0~1\ = CARRY(\deb5|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb5|Add0~0_combout\,
	cout => \deb5|Add0~1\);

-- Location: LCCOMB_X87_Y41_N12
\deb5|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~2_combout\ = (\deb5|s_debounceCnt\(1) & (\deb5|Add0~1\ & VCC)) # (!\deb5|s_debounceCnt\(1) & (!\deb5|Add0~1\))
-- \deb5|Add0~3\ = CARRY((!\deb5|s_debounceCnt\(1) & !\deb5|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb5|Add0~1\,
	combout => \deb5|Add0~2_combout\,
	cout => \deb5|Add0~3\);

-- Location: LCCOMB_X87_Y41_N4
\deb5|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~21_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~2_combout\,
	combout => \deb5|s_debounceCnt~21_combout\);

-- Location: LCCOMB_X86_Y40_N6
\deb5|s_debounceCnt[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[20]~4_combout\ = ((\deb5|s_debounceCnt\(22)) # ((\deb5|s_debounceCnt[20]~29_combout\) # (!\deb5|s_previousIn~q\))) # (!\deb5|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_dirtyIn~q\,
	datab => \deb5|s_debounceCnt\(22),
	datac => \deb5|s_debounceCnt[20]~29_combout\,
	datad => \deb5|s_previousIn~q\,
	combout => \deb5|s_debounceCnt[20]~4_combout\);

-- Location: FF_X87_Y41_N5
\deb5|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~21_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(1));

-- Location: LCCOMB_X87_Y41_N14
\deb5|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~4_combout\ = (\deb5|s_debounceCnt\(2) & ((GND) # (!\deb5|Add0~3\))) # (!\deb5|s_debounceCnt\(2) & (\deb5|Add0~3\ $ (GND)))
-- \deb5|Add0~5\ = CARRY((\deb5|s_debounceCnt\(2)) # (!\deb5|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb5|Add0~3\,
	combout => \deb5|Add0~4_combout\,
	cout => \deb5|Add0~5\);

-- Location: LCCOMB_X87_Y41_N6
\deb5|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~22_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~5_combout\,
	datac => \deb5|Add0~4_combout\,
	combout => \deb5|s_debounceCnt~22_combout\);

-- Location: FF_X87_Y41_N7
\deb5|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~22_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(2));

-- Location: LCCOMB_X87_Y41_N16
\deb5|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~6_combout\ = (\deb5|s_debounceCnt\(3) & (\deb5|Add0~5\ & VCC)) # (!\deb5|s_debounceCnt\(3) & (!\deb5|Add0~5\))
-- \deb5|Add0~7\ = CARRY((!\deb5|s_debounceCnt\(3) & !\deb5|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb5|Add0~5\,
	combout => \deb5|Add0~6_combout\,
	cout => \deb5|Add0~7\);

-- Location: LCCOMB_X87_Y41_N0
\deb5|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~23_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~6_combout\,
	combout => \deb5|s_debounceCnt~23_combout\);

-- Location: FF_X87_Y41_N1
\deb5|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~23_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(3));

-- Location: LCCOMB_X87_Y41_N18
\deb5|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~8_combout\ = (\deb5|s_debounceCnt\(4) & ((GND) # (!\deb5|Add0~7\))) # (!\deb5|s_debounceCnt\(4) & (\deb5|Add0~7\ $ (GND)))
-- \deb5|Add0~9\ = CARRY((\deb5|s_debounceCnt\(4)) # (!\deb5|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb5|Add0~7\,
	combout => \deb5|Add0~8_combout\,
	cout => \deb5|Add0~9\);

-- Location: LCCOMB_X87_Y41_N2
\deb5|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~24_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~8_combout\,
	combout => \deb5|s_debounceCnt~24_combout\);

-- Location: FF_X87_Y41_N3
\deb5|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~24_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(4));

-- Location: LCCOMB_X87_Y41_N20
\deb5|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~10_combout\ = (\deb5|s_debounceCnt\(5) & (\deb5|Add0~9\ & VCC)) # (!\deb5|s_debounceCnt\(5) & (!\deb5|Add0~9\))
-- \deb5|Add0~11\ = CARRY((!\deb5|s_debounceCnt\(5) & !\deb5|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb5|Add0~9\,
	combout => \deb5|Add0~10_combout\,
	cout => \deb5|Add0~11\);

-- Location: LCCOMB_X86_Y41_N2
\deb5|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~25_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~5_combout\,
	datac => \deb5|Add0~10_combout\,
	combout => \deb5|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y41_N3
\deb5|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~25_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(5));

-- Location: LCCOMB_X87_Y41_N22
\deb5|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~12_combout\ = (\deb5|s_debounceCnt\(6) & ((GND) # (!\deb5|Add0~11\))) # (!\deb5|s_debounceCnt\(6) & (\deb5|Add0~11\ $ (GND)))
-- \deb5|Add0~13\ = CARRY((\deb5|s_debounceCnt\(6)) # (!\deb5|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb5|Add0~11\,
	combout => \deb5|Add0~12_combout\,
	cout => \deb5|Add0~13\);

-- Location: LCCOMB_X86_Y41_N26
\deb5|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~3_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~12_combout\) # (!\deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_previousIn~q\,
	datac => \deb5|s_debounceCnt[20]~2_combout\,
	datad => \deb5|Add0~12_combout\,
	combout => \deb5|s_debounceCnt~3_combout\);

-- Location: FF_X86_Y41_N27
\deb5|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~3_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(6));

-- Location: LCCOMB_X87_Y41_N24
\deb5|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~14_combout\ = (\deb5|s_debounceCnt\(7) & (\deb5|Add0~13\ & VCC)) # (!\deb5|s_debounceCnt\(7) & (!\deb5|Add0~13\))
-- \deb5|Add0~15\ = CARRY((!\deb5|s_debounceCnt\(7) & !\deb5|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb5|Add0~13\,
	combout => \deb5|Add0~14_combout\,
	cout => \deb5|Add0~15\);

-- Location: LCCOMB_X86_Y41_N24
\deb5|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~13_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~14_combout\,
	combout => \deb5|s_debounceCnt~13_combout\);

-- Location: FF_X86_Y41_N25
\deb5|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~13_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(7));

-- Location: LCCOMB_X87_Y41_N26
\deb5|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~16_combout\ = (\deb5|s_debounceCnt\(8) & ((GND) # (!\deb5|Add0~15\))) # (!\deb5|s_debounceCnt\(8) & (\deb5|Add0~15\ $ (GND)))
-- \deb5|Add0~17\ = CARRY((\deb5|s_debounceCnt\(8)) # (!\deb5|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb5|Add0~15\,
	combout => \deb5|Add0~16_combout\,
	cout => \deb5|Add0~17\);

-- Location: LCCOMB_X86_Y41_N10
\deb5|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~14_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~16_combout\) # (!\deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_previousIn~q\,
	datac => \deb5|s_debounceCnt[20]~2_combout\,
	datad => \deb5|Add0~16_combout\,
	combout => \deb5|s_debounceCnt~14_combout\);

-- Location: FF_X86_Y41_N11
\deb5|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~14_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(8));

-- Location: LCCOMB_X87_Y41_N28
\deb5|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~18_combout\ = (\deb5|s_debounceCnt\(9) & (\deb5|Add0~17\ & VCC)) # (!\deb5|s_debounceCnt\(9) & (!\deb5|Add0~17\))
-- \deb5|Add0~19\ = CARRY((!\deb5|s_debounceCnt\(9) & !\deb5|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb5|Add0~17\,
	combout => \deb5|Add0~18_combout\,
	cout => \deb5|Add0~19\);

-- Location: LCCOMB_X86_Y41_N0
\deb5|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~15_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~18_combout\) # (!\deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_previousIn~q\,
	datac => \deb5|s_debounceCnt[20]~2_combout\,
	datad => \deb5|Add0~18_combout\,
	combout => \deb5|s_debounceCnt~15_combout\);

-- Location: FF_X86_Y41_N1
\deb5|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~15_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(9));

-- Location: LCCOMB_X87_Y41_N30
\deb5|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~20_combout\ = (\deb5|s_debounceCnt\(10) & ((GND) # (!\deb5|Add0~19\))) # (!\deb5|s_debounceCnt\(10) & (\deb5|Add0~19\ $ (GND)))
-- \deb5|Add0~21\ = CARRY((\deb5|s_debounceCnt\(10)) # (!\deb5|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb5|Add0~19\,
	combout => \deb5|Add0~20_combout\,
	cout => \deb5|Add0~21\);

-- Location: LCCOMB_X86_Y41_N14
\deb5|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~16_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~5_combout\,
	datac => \deb5|Add0~20_combout\,
	combout => \deb5|s_debounceCnt~16_combout\);

-- Location: FF_X86_Y41_N15
\deb5|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~16_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(10));

-- Location: LCCOMB_X87_Y40_N0
\deb5|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~22_combout\ = (\deb5|s_debounceCnt\(11) & (\deb5|Add0~21\ & VCC)) # (!\deb5|s_debounceCnt\(11) & (!\deb5|Add0~21\))
-- \deb5|Add0~23\ = CARRY((!\deb5|s_debounceCnt\(11) & !\deb5|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb5|Add0~21\,
	combout => \deb5|Add0~22_combout\,
	cout => \deb5|Add0~23\);

-- Location: LCCOMB_X86_Y40_N16
\deb5|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~17_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~22_combout\) # (!\deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~2_combout\,
	datac => \deb5|Add0~22_combout\,
	datad => \deb5|s_previousIn~q\,
	combout => \deb5|s_debounceCnt~17_combout\);

-- Location: FF_X86_Y40_N17
\deb5|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~17_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(11));

-- Location: LCCOMB_X87_Y40_N2
\deb5|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~24_combout\ = (\deb5|s_debounceCnt\(12) & ((GND) # (!\deb5|Add0~23\))) # (!\deb5|s_debounceCnt\(12) & (\deb5|Add0~23\ $ (GND)))
-- \deb5|Add0~25\ = CARRY((\deb5|s_debounceCnt\(12)) # (!\deb5|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb5|Add0~23\,
	combout => \deb5|Add0~24_combout\,
	cout => \deb5|Add0~25\);

-- Location: LCCOMB_X88_Y40_N24
\deb5|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~11_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~24_combout\,
	combout => \deb5|s_debounceCnt~11_combout\);

-- Location: FF_X88_Y40_N25
\deb5|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~11_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(12));

-- Location: LCCOMB_X87_Y40_N4
\deb5|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~26_combout\ = (\deb5|s_debounceCnt\(13) & (\deb5|Add0~25\ & VCC)) # (!\deb5|s_debounceCnt\(13) & (!\deb5|Add0~25\))
-- \deb5|Add0~27\ = CARRY((!\deb5|s_debounceCnt\(13) & !\deb5|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb5|Add0~25\,
	combout => \deb5|Add0~26_combout\,
	cout => \deb5|Add0~27\);

-- Location: LCCOMB_X87_Y40_N28
\deb5|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~12_combout\ = (\deb5|Add0~26_combout\ & \deb5|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|Add0~26_combout\,
	datad => \deb5|s_debounceCnt[20]~5_combout\,
	combout => \deb5|s_debounceCnt~12_combout\);

-- Location: FF_X87_Y40_N29
\deb5|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~12_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(13));

-- Location: LCCOMB_X87_Y40_N6
\deb5|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~28_combout\ = (\deb5|s_debounceCnt\(14) & ((GND) # (!\deb5|Add0~27\))) # (!\deb5|s_debounceCnt\(14) & (\deb5|Add0~27\ $ (GND)))
-- \deb5|Add0~29\ = CARRY((\deb5|s_debounceCnt\(14)) # (!\deb5|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb5|Add0~27\,
	combout => \deb5|Add0~28_combout\,
	cout => \deb5|Add0~29\);

-- Location: LCCOMB_X86_Y40_N18
\deb5|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~18_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~28_combout\) # (!\deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_previousIn~q\,
	datab => \deb5|s_debounceCnt[20]~2_combout\,
	datad => \deb5|Add0~28_combout\,
	combout => \deb5|s_debounceCnt~18_combout\);

-- Location: FF_X86_Y40_N19
\deb5|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~18_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(14));

-- Location: LCCOMB_X87_Y40_N8
\deb5|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~30_combout\ = (\deb5|s_debounceCnt\(15) & (\deb5|Add0~29\ & VCC)) # (!\deb5|s_debounceCnt\(15) & (!\deb5|Add0~29\))
-- \deb5|Add0~31\ = CARRY((!\deb5|s_debounceCnt\(15) & !\deb5|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb5|Add0~29\,
	combout => \deb5|Add0~30_combout\,
	cout => \deb5|Add0~31\);

-- Location: LCCOMB_X86_Y40_N28
\deb5|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~6_combout\ = (\deb5|Add0~30_combout\ & \deb5|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|Add0~30_combout\,
	datad => \deb5|s_debounceCnt[20]~5_combout\,
	combout => \deb5|s_debounceCnt~6_combout\);

-- Location: FF_X86_Y40_N29
\deb5|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~6_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(15));

-- Location: LCCOMB_X87_Y40_N10
\deb5|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~32_combout\ = (\deb5|s_debounceCnt\(16) & ((GND) # (!\deb5|Add0~31\))) # (!\deb5|s_debounceCnt\(16) & (\deb5|Add0~31\ $ (GND)))
-- \deb5|Add0~33\ = CARRY((\deb5|s_debounceCnt\(16)) # (!\deb5|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb5|Add0~31\,
	combout => \deb5|Add0~32_combout\,
	cout => \deb5|Add0~33\);

-- Location: LCCOMB_X88_Y40_N30
\deb5|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~7_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~32_combout\,
	combout => \deb5|s_debounceCnt~7_combout\);

-- Location: FF_X87_Y40_N25
\deb5|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb5|s_debounceCnt~7_combout\,
	sload => VCC,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(16));

-- Location: LCCOMB_X87_Y40_N12
\deb5|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~34_combout\ = (\deb5|s_debounceCnt\(17) & (\deb5|Add0~33\ & VCC)) # (!\deb5|s_debounceCnt\(17) & (!\deb5|Add0~33\))
-- \deb5|Add0~35\ = CARRY((!\deb5|s_debounceCnt\(17) & !\deb5|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb5|Add0~33\,
	combout => \deb5|Add0~34_combout\,
	cout => \deb5|Add0~35\);

-- Location: LCCOMB_X88_Y40_N0
\deb5|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~8_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~34_combout\,
	combout => \deb5|s_debounceCnt~8_combout\);

-- Location: FF_X87_Y40_N27
\deb5|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb5|s_debounceCnt~8_combout\,
	sload => VCC,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(17));

-- Location: LCCOMB_X86_Y40_N22
\deb5|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~2_combout\ = (!\deb5|s_debounceCnt\(17) & (!\deb5|s_debounceCnt\(15) & (!\deb5|s_debounceCnt\(6) & !\deb5|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(17),
	datab => \deb5|s_debounceCnt\(15),
	datac => \deb5|s_debounceCnt\(6),
	datad => \deb5|s_debounceCnt\(16),
	combout => \deb5|s_cleanOut~2_combout\);

-- Location: LCCOMB_X87_Y40_N14
\deb5|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~36_combout\ = (\deb5|s_debounceCnt\(18) & ((GND) # (!\deb5|Add0~35\))) # (!\deb5|s_debounceCnt\(18) & (\deb5|Add0~35\ $ (GND)))
-- \deb5|Add0~37\ = CARRY((\deb5|s_debounceCnt\(18)) # (!\deb5|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb5|Add0~35\,
	combout => \deb5|Add0~36_combout\,
	cout => \deb5|Add0~37\);

-- Location: LCCOMB_X86_Y40_N20
\deb5|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[18]~19_combout\ = (\deb5|s_debounceCnt[20]~4_combout\ & (\deb5|s_debounceCnt[20]~2_combout\ & ((\deb5|Add0~36_combout\) # (!\deb5|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt[20]~4_combout\,
	datab => \deb5|s_debounceCnt[20]~2_combout\,
	datac => \deb5|Add0~36_combout\,
	datad => \deb5|s_previousIn~q\,
	combout => \deb5|s_debounceCnt[18]~19_combout\);

-- Location: FF_X86_Y40_N21
\deb5|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(18));

-- Location: LCCOMB_X86_Y40_N4
\deb5|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~5_combout\ = (!\deb5|s_debounceCnt\(14) & (!\deb5|s_debounceCnt\(18) & (!\deb5|s_debounceCnt\(19) & !\deb5|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(14),
	datab => \deb5|s_debounceCnt\(18),
	datac => \deb5|s_debounceCnt\(19),
	datad => \deb5|s_debounceCnt\(11),
	combout => \deb5|s_cleanOut~5_combout\);

-- Location: LCCOMB_X87_Y40_N16
\deb5|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~38_combout\ = (\deb5|s_debounceCnt\(19) & (\deb5|Add0~37\ & VCC)) # (!\deb5|s_debounceCnt\(19) & (!\deb5|Add0~37\))
-- \deb5|Add0~39\ = CARRY((!\deb5|s_debounceCnt\(19) & !\deb5|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb5|Add0~37\,
	combout => \deb5|Add0~38_combout\,
	cout => \deb5|Add0~39\);

-- Location: LCCOMB_X87_Y40_N18
\deb5|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~40_combout\ = (\deb5|s_debounceCnt\(20) & ((GND) # (!\deb5|Add0~39\))) # (!\deb5|s_debounceCnt\(20) & (\deb5|Add0~39\ $ (GND)))
-- \deb5|Add0~41\ = CARRY((\deb5|s_debounceCnt\(20)) # (!\deb5|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb5|Add0~39\,
	combout => \deb5|Add0~40_combout\,
	cout => \deb5|Add0~41\);

-- Location: LCCOMB_X88_Y40_N28
\deb5|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[20]~9_combout\ = (\deb5|s_debounceCnt[20]~4_combout\ & (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~4_combout\,
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~40_combout\,
	combout => \deb5|s_debounceCnt[20]~9_combout\);

-- Location: FF_X88_Y40_N29
\deb5|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(20));

-- Location: LCCOMB_X87_Y40_N20
\deb5|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~42_combout\ = (\deb5|s_debounceCnt\(21) & (\deb5|Add0~41\ & VCC)) # (!\deb5|s_debounceCnt\(21) & (!\deb5|Add0~41\))
-- \deb5|Add0~43\ = CARRY((!\deb5|s_debounceCnt\(21) & !\deb5|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb5|Add0~41\,
	combout => \deb5|Add0~42_combout\,
	cout => \deb5|Add0~43\);

-- Location: LCCOMB_X88_Y40_N2
\deb5|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[21]~10_combout\ = (\deb5|s_debounceCnt[20]~4_combout\ & (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~4_combout\,
	datac => \deb5|s_debounceCnt[20]~5_combout\,
	datad => \deb5|Add0~42_combout\,
	combout => \deb5|s_debounceCnt[21]~10_combout\);

-- Location: FF_X88_Y40_N3
\deb5|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(21));

-- Location: LCCOMB_X87_Y40_N30
\deb5|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~3_combout\ = (!\deb5|s_debounceCnt\(21) & (!\deb5|s_debounceCnt\(20) & (!\deb5|s_debounceCnt\(13) & !\deb5|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(21),
	datab => \deb5|s_debounceCnt\(20),
	datac => \deb5|s_debounceCnt\(13),
	datad => \deb5|s_debounceCnt\(12),
	combout => \deb5|s_cleanOut~3_combout\);

-- Location: LCCOMB_X86_Y41_N28
\deb5|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~4_combout\ = (!\deb5|s_debounceCnt\(8) & (!\deb5|s_debounceCnt\(9) & (!\deb5|s_debounceCnt\(10) & !\deb5|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(8),
	datab => \deb5|s_debounceCnt\(9),
	datac => \deb5|s_debounceCnt\(10),
	datad => \deb5|s_debounceCnt\(7),
	combout => \deb5|s_cleanOut~4_combout\);

-- Location: LCCOMB_X86_Y40_N2
\deb5|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~6_combout\ = (\deb5|s_cleanOut~2_combout\ & (\deb5|s_cleanOut~5_combout\ & (\deb5|s_cleanOut~3_combout\ & \deb5|s_cleanOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~2_combout\,
	datab => \deb5|s_cleanOut~5_combout\,
	datac => \deb5|s_cleanOut~3_combout\,
	datad => \deb5|s_cleanOut~4_combout\,
	combout => \deb5|s_cleanOut~6_combout\);

-- Location: LCCOMB_X87_Y41_N8
\deb5|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~7_combout\ = (!\deb5|s_debounceCnt\(2) & (!\deb5|s_debounceCnt\(4) & (!\deb5|s_debounceCnt\(1) & !\deb5|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(2),
	datab => \deb5|s_debounceCnt\(4),
	datac => \deb5|s_debounceCnt\(1),
	datad => \deb5|s_debounceCnt\(3),
	combout => \deb5|s_cleanOut~7_combout\);

-- Location: LCCOMB_X86_Y41_N30
\deb5|s_debounceCnt[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[20]~29_combout\ = ((\deb5|s_debounceCnt\(5)) # ((\deb5|s_debounceCnt\(0)) # (!\deb5|s_cleanOut~7_combout\))) # (!\deb5|s_cleanOut~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~6_combout\,
	datab => \deb5|s_debounceCnt\(5),
	datac => \deb5|s_cleanOut~7_combout\,
	datad => \deb5|s_debounceCnt\(0),
	combout => \deb5|s_debounceCnt[20]~29_combout\);

-- Location: LCCOMB_X87_Y40_N22
\deb5|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|Add0~44_combout\ = \deb5|Add0~43\ $ (\deb5|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb5|s_debounceCnt\(22),
	cin => \deb5|Add0~43\,
	combout => \deb5|Add0~44_combout\);

-- Location: LCCOMB_X86_Y40_N14
\deb5|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[22]~27_combout\ = (\deb5|s_previousIn~q\ & (((!\deb5|s_debounceCnt\(22) & !\deb5|s_debounceCnt[20]~29_combout\)) # (!\deb5|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_previousIn~q\,
	datab => \deb5|s_debounceCnt\(22),
	datac => \deb5|s_debounceCnt[20]~29_combout\,
	datad => \deb5|Add0~44_combout\,
	combout => \deb5|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X86_Y40_N8
\deb5|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[22]~28_combout\ = (\deb5|s_dirtyIn~q\ & (!\deb5|s_debounceCnt[22]~27_combout\ & ((!\deb5|LessThan0~6_combout\) # (!\deb5|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_dirtyIn~q\,
	datab => \deb5|s_debounceCnt[22]~27_combout\,
	datac => \deb5|s_debounceCnt\(22),
	datad => \deb5|LessThan0~6_combout\,
	combout => \deb5|s_debounceCnt[22]~28_combout\);

-- Location: FF_X86_Y40_N9
\deb5|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(22));

-- Location: LCCOMB_X86_Y40_N0
\deb5|s_debounceCnt[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[20]~2_combout\ = (\deb5|s_dirtyIn~q\ & ((!\deb5|s_debounceCnt\(22)) # (!\deb5|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|LessThan0~6_combout\,
	datab => \deb5|s_debounceCnt\(22),
	datac => \deb5|s_dirtyIn~q\,
	combout => \deb5|s_debounceCnt[20]~2_combout\);

-- Location: LCCOMB_X86_Y40_N26
\deb5|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[19]~20_combout\ = (\deb5|s_debounceCnt[20]~2_combout\ & (\deb5|s_debounceCnt[20]~4_combout\ & ((\deb5|Add0~38_combout\) # (!\deb5|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_previousIn~q\,
	datab => \deb5|s_debounceCnt[20]~2_combout\,
	datac => \deb5|s_debounceCnt[20]~4_combout\,
	datad => \deb5|Add0~38_combout\,
	combout => \deb5|s_debounceCnt[19]~20_combout\);

-- Location: FF_X86_Y40_N27
\deb5|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(19));

-- Location: LCCOMB_X87_Y40_N26
\deb5|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~5_combout\ = (!\deb5|s_debounceCnt\(21) & !\deb5|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(21),
	datad => \deb5|s_debounceCnt\(20),
	combout => \deb5|LessThan0~5_combout\);

-- Location: LCCOMB_X87_Y40_N24
\deb5|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~2_combout\ = (!\deb5|s_debounceCnt\(13) & !\deb5|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(13),
	datad => \deb5|s_debounceCnt\(12),
	combout => \deb5|LessThan0~2_combout\);

-- Location: LCCOMB_X86_Y41_N8
\deb5|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~8_combout\ = (!\deb5|s_debounceCnt\(5) & \deb5|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt\(5),
	datac => \deb5|s_cleanOut~7_combout\,
	combout => \deb5|s_cleanOut~8_combout\);

-- Location: LCCOMB_X86_Y41_N22
\deb5|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~0_combout\ = (\deb5|s_debounceCnt\(7)) # ((\deb5|s_debounceCnt\(6) & ((\deb5|s_debounceCnt\(0)) # (!\deb5|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(6),
	datab => \deb5|s_debounceCnt\(7),
	datac => \deb5|s_cleanOut~8_combout\,
	datad => \deb5|s_debounceCnt\(0),
	combout => \deb5|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y41_N20
\deb5|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~1_combout\ = (\deb5|s_debounceCnt\(10)) # ((\deb5|s_debounceCnt\(8) & (\deb5|LessThan0~0_combout\ & \deb5|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(8),
	datab => \deb5|s_debounceCnt\(10),
	datac => \deb5|LessThan0~0_combout\,
	datad => \deb5|s_debounceCnt\(9),
	combout => \deb5|LessThan0~1_combout\);

-- Location: LCCOMB_X86_Y40_N30
\deb5|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~3_combout\ = (\deb5|s_debounceCnt\(14) & (((\deb5|s_debounceCnt\(11) & \deb5|LessThan0~1_combout\)) # (!\deb5|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(14),
	datab => \deb5|s_debounceCnt\(11),
	datac => \deb5|LessThan0~2_combout\,
	datad => \deb5|LessThan0~1_combout\,
	combout => \deb5|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y40_N12
\deb5|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~4_combout\ = (\deb5|s_debounceCnt\(17)) # ((\deb5|s_debounceCnt\(15)) # ((\deb5|LessThan0~3_combout\) # (\deb5|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(17),
	datab => \deb5|s_debounceCnt\(15),
	datac => \deb5|LessThan0~3_combout\,
	datad => \deb5|s_debounceCnt\(16),
	combout => \deb5|LessThan0~4_combout\);

-- Location: LCCOMB_X86_Y40_N10
\deb5|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|LessThan0~6_combout\ = ((\deb5|s_debounceCnt\(19) & (\deb5|s_debounceCnt\(18) & \deb5|LessThan0~4_combout\))) # (!\deb5|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_debounceCnt\(19),
	datab => \deb5|s_debounceCnt\(18),
	datac => \deb5|LessThan0~5_combout\,
	datad => \deb5|LessThan0~4_combout\,
	combout => \deb5|LessThan0~6_combout\);

-- Location: LCCOMB_X86_Y40_N24
\deb5|s_debounceCnt[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt[20]~5_combout\ = (\deb5|s_dirtyIn~q\ & (\deb5|s_previousIn~q\ & ((!\deb5|s_debounceCnt\(22)) # (!\deb5|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|LessThan0~6_combout\,
	datab => \deb5|s_debounceCnt\(22),
	datac => \deb5|s_dirtyIn~q\,
	datad => \deb5|s_previousIn~q\,
	combout => \deb5|s_debounceCnt[20]~5_combout\);

-- Location: LCCOMB_X86_Y41_N18
\deb5|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_debounceCnt~26_combout\ = (\deb5|s_debounceCnt[20]~5_combout\ & \deb5|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_debounceCnt[20]~5_combout\,
	datac => \deb5|Add0~0_combout\,
	combout => \deb5|s_debounceCnt~26_combout\);

-- Location: FF_X86_Y41_N19
\deb5|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_debounceCnt~26_combout\,
	ena => \deb5|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_debounceCnt\(0));

-- Location: LCCOMB_X86_Y41_N12
\deb5|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~9_combout\ = (\deb5|s_dirtyIn~q\ & (\deb5|s_debounceCnt\(0) & (!\deb5|s_debounceCnt\(22) & \deb5|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_dirtyIn~q\,
	datab => \deb5|s_debounceCnt\(0),
	datac => \deb5|s_debounceCnt\(22),
	datad => \deb5|s_previousIn~q\,
	combout => \deb5|s_cleanOut~9_combout\);

-- Location: LCCOMB_X86_Y41_N4
\deb5|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb5|s_cleanOut~10_combout\ = (\deb5|s_cleanOut~9_combout\ & (!\deb5|s_debounceCnt\(5) & (\deb5|s_cleanOut~7_combout\ & \deb5|s_cleanOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~9_combout\,
	datab => \deb5|s_debounceCnt\(5),
	datac => \deb5|s_cleanOut~7_combout\,
	datad => \deb5|s_cleanOut~6_combout\,
	combout => \deb5|s_cleanOut~10_combout\);

-- Location: FF_X86_Y41_N5
\deb5|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb5|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb5|s_cleanOut~q\);

-- Location: LCCOMB_X81_Y35_N12
\counter4|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|Add0~1_cout\ = CARRY(\counter4|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(0),
	datad => VCC,
	cout => \counter4|Add0~1_cout\);

-- Location: LCCOMB_X81_Y35_N14
\counter4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|Add0~2_combout\ = (\counter4|s_count\(1) & ((\deb5|s_cleanOut~q\ & (!\counter4|Add0~1_cout\)) # (!\deb5|s_cleanOut~q\ & (\counter4|Add0~1_cout\ & VCC)))) # (!\counter4|s_count\(1) & ((\deb5|s_cleanOut~q\ & ((\counter4|Add0~1_cout\) # (GND))) # 
-- (!\deb5|s_cleanOut~q\ & (!\counter4|Add0~1_cout\))))
-- \counter4|Add0~3\ = CARRY((\counter4|s_count\(1) & (\deb5|s_cleanOut~q\ & !\counter4|Add0~1_cout\)) # (!\counter4|s_count\(1) & ((\deb5|s_cleanOut~q\) # (!\counter4|Add0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(1),
	datab => \deb5|s_cleanOut~q\,
	datad => VCC,
	cin => \counter4|Add0~1_cout\,
	combout => \counter4|Add0~2_combout\,
	cout => \counter4|Add0~3\);

-- Location: LCCOMB_X81_Y35_N16
\counter4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|Add0~4_combout\ = ((\counter4|s_count\(2) $ (\deb5|s_cleanOut~q\ $ (\counter4|Add0~3\)))) # (GND)
-- \counter4|Add0~5\ = CARRY((\counter4|s_count\(2) & ((!\counter4|Add0~3\) # (!\deb5|s_cleanOut~q\))) # (!\counter4|s_count\(2) & (!\deb5|s_cleanOut~q\ & !\counter4|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(2),
	datab => \deb5|s_cleanOut~q\,
	datad => VCC,
	cin => \counter4|Add0~3\,
	combout => \counter4|Add0~4_combout\,
	cout => \counter4|Add0~5\);

-- Location: LCCOMB_X81_Y35_N6
\counter4|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count~2_combout\ = (\counter4|Add0~4_combout\ & (\counter4|TC~1_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|Add0~4_combout\,
	datac => \counter4|TC~1_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter4|s_count~2_combout\);

-- Location: FF_X81_Y35_N7
\counter4|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count~2_combout\,
	ena => \counter4|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(2));

-- Location: LCCOMB_X81_Y35_N18
\counter4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|Add0~6_combout\ = \deb5|s_cleanOut~q\ $ (\counter4|Add0~5\ $ (!\counter4|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb5|s_cleanOut~q\,
	datad => \counter4|s_count\(3),
	cin => \counter4|Add0~5\,
	combout => \counter4|Add0~6_combout\);

-- Location: LCCOMB_X81_Y35_N28
\counter4|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count~3_combout\ = (\counter4|TC~1_combout\ & (\counter4|Add0~6_combout\)) # (!\counter4|TC~1_combout\ & ((!\deb5|s_cleanOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|TC~1_combout\,
	datab => \counter4|Add0~6_combout\,
	datad => \deb5|s_cleanOut~q\,
	combout => \counter4|s_count~3_combout\);

-- Location: FF_X81_Y35_N29
\counter4|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count~3_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter4|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(3));

-- Location: LCCOMB_X81_Y35_N8
\counter4|TC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~0_combout\ = (\counter4|s_count\(0) & (\counter4|s_count\(3) & \deb5|s_cleanOut~q\)) # (!\counter4|s_count\(0) & (!\counter4|s_count\(3) & !\deb5|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(0),
	datab => \counter4|s_count\(3),
	datad => \deb5|s_cleanOut~q\,
	combout => \counter4|TC~0_combout\);

-- Location: LCCOMB_X81_Y35_N26
\counter4|TC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~1_combout\ = (\counter4|s_count\(1)) # ((\counter4|s_count\(2)) # (!\counter4|TC~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter4|s_count\(1),
	datac => \counter4|TC~0_combout\,
	datad => \counter4|s_count\(2),
	combout => \counter4|TC~1_combout\);

-- Location: LCCOMB_X81_Y35_N20
\counter4|s_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count~1_combout\ = (\counter4|TC~1_combout\ & (\counter4|Add0~2_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|TC~1_combout\,
	datac => \counter4|Add0~2_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter4|s_count~1_combout\);

-- Location: FF_X81_Y35_N21
\counter4|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count~1_combout\,
	ena => \counter4|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(1));

-- Location: LCCOMB_X81_Y32_N20
\counter2|TC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~0_combout\ = (\counter2|s_count\(0) & (\deb5|s_cleanOut~q\ & \counter2|s_count\(3))) # (!\counter2|s_count\(0) & (!\deb5|s_cleanOut~q\ & !\counter2|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|s_count\(0),
	datac => \deb5|s_cleanOut~q\,
	datad => \counter2|s_count\(3),
	combout => \counter2|TC~0_combout\);

-- Location: LCCOMB_X81_Y32_N6
\counter2|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~1_cout\ = CARRY(\counter2|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|s_count\(0),
	datad => VCC,
	cout => \counter2|Add0~1_cout\);

-- Location: LCCOMB_X81_Y32_N8
\counter2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~2_combout\ = (\deb5|s_cleanOut~q\ & ((\counter2|s_count\(1) & (!\counter2|Add0~1_cout\)) # (!\counter2|s_count\(1) & ((\counter2|Add0~1_cout\) # (GND))))) # (!\deb5|s_cleanOut~q\ & ((\counter2|s_count\(1) & (\counter2|Add0~1_cout\ & VCC)) # 
-- (!\counter2|s_count\(1) & (!\counter2|Add0~1_cout\))))
-- \counter2|Add0~3\ = CARRY((\deb5|s_cleanOut~q\ & ((!\counter2|Add0~1_cout\) # (!\counter2|s_count\(1)))) # (!\deb5|s_cleanOut~q\ & (!\counter2|s_count\(1) & !\counter2|Add0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter2|s_count\(1),
	datad => VCC,
	cin => \counter2|Add0~1_cout\,
	combout => \counter2|Add0~2_combout\,
	cout => \counter2|Add0~3\);

-- Location: LCCOMB_X81_Y32_N28
\counter2|s_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~1_combout\ = (\counter2|Add0~2_combout\ & (\counter2|TC~1_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|Add0~2_combout\,
	datac => \counter2|TC~1_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter2|s_count~1_combout\);

-- Location: FF_X81_Y32_N29
\counter2|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~1_combout\,
	ena => \counter2|s_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(1));

-- Location: LCCOMB_X81_Y32_N10
\counter2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~4_combout\ = ((\deb5|s_cleanOut~q\ $ (\counter2|s_count\(2) $ (\counter2|Add0~3\)))) # (GND)
-- \counter2|Add0~5\ = CARRY((\deb5|s_cleanOut~q\ & (\counter2|s_count\(2) & !\counter2|Add0~3\)) # (!\deb5|s_cleanOut~q\ & ((\counter2|s_count\(2)) # (!\counter2|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter2|s_count\(2),
	datad => VCC,
	cin => \counter2|Add0~3\,
	combout => \counter2|Add0~4_combout\,
	cout => \counter2|Add0~5\);

-- Location: LCCOMB_X81_Y32_N4
\counter2|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~2_combout\ = (\counter2|TC~1_combout\ & (!\deb2|s_cleanOut~q\ & \counter2|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|TC~1_combout\,
	datab => \deb2|s_cleanOut~q\,
	datad => \counter2|Add0~4_combout\,
	combout => \counter2|s_count~2_combout\);

-- Location: FF_X81_Y32_N5
\counter2|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~2_combout\,
	ena => \counter2|s_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(2));

-- Location: LCCOMB_X81_Y32_N30
\counter2|TC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~1_combout\ = ((\counter2|s_count\(2)) # (\counter2|s_count\(1))) # (!\counter2|TC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|TC~0_combout\,
	datac => \counter2|s_count\(2),
	datad => \counter2|s_count\(1),
	combout => \counter2|TC~1_combout\);

-- Location: LCCOMB_X81_Y32_N12
\counter2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~6_combout\ = \deb5|s_cleanOut~q\ $ (\counter2|s_count\(3) $ (!\counter2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter2|s_count\(3),
	cin => \counter2|Add0~5\,
	combout => \counter2|Add0~6_combout\);

-- Location: LCCOMB_X81_Y32_N24
\counter2|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~3_combout\ = (\counter2|TC~1_combout\ & ((\counter2|Add0~6_combout\))) # (!\counter2|TC~1_combout\ & (!\deb5|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|TC~1_combout\,
	datac => \deb5|s_cleanOut~q\,
	datad => \counter2|Add0~6_combout\,
	combout => \counter2|s_count~3_combout\);

-- Location: FF_X81_Y32_N25
\counter2|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~3_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter2|s_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(3));

-- Location: LCCOMB_X82_Y32_N2
\process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_5~1_combout\ = (!\counter2|s_count\(0) & (!\counter4|s_count\(1) & (!\counter4|s_count\(2) & !\counter2|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|s_count\(0),
	datab => \counter4|s_count\(1),
	datac => \counter4|s_count\(2),
	datad => \counter2|s_count\(3),
	combout => \process_5~1_combout\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X87_Y23_N31
\deb3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_dirtyIn~q\);

-- Location: FF_X87_Y23_N11
\deb3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_previousIn~q\);

-- Location: LCCOMB_X88_Y23_N12
\deb3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~34_combout\ = (\deb3|s_debounceCnt\(17) & (\deb3|Add0~33\ & VCC)) # (!\deb3|s_debounceCnt\(17) & (!\deb3|Add0~33\))
-- \deb3|Add0~35\ = CARRY((!\deb3|s_debounceCnt\(17) & !\deb3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb3|Add0~33\,
	combout => \deb3|Add0~34_combout\,
	cout => \deb3|Add0~35\);

-- Location: LCCOMB_X88_Y23_N14
\deb3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~36_combout\ = (\deb3|s_debounceCnt\(18) & ((GND) # (!\deb3|Add0~35\))) # (!\deb3|s_debounceCnt\(18) & (\deb3|Add0~35\ $ (GND)))
-- \deb3|Add0~37\ = CARRY((\deb3|s_debounceCnt\(18)) # (!\deb3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb3|Add0~35\,
	combout => \deb3|Add0~36_combout\,
	cout => \deb3|Add0~37\);

-- Location: LCCOMB_X88_Y24_N10
\deb3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~0_combout\ = \deb3|s_debounceCnt\(0) $ (VCC)
-- \deb3|Add0~1\ = CARRY(\deb3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb3|Add0~0_combout\,
	cout => \deb3|Add0~1\);

-- Location: LCCOMB_X87_Y24_N6
\deb3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~26_combout\ = (\deb3|Add0~0_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~0_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~26_combout\);

-- Location: FF_X87_Y24_N7
\deb3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~26_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(0));

-- Location: LCCOMB_X88_Y24_N12
\deb3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~2_combout\ = (\deb3|s_debounceCnt\(1) & (\deb3|Add0~1\ & VCC)) # (!\deb3|s_debounceCnt\(1) & (!\deb3|Add0~1\))
-- \deb3|Add0~3\ = CARRY((!\deb3|s_debounceCnt\(1) & !\deb3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb3|Add0~1\,
	combout => \deb3|Add0~2_combout\,
	cout => \deb3|Add0~3\);

-- Location: LCCOMB_X88_Y24_N0
\deb3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~21_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~2_combout\,
	combout => \deb3|s_debounceCnt~21_combout\);

-- Location: FF_X88_Y24_N1
\deb3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~21_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(1));

-- Location: LCCOMB_X88_Y24_N14
\deb3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~4_combout\ = (\deb3|s_debounceCnt\(2) & ((GND) # (!\deb3|Add0~3\))) # (!\deb3|s_debounceCnt\(2) & (\deb3|Add0~3\ $ (GND)))
-- \deb3|Add0~5\ = CARRY((\deb3|s_debounceCnt\(2)) # (!\deb3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb3|Add0~3\,
	combout => \deb3|Add0~4_combout\,
	cout => \deb3|Add0~5\);

-- Location: LCCOMB_X88_Y24_N6
\deb3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~22_combout\ = (\deb3|Add0~4_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~4_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~22_combout\);

-- Location: FF_X88_Y24_N7
\deb3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~22_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(2));

-- Location: LCCOMB_X88_Y24_N16
\deb3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~6_combout\ = (\deb3|s_debounceCnt\(3) & (\deb3|Add0~5\ & VCC)) # (!\deb3|s_debounceCnt\(3) & (!\deb3|Add0~5\))
-- \deb3|Add0~7\ = CARRY((!\deb3|s_debounceCnt\(3) & !\deb3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb3|Add0~5\,
	combout => \deb3|Add0~6_combout\,
	cout => \deb3|Add0~7\);

-- Location: LCCOMB_X88_Y24_N4
\deb3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~23_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~6_combout\,
	combout => \deb3|s_debounceCnt~23_combout\);

-- Location: FF_X88_Y24_N5
\deb3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~23_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(3));

-- Location: LCCOMB_X88_Y24_N18
\deb3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~8_combout\ = (\deb3|s_debounceCnt\(4) & ((GND) # (!\deb3|Add0~7\))) # (!\deb3|s_debounceCnt\(4) & (\deb3|Add0~7\ $ (GND)))
-- \deb3|Add0~9\ = CARRY((\deb3|s_debounceCnt\(4)) # (!\deb3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb3|Add0~7\,
	combout => \deb3|Add0~8_combout\,
	cout => \deb3|Add0~9\);

-- Location: LCCOMB_X88_Y24_N2
\deb3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~24_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~8_combout\,
	combout => \deb3|s_debounceCnt~24_combout\);

-- Location: FF_X88_Y24_N3
\deb3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~24_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(4));

-- Location: LCCOMB_X88_Y24_N20
\deb3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~10_combout\ = (\deb3|s_debounceCnt\(5) & (\deb3|Add0~9\ & VCC)) # (!\deb3|s_debounceCnt\(5) & (!\deb3|Add0~9\))
-- \deb3|Add0~11\ = CARRY((!\deb3|s_debounceCnt\(5) & !\deb3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb3|Add0~9\,
	combout => \deb3|Add0~10_combout\,
	cout => \deb3|Add0~11\);

-- Location: LCCOMB_X87_Y24_N18
\deb3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~25_combout\ = (\deb3|Add0~10_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~10_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~25_combout\);

-- Location: FF_X87_Y24_N19
\deb3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~25_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(5));

-- Location: LCCOMB_X88_Y24_N8
\deb3|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~7_combout\ = (!\deb3|s_debounceCnt\(2) & (!\deb3|s_debounceCnt\(4) & (!\deb3|s_debounceCnt\(3) & !\deb3|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(2),
	datab => \deb3|s_debounceCnt\(4),
	datac => \deb3|s_debounceCnt\(3),
	datad => \deb3|s_debounceCnt\(1),
	combout => \deb3|s_cleanOut~7_combout\);

-- Location: LCCOMB_X87_Y24_N4
\deb3|s_debounceCnt[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~29_combout\ = (\deb3|s_debounceCnt\(0)) # ((\deb3|s_debounceCnt\(5)) # ((!\deb3|s_cleanOut~6_combout\) # (!\deb3|s_cleanOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(0),
	datab => \deb3|s_debounceCnt\(5),
	datac => \deb3|s_cleanOut~7_combout\,
	datad => \deb3|s_cleanOut~6_combout\,
	combout => \deb3|s_debounceCnt[22]~29_combout\);

-- Location: LCCOMB_X88_Y23_N16
\deb3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~38_combout\ = (\deb3|s_debounceCnt\(19) & (\deb3|Add0~37\ & VCC)) # (!\deb3|s_debounceCnt\(19) & (!\deb3|Add0~37\))
-- \deb3|Add0~39\ = CARRY((!\deb3|s_debounceCnt\(19) & !\deb3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb3|Add0~37\,
	combout => \deb3|Add0~38_combout\,
	cout => \deb3|Add0~39\);

-- Location: LCCOMB_X88_Y23_N18
\deb3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~40_combout\ = (\deb3|s_debounceCnt\(20) & ((GND) # (!\deb3|Add0~39\))) # (!\deb3|s_debounceCnt\(20) & (\deb3|Add0~39\ $ (GND)))
-- \deb3|Add0~41\ = CARRY((\deb3|s_debounceCnt\(20)) # (!\deb3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb3|Add0~39\,
	combout => \deb3|Add0~40_combout\,
	cout => \deb3|Add0~41\);

-- Location: LCCOMB_X89_Y23_N12
\deb3|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[20]~9_combout\ = (\deb3|s_debounceCnt[22]~4_combout\ & (\deb3|Add0~40_combout\ & \deb3|s_debounceCnt[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~4_combout\,
	datac => \deb3|Add0~40_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt[20]~9_combout\);

-- Location: FF_X89_Y23_N13
\deb3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(20));

-- Location: LCCOMB_X88_Y23_N20
\deb3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~42_combout\ = (\deb3|s_debounceCnt\(21) & (\deb3|Add0~41\ & VCC)) # (!\deb3|s_debounceCnt\(21) & (!\deb3|Add0~41\))
-- \deb3|Add0~43\ = CARRY((!\deb3|s_debounceCnt\(21) & !\deb3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb3|Add0~41\,
	combout => \deb3|Add0~42_combout\,
	cout => \deb3|Add0~43\);

-- Location: LCCOMB_X89_Y23_N6
\deb3|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[21]~10_combout\ = (\deb3|s_debounceCnt[22]~4_combout\ & (\deb3|Add0~42_combout\ & \deb3|s_debounceCnt[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~4_combout\,
	datac => \deb3|Add0~42_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt[21]~10_combout\);

-- Location: FF_X89_Y23_N7
\deb3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(21));

-- Location: LCCOMB_X88_Y23_N22
\deb3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~44_combout\ = \deb3|Add0~43\ $ (\deb3|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb3|s_debounceCnt\(22),
	cin => \deb3|Add0~43\,
	combout => \deb3|Add0~44_combout\);

-- Location: LCCOMB_X87_Y23_N10
\deb3|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~27_combout\ = (\deb3|s_previousIn~q\ & (((!\deb3|s_debounceCnt[22]~29_combout\ & !\deb3|s_debounceCnt\(22))) # (!\deb3|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~29_combout\,
	datab => \deb3|s_debounceCnt\(22),
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|Add0~44_combout\,
	combout => \deb3|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X87_Y23_N28
\deb3|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~28_combout\ = (\deb3|s_dirtyIn~q\ & (!\deb3|s_debounceCnt[22]~27_combout\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~6_combout\,
	datab => \deb3|s_dirtyIn~q\,
	datac => \deb3|s_debounceCnt\(22),
	datad => \deb3|s_debounceCnt[22]~27_combout\,
	combout => \deb3|s_debounceCnt[22]~28_combout\);

-- Location: FF_X87_Y23_N29
\deb3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(22));

-- Location: LCCOMB_X87_Y23_N24
\deb3|s_debounceCnt[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~4_combout\ = (((\deb3|s_debounceCnt[22]~29_combout\) # (\deb3|s_debounceCnt\(22))) # (!\deb3|s_previousIn~q\)) # (!\deb3|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_dirtyIn~q\,
	datab => \deb3|s_previousIn~q\,
	datac => \deb3|s_debounceCnt[22]~29_combout\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[22]~4_combout\);

-- Location: LCCOMB_X87_Y23_N0
\deb3|s_debounceCnt[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~2_combout\ = (\deb3|s_dirtyIn~q\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~6_combout\,
	datac => \deb3|s_dirtyIn~q\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[22]~2_combout\);

-- Location: LCCOMB_X87_Y23_N8
\deb3|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[18]~19_combout\ = (\deb3|s_debounceCnt[22]~4_combout\ & (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~36_combout\) # (!\deb3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|Add0~36_combout\,
	datab => \deb3|s_debounceCnt[22]~4_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|s_debounceCnt[22]~2_combout\,
	combout => \deb3|s_debounceCnt[18]~19_combout\);

-- Location: FF_X87_Y23_N9
\deb3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(18));

-- Location: LCCOMB_X87_Y23_N2
\deb3|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[19]~20_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & (\deb3|s_debounceCnt[22]~4_combout\ & ((\deb3|Add0~38_combout\) # (!\deb3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|Add0~38_combout\,
	datab => \deb3|s_debounceCnt[22]~2_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|s_debounceCnt[22]~4_combout\,
	combout => \deb3|s_debounceCnt[19]~20_combout\);

-- Location: FF_X87_Y23_N3
\deb3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(19));

-- Location: LCCOMB_X89_Y23_N26
\deb3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~5_combout\ = (!\deb3|s_debounceCnt\(21) & !\deb3|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(21),
	datad => \deb3|s_debounceCnt\(20),
	combout => \deb3|LessThan0~5_combout\);

-- Location: LCCOMB_X88_Y24_N22
\deb3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~12_combout\ = (\deb3|s_debounceCnt\(6) & ((GND) # (!\deb3|Add0~11\))) # (!\deb3|s_debounceCnt\(6) & (\deb3|Add0~11\ $ (GND)))
-- \deb3|Add0~13\ = CARRY((\deb3|s_debounceCnt\(6)) # (!\deb3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb3|Add0~11\,
	combout => \deb3|Add0~12_combout\,
	cout => \deb3|Add0~13\);

-- Location: LCCOMB_X87_Y24_N22
\deb3|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~3_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~12_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~2_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|Add0~12_combout\,
	combout => \deb3|s_debounceCnt~3_combout\);

-- Location: FF_X87_Y24_N23
\deb3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~3_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(6));

-- Location: LCCOMB_X88_Y24_N24
\deb3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~14_combout\ = (\deb3|s_debounceCnt\(7) & (\deb3|Add0~13\ & VCC)) # (!\deb3|s_debounceCnt\(7) & (!\deb3|Add0~13\))
-- \deb3|Add0~15\ = CARRY((!\deb3|s_debounceCnt\(7) & !\deb3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb3|Add0~13\,
	combout => \deb3|Add0~14_combout\,
	cout => \deb3|Add0~15\);

-- Location: LCCOMB_X87_Y24_N16
\deb3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~13_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~14_combout\,
	combout => \deb3|s_debounceCnt~13_combout\);

-- Location: FF_X87_Y24_N17
\deb3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~13_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(7));

-- Location: LCCOMB_X88_Y24_N26
\deb3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~16_combout\ = (\deb3|s_debounceCnt\(8) & ((GND) # (!\deb3|Add0~15\))) # (!\deb3|s_debounceCnt\(8) & (\deb3|Add0~15\ $ (GND)))
-- \deb3|Add0~17\ = CARRY((\deb3|s_debounceCnt\(8)) # (!\deb3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb3|Add0~15\,
	combout => \deb3|Add0~16_combout\,
	cout => \deb3|Add0~17\);

-- Location: LCCOMB_X87_Y24_N26
\deb3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~14_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~16_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~2_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|Add0~16_combout\,
	combout => \deb3|s_debounceCnt~14_combout\);

-- Location: FF_X87_Y24_N27
\deb3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~14_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(8));

-- Location: LCCOMB_X88_Y24_N28
\deb3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~18_combout\ = (\deb3|s_debounceCnt\(9) & (\deb3|Add0~17\ & VCC)) # (!\deb3|s_debounceCnt\(9) & (!\deb3|Add0~17\))
-- \deb3|Add0~19\ = CARRY((!\deb3|s_debounceCnt\(9) & !\deb3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb3|Add0~17\,
	combout => \deb3|Add0~18_combout\,
	cout => \deb3|Add0~19\);

-- Location: LCCOMB_X87_Y24_N20
\deb3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~15_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~18_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~2_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|Add0~18_combout\,
	combout => \deb3|s_debounceCnt~15_combout\);

-- Location: FF_X87_Y24_N21
\deb3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~15_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(9));

-- Location: LCCOMB_X88_Y24_N30
\deb3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~20_combout\ = (\deb3|s_debounceCnt\(10) & ((GND) # (!\deb3|Add0~19\))) # (!\deb3|s_debounceCnt\(10) & (\deb3|Add0~19\ $ (GND)))
-- \deb3|Add0~21\ = CARRY((\deb3|s_debounceCnt\(10)) # (!\deb3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb3|Add0~19\,
	combout => \deb3|Add0~20_combout\,
	cout => \deb3|Add0~21\);

-- Location: LCCOMB_X87_Y24_N10
\deb3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~16_combout\ = (\deb3|Add0~20_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~20_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~16_combout\);

-- Location: FF_X87_Y24_N11
\deb3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~16_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(10));

-- Location: LCCOMB_X88_Y23_N0
\deb3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~22_combout\ = (\deb3|s_debounceCnt\(11) & (\deb3|Add0~21\ & VCC)) # (!\deb3|s_debounceCnt\(11) & (!\deb3|Add0~21\))
-- \deb3|Add0~23\ = CARRY((!\deb3|s_debounceCnt\(11) & !\deb3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb3|Add0~21\,
	combout => \deb3|Add0~22_combout\,
	cout => \deb3|Add0~23\);

-- Location: LCCOMB_X87_Y23_N26
\deb3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~17_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~22_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_previousIn~q\,
	datac => \deb3|Add0~22_combout\,
	datad => \deb3|s_debounceCnt[22]~2_combout\,
	combout => \deb3|s_debounceCnt~17_combout\);

-- Location: FF_X87_Y23_N27
\deb3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~17_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(11));

-- Location: LCCOMB_X88_Y23_N2
\deb3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~24_combout\ = (\deb3|s_debounceCnt\(12) & ((GND) # (!\deb3|Add0~23\))) # (!\deb3|s_debounceCnt\(12) & (\deb3|Add0~23\ $ (GND)))
-- \deb3|Add0~25\ = CARRY((\deb3|s_debounceCnt\(12)) # (!\deb3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb3|Add0~23\,
	combout => \deb3|Add0~24_combout\,
	cout => \deb3|Add0~25\);

-- Location: LCCOMB_X89_Y23_N4
\deb3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~11_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~24_combout\,
	combout => \deb3|s_debounceCnt~11_combout\);

-- Location: FF_X89_Y23_N5
\deb3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~11_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(12));

-- Location: LCCOMB_X88_Y23_N4
\deb3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~26_combout\ = (\deb3|s_debounceCnt\(13) & (\deb3|Add0~25\ & VCC)) # (!\deb3|s_debounceCnt\(13) & (!\deb3|Add0~25\))
-- \deb3|Add0~27\ = CARRY((!\deb3|s_debounceCnt\(13) & !\deb3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb3|Add0~25\,
	combout => \deb3|Add0~26_combout\,
	cout => \deb3|Add0~27\);

-- Location: LCCOMB_X89_Y23_N2
\deb3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~12_combout\ = (\deb3|Add0~26_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~26_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~12_combout\);

-- Location: FF_X89_Y23_N3
\deb3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~12_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(13));

-- Location: LCCOMB_X88_Y23_N6
\deb3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~28_combout\ = (\deb3|s_debounceCnt\(14) & ((GND) # (!\deb3|Add0~27\))) # (!\deb3|s_debounceCnt\(14) & (\deb3|Add0~27\ $ (GND)))
-- \deb3|Add0~29\ = CARRY((\deb3|s_debounceCnt\(14)) # (!\deb3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb3|Add0~27\,
	combout => \deb3|Add0~28_combout\,
	cout => \deb3|Add0~29\);

-- Location: LCCOMB_X87_Y23_N6
\deb3|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~18_combout\ = (\deb3|s_debounceCnt[22]~2_combout\ & ((\deb3|Add0~28_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[22]~2_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|Add0~28_combout\,
	combout => \deb3|s_debounceCnt~18_combout\);

-- Location: FF_X87_Y23_N7
\deb3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~18_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(14));

-- Location: LCCOMB_X88_Y23_N8
\deb3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~30_combout\ = (\deb3|s_debounceCnt\(15) & (\deb3|Add0~29\ & VCC)) # (!\deb3|s_debounceCnt\(15) & (!\deb3|Add0~29\))
-- \deb3|Add0~31\ = CARRY((!\deb3|s_debounceCnt\(15) & !\deb3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb3|Add0~29\,
	combout => \deb3|Add0~30_combout\,
	cout => \deb3|Add0~31\);

-- Location: LCCOMB_X88_Y23_N24
\deb3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~6_combout\ = (\deb3|Add0~30_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~30_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~6_combout\);

-- Location: FF_X88_Y23_N25
\deb3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~6_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(15));

-- Location: LCCOMB_X87_Y24_N12
\deb3|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~8_combout\ = (!\deb3|s_debounceCnt\(5) & \deb3|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(5),
	datac => \deb3|s_cleanOut~7_combout\,
	combout => \deb3|s_cleanOut~8_combout\);

-- Location: LCCOMB_X87_Y24_N28
\deb3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~0_combout\ = (\deb3|s_debounceCnt\(7)) # ((\deb3|s_debounceCnt\(6) & ((\deb3|s_debounceCnt\(0)) # (!\deb3|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_cleanOut~8_combout\,
	datab => \deb3|s_debounceCnt\(7),
	datac => \deb3|s_debounceCnt\(6),
	datad => \deb3|s_debounceCnt\(0),
	combout => \deb3|LessThan0~0_combout\);

-- Location: LCCOMB_X87_Y24_N30
\deb3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~1_combout\ = (\deb3|s_debounceCnt\(10)) # ((\deb3|s_debounceCnt\(9) & (\deb3|s_debounceCnt\(8) & \deb3|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(10),
	datab => \deb3|s_debounceCnt\(9),
	datac => \deb3|s_debounceCnt\(8),
	datad => \deb3|LessThan0~0_combout\,
	combout => \deb3|LessThan0~1_combout\);

-- Location: LCCOMB_X88_Y23_N28
\deb3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~2_combout\ = (!\deb3|s_debounceCnt\(13) & !\deb3|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(13),
	datad => \deb3|s_debounceCnt\(12),
	combout => \deb3|LessThan0~2_combout\);

-- Location: LCCOMB_X87_Y23_N22
\deb3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~3_combout\ = (\deb3|s_debounceCnt\(14) & (((\deb3|LessThan0~1_combout\ & \deb3|s_debounceCnt\(11))) # (!\deb3|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~1_combout\,
	datab => \deb3|LessThan0~2_combout\,
	datac => \deb3|s_debounceCnt\(11),
	datad => \deb3|s_debounceCnt\(14),
	combout => \deb3|LessThan0~3_combout\);

-- Location: LCCOMB_X87_Y23_N16
\deb3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~4_combout\ = (\deb3|s_debounceCnt\(17)) # ((\deb3|s_debounceCnt\(15)) # ((\deb3|LessThan0~3_combout\) # (\deb3|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(17),
	datab => \deb3|s_debounceCnt\(15),
	datac => \deb3|LessThan0~3_combout\,
	datad => \deb3|s_debounceCnt\(16),
	combout => \deb3|LessThan0~4_combout\);

-- Location: LCCOMB_X88_Y23_N30
\deb3|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~6_combout\ = ((\deb3|s_debounceCnt\(19) & (\deb3|LessThan0~4_combout\ & \deb3|s_debounceCnt\(18)))) # (!\deb3|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(19),
	datab => \deb3|LessThan0~5_combout\,
	datac => \deb3|LessThan0~4_combout\,
	datad => \deb3|s_debounceCnt\(18),
	combout => \deb3|LessThan0~6_combout\);

-- Location: LCCOMB_X87_Y23_N14
\deb3|s_debounceCnt[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~5_combout\ = (\deb3|s_dirtyIn~q\ & (\deb3|s_previousIn~q\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_dirtyIn~q\,
	datab => \deb3|s_previousIn~q\,
	datac => \deb3|LessThan0~6_combout\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[22]~5_combout\);

-- Location: LCCOMB_X88_Y23_N10
\deb3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~32_combout\ = (\deb3|s_debounceCnt\(16) & ((GND) # (!\deb3|Add0~31\))) # (!\deb3|s_debounceCnt\(16) & (\deb3|Add0~31\ $ (GND)))
-- \deb3|Add0~33\ = CARRY((\deb3|s_debounceCnt\(16)) # (!\deb3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb3|Add0~31\,
	combout => \deb3|Add0~32_combout\,
	cout => \deb3|Add0~33\);

-- Location: LCCOMB_X88_Y23_N26
\deb3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~7_combout\ = (\deb3|s_debounceCnt[22]~5_combout\ & \deb3|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[22]~5_combout\,
	datad => \deb3|Add0~32_combout\,
	combout => \deb3|s_debounceCnt~7_combout\);

-- Location: FF_X88_Y23_N27
\deb3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~7_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(16));

-- Location: LCCOMB_X87_Y23_N12
\deb3|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~8_combout\ = (\deb3|Add0~34_combout\ & \deb3|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~34_combout\,
	datad => \deb3|s_debounceCnt[22]~5_combout\,
	combout => \deb3|s_debounceCnt~8_combout\);

-- Location: FF_X87_Y23_N13
\deb3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~8_combout\,
	ena => \deb3|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(17));

-- Location: LCCOMB_X87_Y23_N20
\deb3|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~2_combout\ = (!\deb3|s_debounceCnt\(17) & (!\deb3|s_debounceCnt\(15) & (!\deb3|s_debounceCnt\(6) & !\deb3|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(17),
	datab => \deb3|s_debounceCnt\(15),
	datac => \deb3|s_debounceCnt\(6),
	datad => \deb3|s_debounceCnt\(16),
	combout => \deb3|s_cleanOut~2_combout\);

-- Location: LCCOMB_X87_Y23_N18
\deb3|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~5_combout\ = (!\deb3|s_debounceCnt\(14) & (!\deb3|s_debounceCnt\(19) & (!\deb3|s_debounceCnt\(11) & !\deb3|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(14),
	datab => \deb3|s_debounceCnt\(19),
	datac => \deb3|s_debounceCnt\(11),
	datad => \deb3|s_debounceCnt\(18),
	combout => \deb3|s_cleanOut~5_combout\);

-- Location: LCCOMB_X87_Y24_N0
\deb3|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~4_combout\ = (!\deb3|s_debounceCnt\(10) & (!\deb3|s_debounceCnt\(9) & (!\deb3|s_debounceCnt\(8) & !\deb3|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(10),
	datab => \deb3|s_debounceCnt\(9),
	datac => \deb3|s_debounceCnt\(8),
	datad => \deb3|s_debounceCnt\(7),
	combout => \deb3|s_cleanOut~4_combout\);

-- Location: LCCOMB_X89_Y23_N24
\deb3|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~3_combout\ = (!\deb3|s_debounceCnt\(20) & (!\deb3|s_debounceCnt\(13) & (!\deb3|s_debounceCnt\(12) & !\deb3|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(20),
	datab => \deb3|s_debounceCnt\(13),
	datac => \deb3|s_debounceCnt\(12),
	datad => \deb3|s_debounceCnt\(21),
	combout => \deb3|s_cleanOut~3_combout\);

-- Location: LCCOMB_X87_Y23_N4
\deb3|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~6_combout\ = (\deb3|s_cleanOut~2_combout\ & (\deb3|s_cleanOut~5_combout\ & (\deb3|s_cleanOut~4_combout\ & \deb3|s_cleanOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_cleanOut~2_combout\,
	datab => \deb3|s_cleanOut~5_combout\,
	datac => \deb3|s_cleanOut~4_combout\,
	datad => \deb3|s_cleanOut~3_combout\,
	combout => \deb3|s_cleanOut~6_combout\);

-- Location: LCCOMB_X87_Y23_N30
\deb3|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~9_combout\ = (\deb3|s_debounceCnt\(0) & (\deb3|s_previousIn~q\ & (\deb3|s_dirtyIn~q\ & !\deb3|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(0),
	datab => \deb3|s_previousIn~q\,
	datac => \deb3|s_dirtyIn~q\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_cleanOut~9_combout\);

-- Location: LCCOMB_X87_Y24_N24
\deb3|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~10_combout\ = (\deb3|s_cleanOut~6_combout\ & (\deb3|s_cleanOut~9_combout\ & (\deb3|s_cleanOut~7_combout\ & !\deb3|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_cleanOut~6_combout\,
	datab => \deb3|s_cleanOut~9_combout\,
	datac => \deb3|s_cleanOut~7_combout\,
	datad => \deb3|s_debounceCnt\(5),
	combout => \deb3|s_cleanOut~10_combout\);

-- Location: FF_X87_Y24_N25
\deb3|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_cleanOut~q\);

-- Location: LCCOMB_X83_Y32_N0
\s_currentState_m~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState_m~0_combout\ = \s_currentState_m~q\ $ (\deb3|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_currentState_m~q\,
	datad => \deb3|s_cleanOut~q\,
	combout => \s_currentState_m~0_combout\);

-- Location: FF_X83_Y32_N1
s_currentState_m : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState_m~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState_m~q\);

-- Location: LCCOMB_X82_Y34_N28
\counter3|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count[0]~_wirecell_combout\ = !\counter3|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter3|s_count\(0),
	combout => \counter3|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X66_Y39_N30
\counter3|s_count[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count[1]~0_combout\ = (\ProgMode|s_currentState.C3~q\) # ((\ProgMode|s_currentState.C4~q\) # (\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState.C3~q\,
	datab => \ProgMode|s_currentState.C4~q\,
	datac => \deb2|s_cleanOut~q\,
	combout => \counter3|s_count[1]~0_combout\);

-- Location: FF_X82_Y34_N29
\counter3|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter3|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(0));

-- Location: LCCOMB_X82_Y34_N12
\counter3|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~1_cout\ = CARRY(\counter3|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|s_count\(0),
	datad => VCC,
	cout => \counter3|Add0~1_cout\);

-- Location: LCCOMB_X82_Y34_N14
\counter3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~2_combout\ = (\deb5|s_cleanOut~q\ & ((\counter3|s_count\(1) & (!\counter3|Add0~1_cout\)) # (!\counter3|s_count\(1) & ((\counter3|Add0~1_cout\) # (GND))))) # (!\deb5|s_cleanOut~q\ & ((\counter3|s_count\(1) & (\counter3|Add0~1_cout\ & VCC)) # 
-- (!\counter3|s_count\(1) & (!\counter3|Add0~1_cout\))))
-- \counter3|Add0~3\ = CARRY((\deb5|s_cleanOut~q\ & ((!\counter3|Add0~1_cout\) # (!\counter3|s_count\(1)))) # (!\deb5|s_cleanOut~q\ & (!\counter3|s_count\(1) & !\counter3|Add0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter3|s_count\(1),
	datad => VCC,
	cin => \counter3|Add0~1_cout\,
	combout => \counter3|Add0~2_combout\,
	cout => \counter3|Add0~3\);

-- Location: LCCOMB_X82_Y34_N16
\counter3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~4_combout\ = ((\deb5|s_cleanOut~q\ $ (\counter3|s_count\(2) $ (\counter3|Add0~3\)))) # (GND)
-- \counter3|Add0~5\ = CARRY((\deb5|s_cleanOut~q\ & (\counter3|s_count\(2) & !\counter3|Add0~3\)) # (!\deb5|s_cleanOut~q\ & ((\counter3|s_count\(2)) # (!\counter3|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter3|s_count\(2),
	datad => VCC,
	cin => \counter3|Add0~3\,
	combout => \counter3|Add0~4_combout\,
	cout => \counter3|Add0~5\);

-- Location: LCCOMB_X82_Y34_N2
\counter3|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~2_combout\ = (\counter3|TC~3_combout\ & ((\counter3|Add0~4_combout\))) # (!\counter3|TC~3_combout\ & (!\deb5|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter3|TC~3_combout\,
	datad => \counter3|Add0~4_combout\,
	combout => \counter3|s_count~2_combout\);

-- Location: FF_X82_Y34_N3
\counter3|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~2_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter3|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(2));

-- Location: LCCOMB_X82_Y34_N18
\counter3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~6_combout\ = \deb5|s_cleanOut~q\ $ (\counter3|Add0~5\ $ (!\counter3|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datad => \counter3|s_count\(3),
	cin => \counter3|Add0~5\,
	combout => \counter3|Add0~6_combout\);

-- Location: LCCOMB_X82_Y34_N8
\counter3|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~3_combout\ = (\counter3|TC~3_combout\ & (\counter3|Add0~6_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|TC~3_combout\,
	datac => \counter3|Add0~6_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter3|s_count~3_combout\);

-- Location: FF_X82_Y34_N9
\counter3|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~3_combout\,
	ena => \counter3|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(3));

-- Location: LCCOMB_X82_Y34_N30
\counter3|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~2_combout\ = (\deb5|s_cleanOut~q\ & (\counter3|s_count\(2) & \counter3|s_count\(0))) # (!\deb5|s_cleanOut~q\ & (!\counter3|s_count\(2) & !\counter3|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb5|s_cleanOut~q\,
	datab => \counter3|s_count\(2),
	datad => \counter3|s_count\(0),
	combout => \counter3|TC~2_combout\);

-- Location: LCCOMB_X82_Y34_N0
\counter3|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~3_combout\ = (\counter3|s_count\(3)) # ((\counter3|s_count\(1)) # (!\counter3|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|s_count\(3),
	datac => \counter3|TC~2_combout\,
	datad => \counter3|s_count\(1),
	combout => \counter3|TC~3_combout\);

-- Location: LCCOMB_X82_Y34_N6
\counter3|s_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~1_combout\ = (\counter3|TC~3_combout\ & (\counter3|Add0~2_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|TC~3_combout\,
	datac => \counter3|Add0~2_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter3|s_count~1_combout\);

-- Location: FF_X82_Y34_N7
\counter3|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~1_combout\,
	ena => \counter3|s_count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(1));

-- Location: LCCOMB_X82_Y32_N20
\process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_5~0_combout\ = (!\counter3|s_count\(1) & (!\counter2|s_count\(1) & (!\counter2|s_count\(2) & !\counter3|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(1),
	datab => \counter2|s_count\(1),
	datac => \counter2|s_count\(2),
	datad => \counter3|s_count\(3),
	combout => \process_5~0_combout\);

-- Location: LCCOMB_X82_Y34_N26
\process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_5~2_combout\ = (!\counter4|s_count\(3) & (!\counter3|s_count\(2) & (!\counter4|s_count\(0) & !\counter3|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(3),
	datab => \counter3|s_count\(2),
	datac => \counter4|s_count\(0),
	datad => \counter3|s_count\(0),
	combout => \process_5~2_combout\);

-- Location: LCCOMB_X83_Y32_N10
\process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_5~3_combout\ = (\process_5~1_combout\ & (\s_currentState_m~q\ & (\process_5~0_combout\ & \process_5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_5~1_combout\,
	datab => \s_currentState_m~q\,
	datac => \process_5~0_combout\,
	datad => \process_5~2_combout\,
	combout => \process_5~3_combout\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X111_Y31_N16
\deb1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \deb1|s_dirtyIn~0_combout\);

-- Location: FF_X111_Y31_N17
\deb1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_dirtyIn~q\);

-- Location: FF_X112_Y31_N11
\deb1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_previousIn~q\);

-- Location: LCCOMB_X113_Y32_N10
\deb1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~0_combout\ = \deb1|s_debounceCnt\(0) $ (VCC)
-- \deb1|Add0~1\ = CARRY(\deb1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb1|Add0~0_combout\,
	cout => \deb1|Add0~1\);

-- Location: LCCOMB_X111_Y31_N6
\deb1|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~26_combout\ = (\deb1|Add0~0_combout\ & \deb1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|Add0~0_combout\,
	datad => \deb1|s_debounceCnt[21]~5_combout\,
	combout => \deb1|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X112_Y31_N8
\deb1|s_debounceCnt[21]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~4_combout\ = ((\deb1|s_debounceCnt\(22)) # ((\deb1|s_debounceCnt[21]~29_combout\) # (!\deb1|s_previousIn~q\))) # (!\deb1|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_dirtyIn~q\,
	datab => \deb1|s_debounceCnt\(22),
	datac => \deb1|s_debounceCnt[21]~29_combout\,
	datad => \deb1|s_previousIn~q\,
	combout => \deb1|s_debounceCnt[21]~4_combout\);

-- Location: FF_X112_Y31_N5
\deb1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_debounceCnt~26_combout\,
	sload => VCC,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(0));

-- Location: LCCOMB_X113_Y32_N12
\deb1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~2_combout\ = (\deb1|s_debounceCnt\(1) & (\deb1|Add0~1\ & VCC)) # (!\deb1|s_debounceCnt\(1) & (!\deb1|Add0~1\))
-- \deb1|Add0~3\ = CARRY((!\deb1|s_debounceCnt\(1) & !\deb1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb1|Add0~1\,
	combout => \deb1|Add0~2_combout\,
	cout => \deb1|Add0~3\);

-- Location: LCCOMB_X114_Y31_N16
\deb1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~21_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|Add0~2_combout\,
	combout => \deb1|s_debounceCnt~21_combout\);

-- Location: FF_X114_Y31_N17
\deb1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~21_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(1));

-- Location: LCCOMB_X113_Y32_N14
\deb1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~4_combout\ = (\deb1|s_debounceCnt\(2) & ((GND) # (!\deb1|Add0~3\))) # (!\deb1|s_debounceCnt\(2) & (\deb1|Add0~3\ $ (GND)))
-- \deb1|Add0~5\ = CARRY((\deb1|s_debounceCnt\(2)) # (!\deb1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb1|Add0~3\,
	combout => \deb1|Add0~4_combout\,
	cout => \deb1|Add0~5\);

-- Location: LCCOMB_X114_Y31_N10
\deb1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~22_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|Add0~4_combout\,
	combout => \deb1|s_debounceCnt~22_combout\);

-- Location: FF_X114_Y31_N11
\deb1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~22_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(2));

-- Location: LCCOMB_X113_Y32_N16
\deb1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~6_combout\ = (\deb1|s_debounceCnt\(3) & (\deb1|Add0~5\ & VCC)) # (!\deb1|s_debounceCnt\(3) & (!\deb1|Add0~5\))
-- \deb1|Add0~7\ = CARRY((!\deb1|s_debounceCnt\(3) & !\deb1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb1|Add0~5\,
	combout => \deb1|Add0~6_combout\,
	cout => \deb1|Add0~7\);

-- Location: LCCOMB_X114_Y31_N28
\deb1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~23_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|Add0~6_combout\,
	combout => \deb1|s_debounceCnt~23_combout\);

-- Location: FF_X114_Y31_N29
\deb1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~23_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(3));

-- Location: LCCOMB_X113_Y32_N18
\deb1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~8_combout\ = (\deb1|s_debounceCnt\(4) & ((GND) # (!\deb1|Add0~7\))) # (!\deb1|s_debounceCnt\(4) & (\deb1|Add0~7\ $ (GND)))
-- \deb1|Add0~9\ = CARRY((\deb1|s_debounceCnt\(4)) # (!\deb1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb1|Add0~7\,
	combout => \deb1|Add0~8_combout\,
	cout => \deb1|Add0~9\);

-- Location: LCCOMB_X114_Y31_N2
\deb1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~24_combout\ = (\deb1|Add0~8_combout\ & \deb1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~8_combout\,
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	combout => \deb1|s_debounceCnt~24_combout\);

-- Location: FF_X114_Y31_N3
\deb1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~24_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(4));

-- Location: LCCOMB_X113_Y32_N8
\deb1|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~7_combout\ = (!\deb1|s_debounceCnt\(1) & (!\deb1|s_debounceCnt\(3) & (!\deb1|s_debounceCnt\(2) & !\deb1|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(1),
	datab => \deb1|s_debounceCnt\(3),
	datac => \deb1|s_debounceCnt\(2),
	datad => \deb1|s_debounceCnt\(4),
	combout => \deb1|s_cleanOut~7_combout\);

-- Location: LCCOMB_X113_Y32_N20
\deb1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~10_combout\ = (\deb1|s_debounceCnt\(5) & (\deb1|Add0~9\ & VCC)) # (!\deb1|s_debounceCnt\(5) & (!\deb1|Add0~9\))
-- \deb1|Add0~11\ = CARRY((!\deb1|s_debounceCnt\(5) & !\deb1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb1|Add0~9\,
	combout => \deb1|Add0~10_combout\,
	cout => \deb1|Add0~11\);

-- Location: LCCOMB_X112_Y31_N22
\deb1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~25_combout\ = (\deb1|Add0~10_combout\ & \deb1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|Add0~10_combout\,
	datad => \deb1|s_debounceCnt[21]~5_combout\,
	combout => \deb1|s_debounceCnt~25_combout\);

-- Location: FF_X112_Y31_N23
\deb1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~25_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(5));

-- Location: LCCOMB_X112_Y32_N0
\deb1|s_debounceCnt[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~29_combout\ = (\deb1|s_debounceCnt\(0)) # (((\deb1|s_debounceCnt\(5)) # (!\deb1|s_cleanOut~6_combout\)) # (!\deb1|s_cleanOut~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(0),
	datab => \deb1|s_cleanOut~7_combout\,
	datac => \deb1|s_debounceCnt\(5),
	datad => \deb1|s_cleanOut~6_combout\,
	combout => \deb1|s_debounceCnt[21]~29_combout\);

-- Location: LCCOMB_X113_Y32_N22
\deb1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~12_combout\ = (\deb1|s_debounceCnt\(6) & ((GND) # (!\deb1|Add0~11\))) # (!\deb1|s_debounceCnt\(6) & (\deb1|Add0~11\ $ (GND)))
-- \deb1|Add0~13\ = CARRY((\deb1|s_debounceCnt\(6)) # (!\deb1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb1|Add0~11\,
	combout => \deb1|Add0~12_combout\,
	cout => \deb1|Add0~13\);

-- Location: LCCOMB_X112_Y31_N26
\deb1|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~3_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~12_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|s_debounceCnt[21]~2_combout\,
	datac => \deb1|Add0~12_combout\,
	combout => \deb1|s_debounceCnt~3_combout\);

-- Location: FF_X113_Y31_N25
\deb1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_debounceCnt~3_combout\,
	sload => VCC,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(6));

-- Location: LCCOMB_X113_Y32_N24
\deb1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~14_combout\ = (\deb1|s_debounceCnt\(7) & (\deb1|Add0~13\ & VCC)) # (!\deb1|s_debounceCnt\(7) & (!\deb1|Add0~13\))
-- \deb1|Add0~15\ = CARRY((!\deb1|s_debounceCnt\(7) & !\deb1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb1|Add0~13\,
	combout => \deb1|Add0~14_combout\,
	cout => \deb1|Add0~15\);

-- Location: LCCOMB_X114_Y31_N0
\deb1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~13_combout\ = (\deb1|Add0~14_combout\ & \deb1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~14_combout\,
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	combout => \deb1|s_debounceCnt~13_combout\);

-- Location: FF_X114_Y31_N1
\deb1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~13_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(7));

-- Location: LCCOMB_X113_Y32_N26
\deb1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~16_combout\ = (\deb1|s_debounceCnt\(8) & ((GND) # (!\deb1|Add0~15\))) # (!\deb1|s_debounceCnt\(8) & (\deb1|Add0~15\ $ (GND)))
-- \deb1|Add0~17\ = CARRY((\deb1|s_debounceCnt\(8)) # (!\deb1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb1|Add0~15\,
	combout => \deb1|Add0~16_combout\,
	cout => \deb1|Add0~17\);

-- Location: LCCOMB_X112_Y31_N0
\deb1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~14_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~16_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|Add0~16_combout\,
	datac => \deb1|s_debounceCnt[21]~2_combout\,
	combout => \deb1|s_debounceCnt~14_combout\);

-- Location: FF_X112_Y31_N1
\deb1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~14_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(8));

-- Location: LCCOMB_X113_Y32_N28
\deb1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~18_combout\ = (\deb1|s_debounceCnt\(9) & (\deb1|Add0~17\ & VCC)) # (!\deb1|s_debounceCnt\(9) & (!\deb1|Add0~17\))
-- \deb1|Add0~19\ = CARRY((!\deb1|s_debounceCnt\(9) & !\deb1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb1|Add0~17\,
	combout => \deb1|Add0~18_combout\,
	cout => \deb1|Add0~19\);

-- Location: LCCOMB_X112_Y31_N14
\deb1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~15_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~18_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|Add0~18_combout\,
	datac => \deb1|s_debounceCnt[21]~2_combout\,
	combout => \deb1|s_debounceCnt~15_combout\);

-- Location: FF_X112_Y31_N15
\deb1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~15_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(9));

-- Location: LCCOMB_X113_Y32_N30
\deb1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~20_combout\ = (\deb1|s_debounceCnt\(10) & ((GND) # (!\deb1|Add0~19\))) # (!\deb1|s_debounceCnt\(10) & (\deb1|Add0~19\ $ (GND)))
-- \deb1|Add0~21\ = CARRY((\deb1|s_debounceCnt\(10)) # (!\deb1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb1|Add0~19\,
	combout => \deb1|Add0~20_combout\,
	cout => \deb1|Add0~21\);

-- Location: LCCOMB_X114_Y31_N22
\deb1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~16_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|Add0~20_combout\,
	combout => \deb1|s_debounceCnt~16_combout\);

-- Location: FF_X114_Y31_N23
\deb1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~16_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(10));

-- Location: LCCOMB_X113_Y31_N0
\deb1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~22_combout\ = (\deb1|s_debounceCnt\(11) & (\deb1|Add0~21\ & VCC)) # (!\deb1|s_debounceCnt\(11) & (!\deb1|Add0~21\))
-- \deb1|Add0~23\ = CARRY((!\deb1|s_debounceCnt\(11) & !\deb1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb1|Add0~21\,
	combout => \deb1|Add0~22_combout\,
	cout => \deb1|Add0~23\);

-- Location: LCCOMB_X112_Y31_N16
\deb1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~17_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~22_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|s_debounceCnt[21]~2_combout\,
	datac => \deb1|Add0~22_combout\,
	combout => \deb1|s_debounceCnt~17_combout\);

-- Location: FF_X112_Y31_N17
\deb1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~17_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(11));

-- Location: LCCOMB_X113_Y31_N2
\deb1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~24_combout\ = (\deb1|s_debounceCnt\(12) & ((GND) # (!\deb1|Add0~23\))) # (!\deb1|s_debounceCnt\(12) & (\deb1|Add0~23\ $ (GND)))
-- \deb1|Add0~25\ = CARRY((\deb1|s_debounceCnt\(12)) # (!\deb1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb1|Add0~23\,
	combout => \deb1|Add0~24_combout\,
	cout => \deb1|Add0~25\);

-- Location: LCCOMB_X114_Y31_N30
\deb1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~11_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	datad => \deb1|Add0~24_combout\,
	combout => \deb1|s_debounceCnt~11_combout\);

-- Location: FF_X114_Y31_N31
\deb1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~11_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(12));

-- Location: LCCOMB_X113_Y31_N4
\deb1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~26_combout\ = (\deb1|s_debounceCnt\(13) & (\deb1|Add0~25\ & VCC)) # (!\deb1|s_debounceCnt\(13) & (!\deb1|Add0~25\))
-- \deb1|Add0~27\ = CARRY((!\deb1|s_debounceCnt\(13) & !\deb1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb1|Add0~25\,
	combout => \deb1|Add0~26_combout\,
	cout => \deb1|Add0~27\);

-- Location: LCCOMB_X114_Y31_N4
\deb1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~12_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|Add0~26_combout\,
	combout => \deb1|s_debounceCnt~12_combout\);

-- Location: FF_X114_Y31_N5
\deb1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~12_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(13));

-- Location: LCCOMB_X113_Y31_N6
\deb1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~28_combout\ = (\deb1|s_debounceCnt\(14) & ((GND) # (!\deb1|Add0~27\))) # (!\deb1|s_debounceCnt\(14) & (\deb1|Add0~27\ $ (GND)))
-- \deb1|Add0~29\ = CARRY((\deb1|s_debounceCnt\(14)) # (!\deb1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb1|Add0~27\,
	combout => \deb1|Add0~28_combout\,
	cout => \deb1|Add0~29\);

-- Location: LCCOMB_X113_Y31_N8
\deb1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~30_combout\ = (\deb1|s_debounceCnt\(15) & (\deb1|Add0~29\ & VCC)) # (!\deb1|s_debounceCnt\(15) & (!\deb1|Add0~29\))
-- \deb1|Add0~31\ = CARRY((!\deb1|s_debounceCnt\(15) & !\deb1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb1|Add0~29\,
	combout => \deb1|Add0~30_combout\,
	cout => \deb1|Add0~31\);

-- Location: LCCOMB_X114_Y31_N24
\deb1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~6_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	datad => \deb1|Add0~30_combout\,
	combout => \deb1|s_debounceCnt~6_combout\);

-- Location: FF_X114_Y31_N25
\deb1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~6_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(15));

-- Location: LCCOMB_X113_Y31_N10
\deb1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~32_combout\ = (\deb1|s_debounceCnt\(16) & ((GND) # (!\deb1|Add0~31\))) # (!\deb1|s_debounceCnt\(16) & (\deb1|Add0~31\ $ (GND)))
-- \deb1|Add0~33\ = CARRY((\deb1|s_debounceCnt\(16)) # (!\deb1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb1|Add0~31\,
	combout => \deb1|Add0~32_combout\,
	cout => \deb1|Add0~33\);

-- Location: LCCOMB_X113_Y31_N12
\deb1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~34_combout\ = (\deb1|s_debounceCnt\(17) & (\deb1|Add0~33\ & VCC)) # (!\deb1|s_debounceCnt\(17) & (!\deb1|Add0~33\))
-- \deb1|Add0~35\ = CARRY((!\deb1|s_debounceCnt\(17) & !\deb1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb1|Add0~33\,
	combout => \deb1|Add0~34_combout\,
	cout => \deb1|Add0~35\);

-- Location: LCCOMB_X114_Y31_N8
\deb1|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~8_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	datad => \deb1|Add0~34_combout\,
	combout => \deb1|s_debounceCnt~8_combout\);

-- Location: FF_X114_Y31_N9
\deb1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~8_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(17));

-- Location: LCCOMB_X113_Y31_N14
\deb1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~36_combout\ = (\deb1|s_debounceCnt\(18) & ((GND) # (!\deb1|Add0~35\))) # (!\deb1|s_debounceCnt\(18) & (\deb1|Add0~35\ $ (GND)))
-- \deb1|Add0~37\ = CARRY((\deb1|s_debounceCnt\(18)) # (!\deb1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb1|Add0~35\,
	combout => \deb1|Add0~36_combout\,
	cout => \deb1|Add0~37\);

-- Location: LCCOMB_X112_Y31_N28
\deb1|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[18]~19_combout\ = (\deb1|s_debounceCnt[21]~4_combout\ & (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~36_combout\) # (!\deb1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|s_debounceCnt[21]~4_combout\,
	datac => \deb1|s_debounceCnt[21]~2_combout\,
	datad => \deb1|Add0~36_combout\,
	combout => \deb1|s_debounceCnt[18]~19_combout\);

-- Location: FF_X112_Y31_N29
\deb1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(18));

-- Location: LCCOMB_X113_Y31_N16
\deb1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~38_combout\ = (\deb1|s_debounceCnt\(19) & (\deb1|Add0~37\ & VCC)) # (!\deb1|s_debounceCnt\(19) & (!\deb1|Add0~37\))
-- \deb1|Add0~39\ = CARRY((!\deb1|s_debounceCnt\(19) & !\deb1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb1|Add0~37\,
	combout => \deb1|Add0~38_combout\,
	cout => \deb1|Add0~39\);

-- Location: LCCOMB_X112_Y31_N2
\deb1|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[19]~20_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & (\deb1|s_debounceCnt[21]~4_combout\ & ((\deb1|Add0~38_combout\) # (!\deb1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|s_debounceCnt[21]~2_combout\,
	datac => \deb1|s_debounceCnt[21]~4_combout\,
	datad => \deb1|Add0~38_combout\,
	combout => \deb1|s_debounceCnt[19]~20_combout\);

-- Location: FF_X112_Y31_N3
\deb1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(19));

-- Location: LCCOMB_X113_Y31_N18
\deb1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~40_combout\ = (\deb1|s_debounceCnt\(20) & ((GND) # (!\deb1|Add0~39\))) # (!\deb1|s_debounceCnt\(20) & (\deb1|Add0~39\ $ (GND)))
-- \deb1|Add0~41\ = CARRY((\deb1|s_debounceCnt\(20)) # (!\deb1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb1|Add0~39\,
	combout => \deb1|Add0~40_combout\,
	cout => \deb1|Add0~41\);

-- Location: LCCOMB_X114_Y31_N14
\deb1|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[20]~9_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & (\deb1|s_debounceCnt[21]~4_combout\ & \deb1|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|s_debounceCnt[21]~4_combout\,
	datad => \deb1|Add0~40_combout\,
	combout => \deb1|s_debounceCnt[20]~9_combout\);

-- Location: FF_X114_Y31_N15
\deb1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(20));

-- Location: LCCOMB_X113_Y31_N20
\deb1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~42_combout\ = (\deb1|s_debounceCnt\(21) & (\deb1|Add0~41\ & VCC)) # (!\deb1|s_debounceCnt\(21) & (!\deb1|Add0~41\))
-- \deb1|Add0~43\ = CARRY((!\deb1|s_debounceCnt\(21) & !\deb1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb1|Add0~41\,
	combout => \deb1|Add0~42_combout\,
	cout => \deb1|Add0~43\);

-- Location: LCCOMB_X114_Y31_N20
\deb1|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~10_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & (\deb1|s_debounceCnt[21]~4_combout\ & \deb1|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[21]~5_combout\,
	datac => \deb1|s_debounceCnt[21]~4_combout\,
	datad => \deb1|Add0~42_combout\,
	combout => \deb1|s_debounceCnt[21]~10_combout\);

-- Location: FF_X114_Y31_N21
\deb1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(21));

-- Location: LCCOMB_X113_Y31_N22
\deb1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~44_combout\ = \deb1|Add0~43\ $ (\deb1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb1|s_debounceCnt\(22),
	cin => \deb1|Add0~43\,
	combout => \deb1|Add0~44_combout\);

-- Location: LCCOMB_X112_Y31_N10
\deb1|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[22]~27_combout\ = (\deb1|s_previousIn~q\ & (((!\deb1|s_debounceCnt[21]~29_combout\ & !\deb1|s_debounceCnt\(22))) # (!\deb1|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt[21]~29_combout\,
	datab => \deb1|s_debounceCnt\(22),
	datac => \deb1|s_previousIn~q\,
	datad => \deb1|Add0~44_combout\,
	combout => \deb1|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X112_Y31_N24
\deb1|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[22]~28_combout\ = (\deb1|s_dirtyIn~q\ & (!\deb1|s_debounceCnt[22]~27_combout\ & ((!\deb1|LessThan0~6_combout\) # (!\deb1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_dirtyIn~q\,
	datab => \deb1|s_debounceCnt[22]~27_combout\,
	datac => \deb1|s_debounceCnt\(22),
	datad => \deb1|LessThan0~6_combout\,
	combout => \deb1|s_debounceCnt[22]~28_combout\);

-- Location: FF_X112_Y31_N25
\deb1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(22));

-- Location: LCCOMB_X112_Y31_N18
\deb1|s_debounceCnt[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~5_combout\ = (\deb1|s_previousIn~q\ & (\deb1|s_dirtyIn~q\ & ((!\deb1|s_debounceCnt\(22)) # (!\deb1|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|LessThan0~6_combout\,
	datac => \deb1|s_dirtyIn~q\,
	datad => \deb1|s_debounceCnt\(22),
	combout => \deb1|s_debounceCnt[21]~5_combout\);

-- Location: LCCOMB_X114_Y31_N6
\deb1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~7_combout\ = (\deb1|s_debounceCnt[21]~5_combout\ & \deb1|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|s_debounceCnt[21]~5_combout\,
	datad => \deb1|Add0~32_combout\,
	combout => \deb1|s_debounceCnt~7_combout\);

-- Location: FF_X114_Y31_N7
\deb1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~7_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(16));

-- Location: LCCOMB_X114_Y31_N12
\deb1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~2_combout\ = (!\deb1|s_debounceCnt\(13) & !\deb1|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(13),
	datac => \deb1|s_debounceCnt\(12),
	combout => \deb1|LessThan0~2_combout\);

-- Location: LCCOMB_X112_Y32_N14
\deb1|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~8_combout\ = (\deb1|s_cleanOut~7_combout\ & !\deb1|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_cleanOut~7_combout\,
	datac => \deb1|s_debounceCnt\(5),
	combout => \deb1|s_cleanOut~8_combout\);

-- Location: LCCOMB_X113_Y32_N2
\deb1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~0_combout\ = (\deb1|s_debounceCnt\(7)) # ((\deb1|s_debounceCnt\(6) & ((\deb1|s_debounceCnt\(0)) # (!\deb1|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(0),
	datab => \deb1|s_debounceCnt\(6),
	datac => \deb1|s_debounceCnt\(7),
	datad => \deb1|s_cleanOut~8_combout\,
	combout => \deb1|LessThan0~0_combout\);

-- Location: LCCOMB_X113_Y32_N4
\deb1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~1_combout\ = (\deb1|s_debounceCnt\(10)) # ((\deb1|s_debounceCnt\(8) & (\deb1|LessThan0~0_combout\ & \deb1|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(8),
	datab => \deb1|LessThan0~0_combout\,
	datac => \deb1|s_debounceCnt\(10),
	datad => \deb1|s_debounceCnt\(9),
	combout => \deb1|LessThan0~1_combout\);

-- Location: LCCOMB_X113_Y31_N28
\deb1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~3_combout\ = (\deb1|s_debounceCnt\(14) & (((\deb1|s_debounceCnt\(11) & \deb1|LessThan0~1_combout\)) # (!\deb1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(11),
	datab => \deb1|s_debounceCnt\(14),
	datac => \deb1|LessThan0~2_combout\,
	datad => \deb1|LessThan0~1_combout\,
	combout => \deb1|LessThan0~3_combout\);

-- Location: LCCOMB_X113_Y31_N26
\deb1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~4_combout\ = (\deb1|s_debounceCnt\(16)) # ((\deb1|LessThan0~3_combout\) # ((\deb1|s_debounceCnt\(17)) # (\deb1|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(16),
	datab => \deb1|LessThan0~3_combout\,
	datac => \deb1|s_debounceCnt\(17),
	datad => \deb1|s_debounceCnt\(15),
	combout => \deb1|LessThan0~4_combout\);

-- Location: LCCOMB_X113_Y31_N24
\deb1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~5_combout\ = (!\deb1|s_debounceCnt\(21) & !\deb1|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(21),
	datab => \deb1|s_debounceCnt\(20),
	combout => \deb1|LessThan0~5_combout\);

-- Location: LCCOMB_X112_Y31_N20
\deb1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~6_combout\ = ((\deb1|LessThan0~4_combout\ & (\deb1|s_debounceCnt\(18) & \deb1|s_debounceCnt\(19)))) # (!\deb1|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|LessThan0~4_combout\,
	datab => \deb1|s_debounceCnt\(18),
	datac => \deb1|s_debounceCnt\(19),
	datad => \deb1|LessThan0~5_combout\,
	combout => \deb1|LessThan0~6_combout\);

-- Location: LCCOMB_X112_Y31_N4
\deb1|s_debounceCnt[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~2_combout\ = (\deb1|s_dirtyIn~q\ & ((!\deb1|s_debounceCnt\(22)) # (!\deb1|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_dirtyIn~q\,
	datab => \deb1|LessThan0~6_combout\,
	datad => \deb1|s_debounceCnt\(22),
	combout => \deb1|s_debounceCnt[21]~2_combout\);

-- Location: LCCOMB_X112_Y31_N6
\deb1|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~18_combout\ = (\deb1|s_debounceCnt[21]~2_combout\ & ((\deb1|Add0~28_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datac => \deb1|s_debounceCnt[21]~2_combout\,
	datad => \deb1|Add0~28_combout\,
	combout => \deb1|s_debounceCnt~18_combout\);

-- Location: FF_X112_Y31_N7
\deb1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~18_combout\,
	ena => \deb1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(14));

-- Location: LCCOMB_X112_Y31_N12
\deb1|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~5_combout\ = (!\deb1|s_debounceCnt\(14) & (!\deb1|s_debounceCnt\(18) & (!\deb1|s_debounceCnt\(19) & !\deb1|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(14),
	datab => \deb1|s_debounceCnt\(18),
	datac => \deb1|s_debounceCnt\(19),
	datad => \deb1|s_debounceCnt\(11),
	combout => \deb1|s_cleanOut~5_combout\);

-- Location: LCCOMB_X113_Y31_N30
\deb1|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~2_combout\ = (!\deb1|s_debounceCnt\(16) & (!\deb1|s_debounceCnt\(6) & (!\deb1|s_debounceCnt\(17) & !\deb1|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(16),
	datab => \deb1|s_debounceCnt\(6),
	datac => \deb1|s_debounceCnt\(17),
	datad => \deb1|s_debounceCnt\(15),
	combout => \deb1|s_cleanOut~2_combout\);

-- Location: LCCOMB_X114_Y31_N18
\deb1|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~3_combout\ = (!\deb1|s_debounceCnt\(12) & (!\deb1|s_debounceCnt\(21) & (!\deb1|s_debounceCnt\(13) & !\deb1|s_debounceCnt\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(12),
	datab => \deb1|s_debounceCnt\(21),
	datac => \deb1|s_debounceCnt\(13),
	datad => \deb1|s_debounceCnt\(20),
	combout => \deb1|s_cleanOut~3_combout\);

-- Location: LCCOMB_X113_Y32_N0
\deb1|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~4_combout\ = (!\deb1|s_debounceCnt\(8) & (!\deb1|s_debounceCnt\(10) & (!\deb1|s_debounceCnt\(7) & !\deb1|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(8),
	datab => \deb1|s_debounceCnt\(10),
	datac => \deb1|s_debounceCnt\(7),
	datad => \deb1|s_debounceCnt\(9),
	combout => \deb1|s_cleanOut~4_combout\);

-- Location: LCCOMB_X113_Y32_N6
\deb1|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~6_combout\ = (\deb1|s_cleanOut~5_combout\ & (\deb1|s_cleanOut~2_combout\ & (\deb1|s_cleanOut~3_combout\ & \deb1|s_cleanOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~5_combout\,
	datab => \deb1|s_cleanOut~2_combout\,
	datac => \deb1|s_cleanOut~3_combout\,
	datad => \deb1|s_cleanOut~4_combout\,
	combout => \deb1|s_cleanOut~6_combout\);

-- Location: LCCOMB_X112_Y31_N30
\deb1|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~9_combout\ = (\deb1|s_previousIn~q\ & (\deb1|s_debounceCnt\(0) & (\deb1|s_dirtyIn~q\ & !\deb1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_previousIn~q\,
	datab => \deb1|s_debounceCnt\(0),
	datac => \deb1|s_dirtyIn~q\,
	datad => \deb1|s_debounceCnt\(22),
	combout => \deb1|s_cleanOut~9_combout\);

-- Location: LCCOMB_X112_Y32_N12
\deb1|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~10_combout\ = (\deb1|s_cleanOut~6_combout\ & (!\deb1|s_debounceCnt\(5) & (\deb1|s_cleanOut~7_combout\ & \deb1|s_cleanOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~6_combout\,
	datab => \deb1|s_debounceCnt\(5),
	datac => \deb1|s_cleanOut~7_combout\,
	datad => \deb1|s_cleanOut~9_combout\,
	combout => \deb1|s_cleanOut~10_combout\);

-- Location: FF_X112_Y32_N13
\deb1|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_cleanOut~q\);

-- Location: LCCOMB_X83_Y32_N12
\s_currentState~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~6_combout\ = (\deb2|s_cleanOut~q\ & (((\s_currentState_m~q\)))) # (!\deb2|s_cleanOut~q\ & ((\deb1|s_cleanOut~q\) # ((!\s_currentState.clearStart~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~q\,
	datab => \s_currentState_m~q\,
	datac => \s_currentState.clearStart~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \s_currentState~6_combout\);

-- Location: LCCOMB_X83_Y32_N18
\s_currentState~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~10_combout\ = (\deb2|s_cleanOut~q\ & ((\s_currentState_m~q\) # ((!\s_currentState.clearStart~q\ & !\s_currentState.start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStart~q\,
	datab => \s_currentState_m~q\,
	datac => \s_currentState.start~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \s_currentState~10_combout\);

-- Location: LCCOMB_X83_Y32_N30
\s_currentState~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~11_combout\ = (\s_currentState~10_combout\) # ((!\deb1|s_cleanOut~q\ & (\s_currentState.clearStop~q\ & !\deb2|s_cleanOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~q\,
	datab => \s_currentState~10_combout\,
	datac => \s_currentState.clearStop~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \s_currentState~11_combout\);

-- Location: FF_X83_Y32_N31
\s_currentState.clearStop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.clearStop~q\);

-- Location: LCCOMB_X83_Y32_N16
\Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\deb1|s_cleanOut~q\ & ((\s_currentState.clearStop~q\) # (!\s_currentState.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datac => \s_currentState.clearStop~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \Selector1~0_combout\);

-- Location: LCCOMB_X83_Y32_N4
\Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~1_combout\ = (\Selector1~0_combout\) # ((!\process_5~3_combout\ & (\s_currentState.start~q\ & !\deb1|s_cleanOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_5~3_combout\,
	datab => \Selector1~0_combout\,
	datac => \s_currentState.start~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \Selector1~1_combout\);

-- Location: FF_X83_Y32_N5
\s_currentState.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Selector1~1_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.start~q\);

-- Location: LCCOMB_X83_Y32_N20
\s_currentState~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~7_combout\ = (!\s_currentState~6_combout\ & ((\s_currentState.start~q\) # (\s_currentState.clearStart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState~6_combout\,
	datab => \s_currentState.start~q\,
	datac => \s_currentState.clearStart~q\,
	combout => \s_currentState~7_combout\);

-- Location: FF_X83_Y32_N21
\s_currentState.clearStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.clearStart~q\);

-- Location: LCCOMB_X83_Y32_N28
\s_currentState~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~8_combout\ = (\deb1|s_cleanOut~q\ & (((\s_currentState.clearStart~q\) # (\s_currentState.start~q\)))) # (!\deb1|s_cleanOut~q\ & (!\s_currentState.stop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \s_currentState.clearStart~q\,
	datac => \s_currentState.start~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \s_currentState~8_combout\);

-- Location: LCCOMB_X83_Y32_N26
\s_currentState~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~9_combout\ = (\deb2|s_cleanOut~q\) # ((!\s_currentState~8_combout\ & ((!\s_currentState.start~q\) # (!\process_5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_5~3_combout\,
	datab => \s_currentState~8_combout\,
	datac => \s_currentState.start~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \s_currentState~9_combout\);

-- Location: FF_X83_Y32_N27
\s_currentState.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.stop~q\);

-- Location: FF_X82_Y32_N15
\DisplayCntrl|s_currentState.E4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E3~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E4~q\);

-- Location: FF_X82_Y32_N9
\DisplayCntrl|s_currentState.E5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E4~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E5~q\);

-- Location: FF_X82_Y32_N25
\DisplayCntrl|s_currentState.E6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E5~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E6~q\);

-- Location: FF_X82_Y32_N5
\DisplayCntrl|s_currentState.E7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E6~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E7~q\);

-- Location: FF_X82_Y32_N23
\DisplayCntrl|s_currentState.E8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E7~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E8~q\);

-- Location: FF_X82_Y32_N27
\DisplayCntrl|s_currentState.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E8~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E1~q\);

-- Location: FF_X82_Y32_N13
\DisplayCntrl|s_currentState.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E1~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E2~q\);

-- Location: FF_X82_Y32_N31
\DisplayCntrl|s_currentState.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DisplayCntrl|s_currentState.E2~q\,
	sload => VCC,
	ena => \s_currentState.stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E3~q\);

-- Location: LCCOMB_X81_Y35_N0
\DisplayCntrl|s_currentState.Prog1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState.Prog1~0_combout\ = (\DisplayCntrl|s_currentState.Prog1~q\) # (\ProgMode|s_currentState.C2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.Prog1~q\,
	datad => \ProgMode|s_currentState.C2~q\,
	combout => \DisplayCntrl|s_currentState.Prog1~0_combout\);

-- Location: FF_X81_Y35_N1
\DisplayCntrl|s_currentState.Prog1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState.Prog1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.Prog1~q\);

-- Location: LCCOMB_X82_Y32_N4
\DisplayCntrl|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr0~0_combout\ = (!\DisplayCntrl|s_currentState.E5~q\ & (!\DisplayCntrl|s_currentState.E7~q\ & \DisplayCntrl|s_currentState.Prog1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E5~q\,
	datac => \DisplayCntrl|s_currentState.E7~q\,
	datad => \DisplayCntrl|s_currentState.Prog1~q\,
	combout => \DisplayCntrl|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y39_N12
\DisplayCntrl|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|Selector8~0_combout\ = (!\ProgMode|s_currentState.C3~q\ & !\ProgMode|s_currentState.C4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ProgMode|s_currentState.C3~q\,
	datad => \ProgMode|s_currentState.C4~q\,
	combout => \DisplayCntrl|Selector8~0_combout\);

-- Location: LCCOMB_X81_Y35_N22
\DisplayCntrl|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|Selector8~1_combout\ = (\DisplayCntrl|s_currentState.Prog1~q\ & (((\DisplayCntrl|s_currentState.Prog2~q\ & \DisplayCntrl|Selector8~0_combout\)))) # (!\DisplayCntrl|s_currentState.Prog1~q\ & ((\ProgMode|s_currentState.C2~q\) # 
-- ((\DisplayCntrl|s_currentState.Prog2~q\ & \DisplayCntrl|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.Prog1~q\,
	datab => \ProgMode|s_currentState.C2~q\,
	datac => \DisplayCntrl|s_currentState.Prog2~q\,
	datad => \DisplayCntrl|Selector8~0_combout\,
	combout => \DisplayCntrl|Selector8~1_combout\);

-- Location: FF_X81_Y35_N23
\DisplayCntrl|s_currentState.Prog2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|Selector8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.Prog2~q\);

-- Location: LCCOMB_X81_Y35_N30
\DisplayCntrl|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|Selector9~0_combout\ = (\DisplayCntrl|s_currentState.Prog2~q\ & (((\DisplayCntrl|s_currentState.Prog3~q\ & !\ProgMode|s_currentState.C5~q\)) # (!\DisplayCntrl|Selector8~0_combout\))) # (!\DisplayCntrl|s_currentState.Prog2~q\ & 
-- (((\DisplayCntrl|s_currentState.Prog3~q\ & !\ProgMode|s_currentState.C5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.Prog2~q\,
	datab => \DisplayCntrl|Selector8~0_combout\,
	datac => \DisplayCntrl|s_currentState.Prog3~q\,
	datad => \ProgMode|s_currentState.C5~q\,
	combout => \DisplayCntrl|Selector9~0_combout\);

-- Location: FF_X81_Y35_N31
\DisplayCntrl|s_currentState.Prog3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.Prog3~q\);

-- Location: LCCOMB_X82_Y32_N26
\DisplayCntrl|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr2~combout\ = (\DisplayCntrl|s_currentState.E3~q\) # (((\DisplayCntrl|s_currentState.E1~q\) # (\DisplayCntrl|s_currentState.Prog3~q\)) # (!\DisplayCntrl|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E3~q\,
	datab => \DisplayCntrl|WideOr0~0_combout\,
	datac => \DisplayCntrl|s_currentState.E1~q\,
	datad => \DisplayCntrl|s_currentState.Prog3~q\,
	combout => \DisplayCntrl|WideOr2~combout\);

-- Location: LCCOMB_X82_Y32_N14
\DisplayCntrl|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr0~combout\ = (\DisplayCntrl|s_currentState.E6~q\) # (((\DisplayCntrl|s_currentState.E4~q\) # (\DisplayCntrl|s_currentState.Prog2~q\)) # (!\DisplayCntrl|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E6~q\,
	datab => \DisplayCntrl|WideOr0~0_combout\,
	datac => \DisplayCntrl|s_currentState.E4~q\,
	datad => \DisplayCntrl|s_currentState.Prog2~q\,
	combout => \DisplayCntrl|WideOr0~combout\);

-- Location: LCCOMB_X82_Y32_N12
\DisplayCntrl|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr1~0_combout\ = (\DisplayCntrl|s_currentState.E3~q\) # ((\DisplayCntrl|s_currentState.Prog3~q\) # ((\DisplayCntrl|s_currentState.E2~q\) # (\DisplayCntrl|s_currentState.E6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E3~q\,
	datab => \DisplayCntrl|s_currentState.Prog3~q\,
	datac => \DisplayCntrl|s_currentState.E2~q\,
	datad => \DisplayCntrl|s_currentState.E6~q\,
	combout => \DisplayCntrl|WideOr1~0_combout\);

-- Location: LCCOMB_X81_Y32_N14
\DisplayCntrl|s_currentState.Prog4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState.Prog4~0_combout\ = (\DisplayCntrl|s_currentState.Prog4~q\) # ((\ProgMode|s_currentState.C5~q\ & \DisplayCntrl|s_currentState.Prog3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgMode|s_currentState.C5~q\,
	datac => \DisplayCntrl|s_currentState.Prog4~q\,
	datad => \DisplayCntrl|s_currentState.Prog3~q\,
	combout => \DisplayCntrl|s_currentState.Prog4~0_combout\);

-- Location: FF_X81_Y32_N15
\DisplayCntrl|s_currentState.Prog4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState.Prog4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.Prog4~q\);

-- Location: LCCOMB_X82_Y32_N18
\Mux|dataOut[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[1]~0_combout\ = (!\DisplayCntrl|WideOr1~0_combout\ & (!\DisplayCntrl|s_currentState.E7~q\ & (\DisplayCntrl|WideOr0~combout\ & !\DisplayCntrl|s_currentState.Prog4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr1~0_combout\,
	datab => \DisplayCntrl|s_currentState.E7~q\,
	datac => \DisplayCntrl|WideOr0~combout\,
	datad => \DisplayCntrl|s_currentState.Prog4~q\,
	combout => \Mux|dataOut[1]~0_combout\);

-- Location: LCCOMB_X82_Y34_N10
\Mux|dataOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~2_combout\ = (\Mux|dataOut[1]~0_combout\ & (\DisplayCntrl|WideOr2~combout\)) # (!\Mux|dataOut[1]~0_combout\ & ((\DisplayCntrl|WideOr0~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayCntrl|WideOr2~combout\,
	datac => \DisplayCntrl|WideOr0~combout\,
	datad => \Mux|dataOut[1]~0_combout\,
	combout => \Mux|dataOut[2]~2_combout\);

-- Location: LCCOMB_X82_Y34_N4
\Mux|dataOut[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~8_combout\ = (\DisplayCntrl|WideOr2~combout\ & ((\Mux|dataOut[1]~0_combout\ & (\counter4|s_count\(2))) # (!\Mux|dataOut[1]~0_combout\ & ((\DisplayCntrl|WideOr0~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(2),
	datab => \DisplayCntrl|WideOr2~combout\,
	datac => \DisplayCntrl|WideOr0~combout\,
	datad => \Mux|dataOut[1]~0_combout\,
	combout => \Mux|dataOut[2]~8_combout\);

-- Location: LCCOMB_X82_Y34_N22
\Mux|dataOut[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~9_combout\ = (\Mux|dataOut[2]~8_combout\) # ((!\Mux|dataOut[2]~2_combout\ & (\Mux|dataOut[1]~0_combout\ & \counter3|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~2_combout\,
	datab => \Mux|dataOut[1]~0_combout\,
	datac => \Mux|dataOut[2]~8_combout\,
	datad => \counter3|s_count\(2),
	combout => \Mux|dataOut[2]~9_combout\);

-- Location: LCCOMB_X82_Y32_N10
\Mux|dataOut[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~4_combout\ = (!\DisplayCntrl|WideOr0~combout\ & ((\DisplayCntrl|WideOr1~0_combout\) # ((\DisplayCntrl|s_currentState.E7~q\) # (\DisplayCntrl|s_currentState.Prog4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr1~0_combout\,
	datab => \DisplayCntrl|s_currentState.E7~q\,
	datac => \DisplayCntrl|WideOr0~combout\,
	datad => \DisplayCntrl|s_currentState.Prog4~q\,
	combout => \Mux|dataOut[2]~4_combout\);

-- Location: LCCOMB_X81_Y32_N26
\Mux|dataOut[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~10_combout\ = (\Mux|dataOut[2]~4_combout\ & (((\counter2|s_count\(2) & \DisplayCntrl|WideOr2~combout\)))) # (!\Mux|dataOut[2]~4_combout\ & (\Mux|dataOut[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~9_combout\,
	datab => \Mux|dataOut[2]~4_combout\,
	datac => \counter2|s_count\(2),
	datad => \DisplayCntrl|WideOr2~combout\,
	combout => \Mux|dataOut[2]~10_combout\);

-- Location: LCCOMB_X82_Y32_N16
\Mux|dataOut[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~12_combout\ = (\Mux|dataOut[2]~4_combout\ & (((\DisplayCntrl|WideOr2~combout\ & \counter2|s_count\(3))))) # (!\Mux|dataOut[2]~4_combout\ & ((\counter3|s_count\(3)) # ((\DisplayCntrl|WideOr2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~4_combout\,
	datab => \counter3|s_count\(3),
	datac => \DisplayCntrl|WideOr2~combout\,
	datad => \counter2|s_count\(3),
	combout => \Mux|dataOut[3]~12_combout\);

-- Location: LCCOMB_X82_Y32_N0
\Mux|dataOut[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~11_combout\ = (\DisplayCntrl|WideOr2~combout\ & ((\Mux|dataOut[1]~0_combout\ & (\counter4|s_count\(3))) # (!\Mux|dataOut[1]~0_combout\ & ((\DisplayCntrl|WideOr0~combout\))))) # (!\DisplayCntrl|WideOr2~combout\ & 
-- (((\Mux|dataOut[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(3),
	datab => \DisplayCntrl|WideOr0~combout\,
	datac => \DisplayCntrl|WideOr2~combout\,
	datad => \Mux|dataOut[1]~0_combout\,
	combout => \Mux|dataOut[3]~11_combout\);

-- Location: LCCOMB_X82_Y32_N22
\Mux|dataOut[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~13_combout\ = (!\DisplayCntrl|s_currentState.E8~q\ & (((!\Mux|dataOut[2]~4_combout\ & !\Mux|dataOut[3]~11_combout\)) # (!\Mux|dataOut[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~4_combout\,
	datab => \Mux|dataOut[3]~12_combout\,
	datac => \DisplayCntrl|s_currentState.E8~q\,
	datad => \Mux|dataOut[3]~11_combout\,
	combout => \Mux|dataOut[3]~13_combout\);

-- Location: LCCOMB_X82_Y32_N6
\Mux|dataOut[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[1]~6_combout\ = (\Mux|dataOut[1]~0_combout\ & ((\DisplayCntrl|WideOr2~combout\ & ((\counter4|s_count\(1)))) # (!\DisplayCntrl|WideOr2~combout\ & (\counter3|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~combout\,
	datab => \Mux|dataOut[1]~0_combout\,
	datac => \counter3|s_count\(1),
	datad => \counter4|s_count\(1),
	combout => \Mux|dataOut[1]~6_combout\);

-- Location: LCCOMB_X81_Y32_N22
\Mux|dataOut[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[1]~7_combout\ = (\Mux|dataOut[1]~6_combout\) # ((\Mux|dataOut[2]~4_combout\ & (\counter2|s_count\(1) & \DisplayCntrl|WideOr2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[1]~6_combout\,
	datab => \Mux|dataOut[2]~4_combout\,
	datac => \counter2|s_count\(1),
	datad => \DisplayCntrl|WideOr2~combout\,
	combout => \Mux|dataOut[1]~7_combout\);

-- Location: LCCOMB_X82_Y8_N20
\reg1|dataOut~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~23_combout\ = \Mux|dataOut[1]~7_combout\ $ (((!\Mux|dataOut[2]~10_combout\ & (\Mux|dataOut[3]~13_combout\ & !\DisplayCntrl|s_currentState.E8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~10_combout\,
	datab => \Mux|dataOut[3]~13_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \reg1|dataOut~23_combout\);

-- Location: LCCOMB_X82_Y34_N24
\Mux|dataOut[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~1_combout\ = (\DisplayCntrl|WideOr2~combout\ & ((\Mux|dataOut[1]~0_combout\ & (\counter4|s_count\(0))) # (!\Mux|dataOut[1]~0_combout\ & ((\DisplayCntrl|WideOr0~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(0),
	datab => \DisplayCntrl|WideOr2~combout\,
	datac => \DisplayCntrl|WideOr0~combout\,
	datad => \Mux|dataOut[1]~0_combout\,
	combout => \Mux|dataOut[0]~1_combout\);

-- Location: LCCOMB_X82_Y34_N20
\Mux|dataOut[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~3_combout\ = (\Mux|dataOut[0]~1_combout\) # ((!\Mux|dataOut[2]~2_combout\ & (\Mux|dataOut[1]~0_combout\ & \counter3|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~2_combout\,
	datab => \Mux|dataOut[1]~0_combout\,
	datac => \Mux|dataOut[0]~1_combout\,
	datad => \counter3|s_count\(0),
	combout => \Mux|dataOut[0]~3_combout\);

-- Location: LCCOMB_X82_Y32_N28
\Mux|dataOut[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~5_combout\ = (\Mux|dataOut[2]~4_combout\ & (((\DisplayCntrl|WideOr2~combout\ & \counter2|s_count\(0))))) # (!\Mux|dataOut[2]~4_combout\ & (\Mux|dataOut[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~4_combout\,
	datab => \Mux|dataOut[0]~3_combout\,
	datac => \DisplayCntrl|WideOr2~combout\,
	datad => \counter2|s_count\(0),
	combout => \Mux|dataOut[0]~5_combout\);

-- Location: LCCOMB_X82_Y8_N30
\reg1|dataOut~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~24_combout\ = (!\Mux|dataOut[0]~5_combout\ & (!\DisplayCntrl|s_currentState.E8~q\ & ((\Mux|dataOut[2]~10_combout\) # (!\Mux|dataOut[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~5_combout\,
	datab => \Mux|dataOut[1]~7_combout\,
	datac => \Mux|dataOut[2]~10_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \reg1|dataOut~24_combout\);

-- Location: LCCOMB_X81_Y8_N24
\reg1|dataOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~8_combout\ = (!\Mux|dataOut[2]~10_combout\ & !\DisplayCntrl|s_currentState.E8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~10_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \reg1|dataOut~8_combout\);

-- Location: LCCOMB_X82_Y8_N14
\reg1|dataOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~9_combout\ = (!\deb2|s_cleanOut~q\ & ((\reg1|dataOut~23_combout\ & (!\reg1|dataOut~24_combout\ & \reg1|dataOut~8_combout\)) # (!\reg1|dataOut~23_combout\ & (\reg1|dataOut~24_combout\ & !\reg1|dataOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~q\,
	datab => \reg1|dataOut~23_combout\,
	datac => \reg1|dataOut~24_combout\,
	datad => \reg1|dataOut~8_combout\,
	combout => \reg1|dataOut~9_combout\);

-- Location: LCCOMB_X86_Y28_N24
\reg1|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[0]~feeder_combout\ = \reg1|dataOut~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~9_combout\,
	combout => \reg1|dataOut[0]~feeder_combout\);

-- Location: FF_X86_Y28_N25
\reg1|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(0));

-- Location: LCCOMB_X82_Y8_N10
\segDecoder|decOut_n[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[1]~0_combout\ = (!\DisplayCntrl|s_currentState.E8~q\ & ((!\Mux|dataOut[2]~10_combout\) # (!\Mux|dataOut[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~5_combout\,
	datac => \Mux|dataOut[2]~10_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \segDecoder|decOut_n[1]~0_combout\);

-- Location: LCCOMB_X82_Y8_N8
\reg1|dataOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~11_combout\ = (\Mux|dataOut[3]~13_combout\ & (!\Mux|dataOut[1]~7_combout\ & \segDecoder|decOut_n[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux|dataOut[3]~13_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \segDecoder|decOut_n[1]~0_combout\,
	combout => \reg1|dataOut~11_combout\);

-- Location: LCCOMB_X82_Y8_N4
\reg1|dataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~6_combout\ = (!\Mux|dataOut[0]~5_combout\ & !\DisplayCntrl|s_currentState.E8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux|dataOut[0]~5_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \reg1|dataOut~6_combout\);

-- Location: LCCOMB_X82_Y8_N28
\reg1|dataOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~10_combout\ = (\reg1|dataOut~6_combout\ & (\reg1|dataOut~8_combout\ & (\Mux|dataOut[1]~7_combout\ $ (!\Mux|dataOut[3]~13_combout\)))) # (!\reg1|dataOut~6_combout\ & ((\Mux|dataOut[1]~7_combout\ $ (!\Mux|dataOut[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \reg1|dataOut~10_combout\);

-- Location: LCCOMB_X81_Y8_N8
\reg1|dataOut~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~12_combout\ = (!\reg1|dataOut~11_combout\ & (!\deb2|s_cleanOut~q\ & !\reg1|dataOut~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|dataOut~11_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \reg1|dataOut~10_combout\,
	combout => \reg1|dataOut~12_combout\);

-- Location: LCCOMB_X108_Y28_N0
\reg1|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[1]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~12_combout\,
	combout => \reg1|dataOut[1]~feeder_combout\);

-- Location: FF_X108_Y28_N1
\reg1|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(1));

-- Location: LCCOMB_X82_Y8_N26
\reg1|dataOut~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~13_combout\ = (\reg1|dataOut~8_combout\ & (\Mux|dataOut[1]~7_combout\ & ((\reg1|dataOut~6_combout\) # (!\Mux|dataOut[3]~13_combout\)))) # (!\reg1|dataOut~8_combout\ & (((!\Mux|dataOut[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \reg1|dataOut~13_combout\);

-- Location: LCCOMB_X81_Y8_N6
\reg1|dataOut~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~14_combout\ = (!\deb2|s_cleanOut~q\ & \reg1|dataOut~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \reg1|dataOut~13_combout\,
	combout => \reg1|dataOut~14_combout\);

-- Location: LCCOMB_X108_Y28_N2
\reg1|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~14_combout\,
	combout => \reg1|dataOut[2]~feeder_combout\);

-- Location: FF_X108_Y28_N3
\reg1|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(2));

-- Location: LCCOMB_X82_Y8_N24
\reg1|dataOut~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~15_combout\ = (\reg1|dataOut~6_combout\ & ((\Mux|dataOut[1]~7_combout\ & (\reg1|dataOut~8_combout\ & !\Mux|dataOut[3]~13_combout\)) # (!\Mux|dataOut[1]~7_combout\ & ((\Mux|dataOut[3]~13_combout\))))) # (!\reg1|dataOut~6_combout\ & 
-- (\reg1|dataOut~8_combout\ $ (\Mux|dataOut[1]~7_combout\ $ (!\Mux|dataOut[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \reg1|dataOut~15_combout\);

-- Location: LCCOMB_X82_Y8_N18
\reg1|dataOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~7_combout\ = (!\Mux|dataOut[0]~5_combout\ & (!\Mux|dataOut[2]~10_combout\ & !\DisplayCntrl|s_currentState.E8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~5_combout\,
	datac => \Mux|dataOut[2]~10_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \reg1|dataOut~7_combout\);

-- Location: LCCOMB_X82_Y8_N0
\reg1|dataOut~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~16_combout\ = (\Mux|dataOut[3]~13_combout\ & (((\Mux|dataOut[1]~7_combout\)) # (!\reg1|dataOut~7_combout\))) # (!\Mux|dataOut[3]~13_combout\ & (((\segDecoder|decOut_n[1]~0_combout\) # (!\Mux|dataOut[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~7_combout\,
	datab => \Mux|dataOut[3]~13_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \segDecoder|decOut_n[1]~0_combout\,
	combout => \reg1|dataOut~16_combout\);

-- Location: LCCOMB_X82_Y8_N22
\segDecoder|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|Equal14~0_combout\ = (!\reg1|dataOut~6_combout\ & (!\reg1|dataOut~8_combout\ & (\Mux|dataOut[1]~7_combout\ & !\Mux|dataOut[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \segDecoder|Equal14~0_combout\);

-- Location: LCCOMB_X81_Y8_N4
\reg1|dataOut~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~17_combout\ = (!\deb2|s_cleanOut~q\ & ((\reg1|dataOut~16_combout\ & (\reg1|dataOut~15_combout\)) # (!\reg1|dataOut~16_combout\ & ((\segDecoder|Equal14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~15_combout\,
	datab => \reg1|dataOut~16_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|Equal14~0_combout\,
	combout => \reg1|dataOut~17_combout\);

-- Location: LCCOMB_X108_Y28_N28
\reg1|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[3]~feeder_combout\ = \reg1|dataOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~17_combout\,
	combout => \reg1|dataOut[3]~feeder_combout\);

-- Location: FF_X108_Y28_N29
\reg1|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(3));

-- Location: LCCOMB_X82_Y8_N2
\segDecoder|decOut_n[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[4]~1_combout\ = (\reg1|dataOut~6_combout\ & (!\reg1|dataOut~8_combout\ & (!\Mux|dataOut[1]~7_combout\))) # (!\reg1|dataOut~6_combout\ & ((\reg1|dataOut~8_combout\) # ((\Mux|dataOut[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \segDecoder|decOut_n[4]~1_combout\);

-- Location: LCCOMB_X81_Y8_N14
\reg1|dataOut~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~18_combout\ = (!\deb2|s_cleanOut~q\ & \segDecoder|decOut_n[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|decOut_n[4]~1_combout\,
	combout => \reg1|dataOut~18_combout\);

-- Location: LCCOMB_X108_Y28_N30
\reg1|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg1|dataOut[4]~feeder_combout\);

-- Location: FF_X108_Y28_N31
\reg1|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(4));

-- Location: LCCOMB_X82_Y8_N16
\segDecoder|decOut_n[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[5]~2_combout\ = (\reg1|dataOut~8_combout\ & ((\Mux|dataOut[1]~7_combout\) # ((!\reg1|dataOut~6_combout\ & \Mux|dataOut[3]~13_combout\)))) # (!\reg1|dataOut~8_combout\ & ((\reg1|dataOut~6_combout\ & (!\Mux|dataOut[1]~7_combout\ & 
-- !\Mux|dataOut[3]~13_combout\)) # (!\reg1|dataOut~6_combout\ & (\Mux|dataOut[1]~7_combout\ & \Mux|dataOut[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~6_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \segDecoder|decOut_n[5]~2_combout\);

-- Location: LCCOMB_X81_Y8_N12
\reg1|dataOut~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~19_combout\ = (!\deb2|s_cleanOut~q\ & \segDecoder|decOut_n[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|decOut_n[5]~2_combout\,
	combout => \reg1|dataOut~19_combout\);

-- Location: LCCOMB_X108_Y28_N24
\reg1|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg1|dataOut[5]~feeder_combout\);

-- Location: FF_X108_Y28_N25
\reg1|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(5));

-- Location: LCCOMB_X82_Y8_N12
\reg1|dataOut~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~20_combout\ = (\Mux|dataOut[3]~13_combout\ & ((!\Mux|dataOut[1]~7_combout\) # (!\segDecoder|decOut_n[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \segDecoder|decOut_n[1]~0_combout\,
	datab => \Mux|dataOut[1]~7_combout\,
	datad => \Mux|dataOut[3]~13_combout\,
	combout => \reg1|dataOut~20_combout\);

-- Location: LCCOMB_X82_Y8_N6
\reg1|dataOut~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~21_combout\ = (\reg1|dataOut~20_combout\ & ((\reg1|dataOut~8_combout\) # ((\Mux|dataOut[1]~7_combout\)))) # (!\reg1|dataOut~20_combout\ & (!\reg1|dataOut~8_combout\ & (!\Mux|dataOut[1]~7_combout\ & \reg1|dataOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~20_combout\,
	datab => \reg1|dataOut~8_combout\,
	datac => \Mux|dataOut[1]~7_combout\,
	datad => \reg1|dataOut~6_combout\,
	combout => \reg1|dataOut~21_combout\);

-- Location: LCCOMB_X81_Y8_N2
\reg1|dataOut~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~22_combout\ = (!\deb2|s_cleanOut~q\ & ((\reg1|dataOut~16_combout\ & (\reg1|dataOut~21_combout\)) # (!\reg1|dataOut~16_combout\ & ((!\segDecoder|Equal14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|dataOut~21_combout\,
	datab => \reg1|dataOut~16_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|Equal14~0_combout\,
	combout => \reg1|dataOut~22_combout\);

-- Location: LCCOMB_X108_Y28_N18
\reg1|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg1|dataOut[6]~feeder_combout\);

-- Location: FF_X108_Y28_N19
\reg1|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(6));

-- Location: LCCOMB_X108_Y28_N4
\reg2|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[0]~feeder_combout\ = \reg1|dataOut~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~9_combout\,
	combout => \reg2|dataOut[0]~feeder_combout\);

-- Location: FF_X108_Y28_N5
\reg2|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(0));

-- Location: LCCOMB_X108_Y28_N10
\reg2|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[1]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~12_combout\,
	combout => \reg2|dataOut[1]~feeder_combout\);

-- Location: FF_X108_Y28_N11
\reg2|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(1));

-- Location: LCCOMB_X108_Y28_N8
\reg2|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~14_combout\,
	combout => \reg2|dataOut[2]~feeder_combout\);

-- Location: FF_X108_Y28_N9
\reg2|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(2));

-- Location: LCCOMB_X108_Y28_N22
\reg2|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[3]~feeder_combout\ = \reg1|dataOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~17_combout\,
	combout => \reg2|dataOut[3]~feeder_combout\);

-- Location: FF_X108_Y28_N23
\reg2|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(3));

-- Location: LCCOMB_X108_Y28_N12
\reg2|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg2|dataOut[4]~feeder_combout\);

-- Location: FF_X108_Y28_N13
\reg2|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(4));

-- Location: LCCOMB_X108_Y28_N6
\reg2|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg2|dataOut[5]~feeder_combout\);

-- Location: FF_X108_Y28_N7
\reg2|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(5));

-- Location: LCCOMB_X108_Y28_N20
\reg2|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg2|dataOut[6]~feeder_combout\);

-- Location: FF_X108_Y28_N21
\reg2|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(6));

-- Location: LCCOMB_X108_Y19_N0
\reg3|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[0]~feeder_combout\ = \reg1|dataOut~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~9_combout\,
	combout => \reg3|dataOut[0]~feeder_combout\);

-- Location: LCCOMB_X82_Y32_N30
\DisplayCntrl|regSel[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|regSel[2]~0_combout\ = (\DisplayCntrl|s_currentState.E3~q\) # (\DisplayCntrl|s_currentState.Prog4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E3~q\,
	datad => \DisplayCntrl|s_currentState.Prog4~q\,
	combout => \DisplayCntrl|regSel[2]~0_combout\);

-- Location: FF_X108_Y19_N1
\reg3|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(0));

-- Location: LCCOMB_X108_Y19_N2
\reg3|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[1]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~12_combout\,
	combout => \reg3|dataOut[1]~feeder_combout\);

-- Location: FF_X108_Y19_N3
\reg3|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(1));

-- Location: LCCOMB_X108_Y19_N4
\reg3|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~14_combout\,
	combout => \reg3|dataOut[2]~feeder_combout\);

-- Location: FF_X108_Y19_N5
\reg3|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(2));

-- Location: LCCOMB_X108_Y19_N30
\reg3|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[3]~feeder_combout\ = \reg1|dataOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~17_combout\,
	combout => \reg3|dataOut[3]~feeder_combout\);

-- Location: FF_X108_Y19_N31
\reg3|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(3));

-- Location: LCCOMB_X108_Y19_N28
\reg3|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg3|dataOut[4]~feeder_combout\);

-- Location: FF_X108_Y19_N29
\reg3|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(4));

-- Location: LCCOMB_X108_Y19_N14
\reg3|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg3|dataOut[5]~feeder_combout\);

-- Location: FF_X108_Y19_N15
\reg3|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(5));

-- Location: LCCOMB_X108_Y19_N24
\reg3|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg3|dataOut[6]~feeder_combout\);

-- Location: FF_X108_Y19_N25
\reg3|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|regSel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(6));

-- Location: LCCOMB_X108_Y19_N6
\reg4|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[0]~feeder_combout\ = \reg1|dataOut~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~9_combout\,
	combout => \reg4|dataOut[0]~feeder_combout\);

-- Location: LCCOMB_X83_Y32_N22
\DisplayCntrl|regSel[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|regSel\(3) = (\DisplayCntrl|s_currentState.Prog3~q\) # (\DisplayCntrl|s_currentState.E4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayCntrl|s_currentState.Prog3~q\,
	datad => \DisplayCntrl|s_currentState.E4~q\,
	combout => \DisplayCntrl|regSel\(3));

-- Location: FF_X108_Y19_N7
\reg4|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(0));

-- Location: LCCOMB_X108_Y19_N16
\reg4|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[1]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~12_combout\,
	combout => \reg4|dataOut[1]~feeder_combout\);

-- Location: FF_X108_Y19_N17
\reg4|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(1));

-- Location: LCCOMB_X108_Y19_N26
\reg4|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~14_combout\,
	combout => \reg4|dataOut[2]~feeder_combout\);

-- Location: FF_X108_Y19_N27
\reg4|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(2));

-- Location: LCCOMB_X108_Y19_N20
\reg4|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[3]~feeder_combout\ = \reg1|dataOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|dataOut~17_combout\,
	combout => \reg4|dataOut[3]~feeder_combout\);

-- Location: FF_X108_Y19_N21
\reg4|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(3));

-- Location: LCCOMB_X108_Y19_N22
\reg4|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg4|dataOut[4]~feeder_combout\);

-- Location: FF_X108_Y19_N23
\reg4|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(4));

-- Location: LCCOMB_X108_Y19_N12
\reg4|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg4|dataOut[5]~feeder_combout\);

-- Location: FF_X108_Y19_N13
\reg4|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(5));

-- Location: LCCOMB_X108_Y19_N10
\reg4|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg4|dataOut[6]~feeder_combout\);

-- Location: FF_X108_Y19_N11
\reg4|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(6));

-- Location: LCCOMB_X82_Y32_N8
\DisplayCntrl|regSel[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|regSel\(4) = (\DisplayCntrl|s_currentState.E5~q\) # (\DisplayCntrl|s_currentState.Prog2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E5~q\,
	datad => \DisplayCntrl|s_currentState.Prog2~q\,
	combout => \DisplayCntrl|regSel\(4));

-- Location: FF_X82_Y4_N9
\reg5|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~9_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(0));

-- Location: FF_X82_Y4_N15
\reg5|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(1));

-- Location: FF_X82_Y4_N25
\reg5|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~14_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(2));

-- Location: FF_X82_Y4_N23
\reg5|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~17_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(3));

-- Location: LCCOMB_X82_Y4_N28
\reg5|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg5|dataOut[4]~feeder_combout\);

-- Location: FF_X82_Y4_N29
\reg5|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(4));

-- Location: LCCOMB_X82_Y4_N30
\reg5|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg5|dataOut[5]~feeder_combout\);

-- Location: FF_X82_Y4_N31
\reg5|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(5));

-- Location: LCCOMB_X82_Y4_N20
\reg5|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg5|dataOut[6]~feeder_combout\);

-- Location: FF_X82_Y4_N21
\reg5|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(6));

-- Location: LCCOMB_X82_Y32_N24
\DisplayCntrl|regSel[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|regSel\(5) = (\DisplayCntrl|s_currentState.E6~q\) # (!\DisplayCntrl|s_currentState.Prog1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E6~q\,
	datad => \DisplayCntrl|s_currentState.Prog1~q\,
	combout => \DisplayCntrl|regSel\(5));

-- Location: FF_X82_Y4_N7
\reg6|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~9_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(0));

-- Location: FF_X82_Y4_N13
\reg6|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(1));

-- Location: FF_X82_Y4_N11
\reg6|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~14_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(2));

-- Location: FF_X82_Y4_N5
\reg6|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~17_combout\,
	sload => VCC,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(3));

-- Location: LCCOMB_X82_Y4_N26
\reg6|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[4]~feeder_combout\ = \reg1|dataOut~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~18_combout\,
	combout => \reg6|dataOut[4]~feeder_combout\);

-- Location: FF_X82_Y4_N27
\reg6|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(4));

-- Location: LCCOMB_X82_Y4_N16
\reg6|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[5]~feeder_combout\ = \reg1|dataOut~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~19_combout\,
	combout => \reg6|dataOut[5]~feeder_combout\);

-- Location: FF_X82_Y4_N17
\reg6|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(5));

-- Location: LCCOMB_X82_Y4_N18
\reg6|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[6]~feeder_combout\ = \reg1|dataOut~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~22_combout\,
	combout => \reg6|dataOut[6]~feeder_combout\);

-- Location: FF_X82_Y4_N19
\reg6|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|regSel\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(6));

-- Location: FF_X82_Y8_N13
\reg7|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~9_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(0));

-- Location: FF_X81_Y8_N1
\reg7|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(1));

-- Location: LCCOMB_X81_Y8_N22
\reg7|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg7|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~14_combout\,
	combout => \reg7|dataOut[2]~feeder_combout\);

-- Location: FF_X81_Y8_N23
\reg7|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg7|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(2));

-- Location: FF_X81_Y8_N17
\reg7|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~17_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(3));

-- Location: FF_X81_Y8_N27
\reg7|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~18_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(4));

-- Location: FF_X81_Y8_N25
\reg7|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~19_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(5));

-- Location: FF_X81_Y8_N11
\reg7|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~22_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(6));

-- Location: FF_X82_Y8_N15
\reg8|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~9_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(0));

-- Location: FF_X81_Y8_N21
\reg8|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(1));

-- Location: LCCOMB_X81_Y8_N30
\reg8|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg8|dataOut[2]~feeder_combout\ = \reg1|dataOut~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~14_combout\,
	combout => \reg8|dataOut[2]~feeder_combout\);

-- Location: FF_X81_Y8_N31
\reg8|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg8|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(2));

-- Location: FF_X81_Y8_N29
\reg8|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~17_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(3));

-- Location: FF_X81_Y8_N19
\reg8|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~18_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(4));

-- Location: FF_X81_Y8_N13
\reg8|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~19_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(5));

-- Location: FF_X81_Y8_N3
\reg8|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~22_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(6));

-- Location: LCCOMB_X65_Y35_N4
\clkDiv|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~0_combout\ = (((!\clkDiv|s_divCounter\(13)) # (!\clkDiv|s_divCounter\(11))) # (!\clkDiv|s_divCounter\(14))) # (!\clkDiv|s_divCounter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datab => \clkDiv|s_divCounter\(14),
	datac => \clkDiv|s_divCounter\(11),
	datad => \clkDiv|s_divCounter\(13),
	combout => \clkDiv|LessThan1~0_combout\);

-- Location: LCCOMB_X65_Y35_N30
\clkDiv|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~4_combout\ = (\clkDiv|LessThan1~0_combout\) # ((\clkDiv|LessThan1~3_combout\ & (!\clkDiv|s_divCounter\(6) & \clkDiv|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan1~3_combout\,
	datab => \clkDiv|s_divCounter\(6),
	datac => \clkDiv|LessThan1~0_combout\,
	datad => \clkDiv|LessThan1~2_combout\,
	combout => \clkDiv|LessThan1~4_combout\);

-- Location: LCCOMB_X65_Y34_N24
\clkDiv|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~5_combout\ = (!\clkDiv|s_divCounter\(17) & (((\clkDiv|LessThan1~4_combout\ & !\clkDiv|s_divCounter\(15))) # (!\clkDiv|s_divCounter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(17),
	datab => \clkDiv|s_divCounter\(16),
	datac => \clkDiv|LessThan1~4_combout\,
	datad => \clkDiv|s_divCounter\(15),
	combout => \clkDiv|LessThan1~5_combout\);

-- Location: LCCOMB_X66_Y34_N26
\clkDiv|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~7_combout\ = (!\clkDiv|s_divCounter\(23) & ((\clkDiv|LessThan1~5_combout\) # ((!\clkDiv|LessThan1~6_combout\) # (!\clkDiv|s_divCounter\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(23),
	datab => \clkDiv|LessThan1~5_combout\,
	datac => \clkDiv|s_divCounter\(18),
	datad => \clkDiv|LessThan1~6_combout\,
	combout => \clkDiv|LessThan1~7_combout\);

-- Location: LCCOMB_X67_Y34_N8
\clkDiv|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~8_combout\ = (\clkDiv|s_divCounter\(25)) # ((!\clkDiv|LessThan1~7_combout\ & \clkDiv|s_divCounter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan1~7_combout\,
	datac => \clkDiv|s_divCounter\(25),
	datad => \clkDiv|s_divCounter\(24),
	combout => \clkDiv|LessThan1~8_combout\);

-- Location: FF_X67_Y34_N9
\clkDiv|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|LessThan1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|clkOut~q\);

-- Location: LCCOMB_X81_Y32_N0
\counter2|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~2_combout\ = (\ProgMode|s_currentState.C5~q\ & (!\counter2|TC~1_combout\)) # (!\ProgMode|s_currentState.C5~q\ & ((\counter2|TC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|TC~1_combout\,
	datac => \counter2|TC~q\,
	datad => \ProgMode|s_currentState.C5~q\,
	combout => \counter2|TC~2_combout\);

-- Location: FF_X81_Y32_N1
\counter2|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|TC~2_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|TC~q\);

-- Location: LCCOMB_X66_Y39_N16
\counter3|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~4_combout\ = (\ProgMode|s_currentState.C3~q\ & (((!\counter3|TC~3_combout\)))) # (!\ProgMode|s_currentState.C3~q\ & ((\ProgMode|s_currentState.C4~q\ & ((!\counter3|TC~3_combout\))) # (!\ProgMode|s_currentState.C4~q\ & (\counter3|TC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgMode|s_currentState.C3~q\,
	datab => \ProgMode|s_currentState.C4~q\,
	datac => \counter3|TC~q\,
	datad => \counter3|TC~3_combout\,
	combout => \counter3|TC~4_combout\);

-- Location: FF_X66_Y39_N17
\counter3|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|TC~q\);

-- Location: LCCOMB_X81_Y35_N4
\counter4|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~2_combout\ = (\ProgMode|s_currentState.C2~q\ & (!\counter4|TC~1_combout\)) # (!\ProgMode|s_currentState.C2~q\ & ((\counter4|TC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|TC~1_combout\,
	datac => \counter4|TC~q\,
	datad => \ProgMode|s_currentState.C2~q\,
	combout => \counter4|TC~2_combout\);

-- Location: FF_X81_Y35_N5
\counter4|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|TC~2_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|TC~q\);

-- Location: LCCOMB_X83_Y32_N14
\LEDR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LEDR~0_combout\ = (\deb2|s_cleanOut~q\ & ((\s_currentState.clearStart~q\) # (\s_currentState.start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState.clearStart~q\,
	datac => \s_currentState.start~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \LEDR~0_combout\);

-- Location: FF_X83_Y32_N15
\LEDR[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \LEDR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDR[10]~reg0_q\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;
END structure;


