
*** Running vivado
    with args -log top_boardIO.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_boardIO.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 16:31:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_boardIO.tcl -notrace
Command: link_design -top top_boardIO -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.191 ; gain = 0.000 ; free physical = 5775 ; free virtual = 11017
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/danny/Documents/fpga_club/Danny/Zybo-Z7-Master-Uncommented.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.812 ; gain = 0.000 ; free physical = 5673 ; free virtual = 10915
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.750 ; gain = 318.027 ; free physical = 5668 ; free virtual = 10910
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1879.102 ; gain = 126.352 ; free physical = 5545 ; free virtual = 10786

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d41f224e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.055 ; gain = 422.953 ; free physical = 5160 ; free virtual = 10402

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10085

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10085
Phase 1 Initialization | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10085

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10085

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10081
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10081

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10082
Retarget | Checksum: 1d41f224e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10082
Constant propagation | Checksum: 1d41f224e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10082
Phase 5 Sweep | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.859 ; gain = 0.000 ; free physical = 4840 ; free virtual = 10082
Sweep | Checksum: 1d41f224e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081
BUFG optimization | Checksum: 1d41f224e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081
Shift Register Optimization | Checksum: 1d41f224e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081
Post Processing Netlist | Checksum: 1d41f224e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.875 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10081
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081
Phase 9 Finalization | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2670.875 ; gain = 32.016 ; free physical = 4839 ; free virtual = 10081

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d41f224e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2670.875 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10081

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d41f224e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.875 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10081

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.875 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10081
Ending Netlist Obfuscation Task | Checksum: 1d41f224e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.875 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10081
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2670.875 ; gain = 918.125 ; free physical = 4839 ; free virtual = 10081
INFO: [Vivado 12-24828] Executing command : report_drc -file top_boardIO_drc_opted.rpt -pb top_boardIO_drc_opted.pb -rpx top_boardIO_drc_opted.rpx
Command: report_drc -file top_boardIO_drc_opted.rpt -pb top_boardIO_drc_opted.pb -rpx top_boardIO_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4794 ; free virtual = 10035
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4794 ; free virtual = 10035
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4794 ; free virtual = 10035
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4792 ; free virtual = 10034
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4792 ; free virtual = 10034
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10033
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.812 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10033
INFO: [Common 17-1381] The checkpoint '/home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4687 ; free virtual = 9929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 110c45721

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4687 ; free virtual = 9929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4687 ; free virtual = 9929

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110c45721

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151160781

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151160781

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924
Phase 1 Placer Initialization | Checksum: 151160781

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 151160781

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 151160781

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151160781

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2742.289 ; gain = 0.000 ; free physical = 4682 ; free virtual = 9924

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20a924167

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4673 ; free virtual = 9915

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1d74793e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921
Phase 2 Global Placement | Checksum: 1d74793e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d74793e9

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab053260

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1995253c8

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1995253c8

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4679 ; free virtual = 9921

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22996de8d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22996de8d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22996de8d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923
Phase 3 Detail Placement | Checksum: 22996de8d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22996de8d

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22996de8d

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22996de8d

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923
Phase 4.3 Placer Reporting | Checksum: 22996de8d

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4681 ; free virtual = 9923

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22996de8d

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923
Ending Placer Task | Checksum: 15724c6e0

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2766.301 ; gain = 24.012 ; free physical = 4681 ; free virtual = 9923
44 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_boardIO_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4671 ; free virtual = 9913
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_boardIO_utilization_placed.rpt -pb top_boardIO_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_boardIO_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4679 ; free virtual = 9921
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4679 ; free virtual = 9921
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4679 ; free virtual = 9921
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4679 ; free virtual = 9921
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4677 ; free virtual = 9920
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4677 ; free virtual = 9920
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4676 ; free virtual = 9919
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4676 ; free virtual = 9919
INFO: [Common 17-1381] The checkpoint '/home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4680 ; free virtual = 9923
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4680 ; free virtual = 9922
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4676 ; free virtual = 9918
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4676 ; free virtual = 9918
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4673 ; free virtual = 9916
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4673 ; free virtual = 9916
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4672 ; free virtual = 9915
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2766.301 ; gain = 0.000 ; free physical = 4672 ; free virtual = 9915
INFO: [Common 17-1381] The checkpoint '/home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c547ed00 ConstDB: 0 ShapeSum: 7be366f0 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 5e86dba3 | NumContArr: 842a3787 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 268030864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2860.129 ; gain = 93.828 ; free physical = 4538 ; free virtual = 9778

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 268030864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2892.129 ; gain = 125.828 ; free physical = 4504 ; free virtual = 9744

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 268030864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2892.129 ; gain = 125.828 ; free physical = 4504 ; free virtual = 9744
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 290acecae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 290acecae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3437b2475

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714
Phase 4 Initial Routing | Checksum: 3437b2475

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714
Phase 5 Rip-up And Reroute | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714
Phase 7 Post Hold Fix | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0345345 %
  Global Horizontal Routing Utilization  = 0.020453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4475 ; free virtual = 9714

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25b584006

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4474 ; free virtual = 9714

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e849099f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4474 ; free virtual = 9713

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e849099f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4473 ; free virtual = 9713
Total Elapsed time in route_design: 22.76 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 185fb58ef

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4473 ; free virtual = 9713
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 185fb58ef

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4473 ; free virtual = 9713

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.145 ; gain = 154.844 ; free physical = 4472 ; free virtual = 9712
INFO: [Vivado 12-24828] Executing command : report_drc -file top_boardIO_drc_routed.rpt -pb top_boardIO_drc_routed.pb -rpx top_boardIO_drc_routed.rpx
Command: report_drc -file top_boardIO_drc_routed.rpt -pb top_boardIO_drc_routed.pb -rpx top_boardIO_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_boardIO_methodology_drc_routed.rpt -pb top_boardIO_methodology_drc_routed.pb -rpx top_boardIO_methodology_drc_routed.rpx
Command: report_methodology -file top_boardIO_methodology_drc_routed.rpt -pb top_boardIO_methodology_drc_routed.pb -rpx top_boardIO_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_boardIO_timing_summary_routed.rpt -pb top_boardIO_timing_summary_routed.pb -rpx top_boardIO_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_boardIO_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_boardIO_route_status.rpt -pb top_boardIO_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_boardIO_bus_skew_routed.rpt -pb top_boardIO_bus_skew_routed.pb -rpx top_boardIO_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_boardIO_power_routed.rpt -pb top_boardIO_power_summary_routed.pb -rpx top_boardIO_power_routed.rpx
Command: report_power -file top_boardIO_power_routed.rpt -pb top_boardIO_power_summary_routed.pb -rpx top_boardIO_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_boardIO_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3087.137 ; gain = 165.992 ; free physical = 4361 ; free virtual = 9601
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4360 ; free virtual = 9600
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4360 ; free virtual = 9600
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4360 ; free virtual = 9600
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4359 ; free virtual = 9599
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4359 ; free virtual = 9599
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4358 ; free virtual = 9599
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3087.137 ; gain = 0.000 ; free physical = 4358 ; free virtual = 9599
INFO: [Common 17-1381] The checkpoint '/home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.runs/impl_1/top_boardIO_routed.dcp' has been generated.
source /home/danny/Documents/fpga_club/Danny/board_io_check/board_io_check.srcs/utils_1/imports/Danny/fix.tcl
Command: write_bitstream -force top_boardIO.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_boardIO.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3379.457 ; gain = 292.320 ; free physical = 4018 ; free virtual = 9262
INFO: [Common 17-206] Exiting Vivado at Thu May  8 16:32:32 2025...
