RAM_15bit_32_sim_netlist.v,verilog,xil_defaultlib,../../../../../../Rtl/Peripherals/ACC/IP/RAM_15bit_32_1/RAM_15bit_32_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
