module tb_ALU;
    reg [3:0] A, B;
    reg [2:0] sel;
    wire [3:0] result;

    ALU uut (
        .A(A),
        .B(B),
        .sel(sel),
        .result(result)
    );
