# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab5_new.srcs/unsigned_mult/ip/unsigned_mult/sim/unsigned_mult.vhd" \
"../../../../Lab5_new.srcs/signed_mult/ip/signed_mult/sim/signed_mult.vhd" \

# Do not sort compile order
nosort
