Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ProjectTB_isim_beh.exe" -prj "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ProjectTB_beh.prj" "work.ProjectTB" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Pipeline.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ChoiceMux.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistres.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ACU.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/../common.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/MemoireInst.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/MemoireDonnees.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Decodeur.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Project.vhd" into library work
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ProjectTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99872 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package common
Compiling package math_real
Compiling architecture behavioral of entity Pipeline [\Pipeline(16,4)\]
Compiling architecture behavioral of entity BancRegistres [\BancRegistres(16,4)\]
Compiling architecture behavioral of entity ChoiceMux [\ChoiceMux(16,4)\]
Compiling architecture behavioral of entity ALU [\ALU(16,4)\]
Compiling architecture behavioral of entity Processeur [\Processeur(16,4,4,8)\]
Compiling architecture behavioral of entity MemoireInst [\MemoireInst(16,28)\]
Compiling architecture behavioral of entity Decodeur [\Decodeur(16,4,16,28)\]
Compiling architecture behavioral of entity MemoireDonnees [\MemoireDonnees(16,8)\]
Compiling architecture behavioral of entity Project [\Project(16,28,16,4,8)\]
Compiling architecture behavior of entity projecttb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable /home/calvillo/Bureau/Compilateur/VHDL/Processeur/ProjectTB_isim_beh.exe
Fuse Memory Usage: 1203392 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 150 ms
