
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/nmi_gen/rtl/nmi_gen.sv Cov: 98% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // NMI generator. This is a simple helper unit that wraps the escalation signal</pre>
<pre style="margin:0; padding:0 ">   6: // receivers and converts them into interrupts such that they can be tested in system.</pre>
<pre style="margin:0; padding:0 ">   7: // See also alert handler documentation for more context.</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9: module nmi_gen import prim_pkg::*; #(</pre>
<pre style="margin:0; padding:0 ">  10:   // leave constant</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   localparam int unsigned N_ESC_SEV = 4</pre>
<pre style="margin:0; padding:0 ">  12: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   input                           clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input                           rst_ni,</pre>
<pre style="margin:0; padding:0 ">  15:   // Bus Interface (device)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input  tlul_pkg::tl_h2d_t       tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   output tlul_pkg::tl_d2h_t       tl_o,</pre>
<pre style="margin:0; padding:0 ">  18:   // Interrupt Requests</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   output logic                    intr_esc0_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   output logic                    intr_esc1_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   output logic                    intr_esc2_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   output logic                    intr_esc3_o,</pre>
<pre style="margin:0; padding:0 ">  23:   // Escalation outputs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input  esc_tx_t [N_ESC_SEV-1:0] esc_tx_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   output esc_rx_t [N_ESC_SEV-1:0] esc_rx_o</pre>
<pre style="margin:0; padding:0 ">  26: );</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   //////////////////////</pre>
<pre style="margin:0; padding:0 ">  29:   // Regfile instance //</pre>
<pre style="margin:0; padding:0 ">  30:   //////////////////////</pre>
<pre style="margin:0; padding:0 ">  31: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic [N_ESC_SEV-1:0] esc_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   nmi_gen_reg_pkg::nmi_gen_reg2hw_t reg2hw;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   nmi_gen_reg_pkg::nmi_gen_hw2reg_t hw2reg;</pre>
<pre style="margin:0; padding:0 ">  35: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   nmi_gen_reg_top i_reg (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:     .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     .tl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:     .reg2hw,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:     .hw2reg,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     .devmode_i(1'b1)</pre>
<pre style="margin:0; padding:0 ">  44:   );</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="margin:0; padding:0 ">  46:   ////////////////</pre>
<pre style="margin:0; padding:0 ">  47:   // Interrupts //</pre>
<pre style="margin:0; padding:0 ">  48:   ////////////////</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   prim_intr_hw #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .Width(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   ) i_intr_esc0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     .event_intr_i           ( esc_en[0]                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .reg2hw_intr_enable_q_i ( reg2hw.intr_enable.esc0.q  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     .reg2hw_intr_test_q_i   ( reg2hw.intr_test.esc0.q    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:     .reg2hw_intr_test_qe_i  ( reg2hw.intr_test.esc0.qe   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .reg2hw_intr_state_q_i  ( reg2hw.intr_state.esc0.q   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     .hw2reg_intr_state_de_o ( hw2reg.intr_state.esc0.de  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .hw2reg_intr_state_d_o  ( hw2reg.intr_state.esc0.d   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .intr_o                 ( intr_esc0_o                )</pre>
<pre style="margin:0; padding:0 ">  61:   );</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   prim_intr_hw #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .Width(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:   ) i_intr_esc1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .event_intr_i           ( esc_en[1]                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .reg2hw_intr_enable_q_i ( reg2hw.intr_enable.esc1.q  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .reg2hw_intr_test_q_i   ( reg2hw.intr_test.esc1.q    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .reg2hw_intr_test_qe_i  ( reg2hw.intr_test.esc1.qe   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .reg2hw_intr_state_q_i  ( reg2hw.intr_state.esc1.q   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .hw2reg_intr_state_de_o ( hw2reg.intr_state.esc1.de  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .hw2reg_intr_state_d_o  ( hw2reg.intr_state.esc1.d   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .intr_o                 ( intr_esc1_o                )</pre>
<pre style="margin:0; padding:0 ">  74:   );</pre>
<pre style="margin:0; padding:0 ">  75: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   prim_intr_hw #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .Width(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   ) i_intr_esc2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .event_intr_i           ( esc_en[2]                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     .reg2hw_intr_enable_q_i ( reg2hw.intr_enable.esc2.q  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .reg2hw_intr_test_q_i   ( reg2hw.intr_test.esc2.q    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:     .reg2hw_intr_test_qe_i  ( reg2hw.intr_test.esc2.qe   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     .reg2hw_intr_state_q_i  ( reg2hw.intr_state.esc2.q   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:     .hw2reg_intr_state_de_o ( hw2reg.intr_state.esc2.de  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:     .hw2reg_intr_state_d_o  ( hw2reg.intr_state.esc2.d   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     .intr_o                 ( intr_esc2_o                )</pre>
<pre style="margin:0; padding:0 ">  87:   );</pre>
<pre style="margin:0; padding:0 ">  88: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   prim_intr_hw #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:     .Width(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   ) i_intr_esc3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:     .event_intr_i           ( esc_en[3]                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:     .reg2hw_intr_enable_q_i ( reg2hw.intr_enable.esc3.q  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     .reg2hw_intr_test_q_i   ( reg2hw.intr_test.esc3.q    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     .reg2hw_intr_test_qe_i  ( reg2hw.intr_test.esc3.qe   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     .reg2hw_intr_state_q_i  ( reg2hw.intr_state.esc3.q   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .hw2reg_intr_state_de_o ( hw2reg.intr_state.esc3.de  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:     .hw2reg_intr_state_d_o  ( hw2reg.intr_state.esc3.d   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     .intr_o                 ( intr_esc3_o                )</pre>
<pre style="margin:0; padding:0 "> 100:   );</pre>
<pre style="margin:0; padding:0 "> 101: </pre>
<pre style="margin:0; padding:0 "> 102:   /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 103:   // Connect escalation signal receivers //</pre>
<pre style="margin:0; padding:0 "> 104:   /////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   for (genvar k = 0; k < N_ESC_SEV; k++) begin : gen_esc_sev</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     prim_esc_receiver i_prim_esc_receiver (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:       .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:       .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:       .esc_en_o ( esc_en[k]   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       .esc_rx_o ( esc_rx_o[k] ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:       .esc_tx_i ( esc_tx_i[k] )</pre>
<pre style="margin:0; padding:0 "> 112:     );</pre>
<pre id="id113" style="background-color: #FFB6C1; margin:0; padding:0 "> 113:   end : gen_esc_sev</pre>
<pre style="margin:0; padding:0 "> 114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115: endmodule : nmi_gen</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
</body>
</html>
