
<p><big><b>3. Lab steps</b></big></p>

<p>This section outlines the sequence of steps, necessary to complete the
lab.  Almost all generic steps in this lab are the same as in <i>MIPSfpga
2.0 Lab YP1.  Using MIPSfpga with Serial Loader Flow that does not require
BusBlaster board and OpenOCD software</i>.  Such generic steps are not
described in this section.  Only the steps different from <i>Lab YP1</i> are
explained in details.</p>

<p><big><b>3.1. Backup core RTL code</b></big></p>

<p>This lab requires you to modify core RTL code to connect the internal
signals to the external LEDs. Before modifying code for the core, we
recommend you back it up.</p>

<p>Under Windows:</p>

<blockquote><pre>
cd <i>MIPSfpga_top_directory</i>
cp -r core_rtl/* core_rtl_golden
</pre></blockquote>

<p>Under Linux:</p>

<blockquote><pre>
cd <i>MIPSfpga_top_directory</i>
xcopy /i core_rtl core_rtl_golden
</pre></blockquote>

<p><big><b>3.2. Examine core RTL to find the bypass signals</b></big></p>

<p>We need to figure out which signals are involved in the pipeline bypass.
One way to do this is to simply search for <i>"bypass"</i> string in core
RTL files. The search should be case-insensitive:</p>

<p>Under Windows:</p>

<blockquote><pre>
cd core_rtl
findstr /i bypass *
</pre></blockquote>

<p>Under Linux:</p>

<blockquote><pre>
cd core_rtl
grep -i bypass *
</pre></blockquote>

<p>You will notice the following four signals:</p>

<blockquote><pre>
m14k_mpc.v:output mpc_aselres_e;  // Bypass res_m as src A
m14k_mpc.v:output mpc_aselwr_e;   // Bypass res_w as src A
m14k_mpc.v:output mpc_bselall_e;  // Bypass res_w as src B
m14k_mpc.v:output mpc_bselres_e;  // Bypass res_m as src B
</pre></blockquote>

<p>Those signals are involved in bypass control. The name (<i>m14k_mpc</i>)
of the module which produces those signals means "master pipeline
controller".</p>

<p><big><b>3.3. Modify core RTL files to propagate the bypass signals to the
top of the core's module hierarchy</b></big></p>

<p>In order to connect the bypass signals to the external LEDs, we need to
propagate those signals to the top through three levels of hierarchy:
<i>m14k_core</i>, <i>m14k_cpu</i> and <i>m14k_top</i>.</p>

<p>Open <i>core_rtl/m14k_core.v</i> in any editor, add <i>`include
"mfp_ahb_lite_matrix_config.vh"</i> before the module and the following code
to the module port declarations:</p>

<blockquote><p>File <i>core_rtl/m14k_core.v</i></p>
<pre>
//      antitamper_present);

        antitamper_present

`ifdef MFP_DEMO_PIPE_BYPASS
        ,
        mpc_aselres_e,
        mpc_aselwr_e,
        mpc_bselall_e,
        mpc_bselres_e
`endif

);

`ifdef MFP_DEMO_PIPE_BYPASS
output mpc_aselres_e;
output mpc_aselwr_e;
output mpc_bselall_e;
output mpc_bselres_e;
`endif
</pre></blockquote>

<p>Modify <i>core_rtl/m14k_cpu.v</i> in three places: add <i>`include
"mfp_ahb_lite_matrix_config.vh"</i> before the module, add the output ports
for the bypass signals, add the connections for <i>m14k_core</i>
instantiation:</p>

<blockquote><p>File <i>core_rtl/m14k_cpu.v</i></p>
<pre>
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

`include "mfp_ahb_lite_matrix_config.vh"

module m14k_cpu(

        . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

//        SI_PCInt);

        SI_PCInt
        
`ifdef MFP_DEMO_PIPE_BYPASS
        ,
        mpc_aselres_e,
        mpc_aselwr_e,
        mpc_bselall_e,
        mpc_bselres_e
`endif

);

`ifdef MFP_DEMO_PIPE_BYPASS
output mpc_aselres_e;
output mpc_aselwr_e;
output mpc_bselall_e;
output mpc_bselres_e;
`endif

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

m14k_core core (

        . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

        .tcb_bistfrom(tcb_bistfrom)

`ifdef MFP_DEMO_PIPE_BYPASS
        ,
        .mpc_aselres_e(mpc_aselres_e),
        .mpc_aselwr_e(mpc_aselwr_e),
        .mpc_bselall_e(mpc_bselall_e),
        .mpc_bselres_e(mpc_bselres_e)

`endif
        );
</pre></blockquote>

<p>Modify <i>core_rtl/m14k_top.v</i> in similar fashion as
<i>core_rtl/m14k_cpu.v</i>.</p>

<p><big><b>3.4. Review lab code modifications in <i>system_rtl</i> and
<i>testbench</i> directories</b></big></p>

<p>Search for <i>MFP_DEMO_PIPE_BYPASS</i> symbol in <i>system_rtl</i> and
<i>testbench</i> directories. Review the code fragments where that symbol
occurs.</p>

<p>Modify the configuration parameters in the file
<i>system_rtl/mfp_ahb_lite_matrix_config.vh</i> as follows:</p>

<blockquote><pre>

//
//  Configuration parameters
//

// `define MFP_USE_WORD_MEMORY
// `define MFP_INITIALIZE_MEMORY_FROM_TXT_FILE
   `define MFP_USE_SLOW_CLOCK_AND_CLOCK_MUX
   `define MFP_USE_UART_PROGRAM_LOADER
// `define MFP_DEMO_LIGHT_SENSOR
// `define MFP_DEMO_CACHE_MISSES
   `define MFP_DEMO_PIPE_BYPASS

</pre></blockquote>

<p>Review the following fragments of <i>system_rtl/mfp_system.v</i>:</p>

<blockquote><pre>
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

`ifdef MFP_DEMO_PIPE_BYPASS
    wire         mpc_aselres_e;
    wire         mpc_aselwr_e;
    wire         mpc_bselall_e;
    wire         mpc_bselres_e;
`endif

    m14k_top m14k_top
    (

        . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

        .UDI_toudi             ( UDI_toudi             )

`ifdef MFP_DEMO_PIPE_BYPASS
        ,
        .mpc_aselres_e         ( mpc_aselres_e         ),     
        .mpc_aselwr_e          ( mpc_aselwr_e          ),     
        .mpc_bselall_e         ( mpc_bselall_e         ),     
        .mpc_bselres_e         ( mpc_bselres_e         )      
`endif

    );

    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

    `ifdef MFP_DEMO_CACHE_MISSES

    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

    `elsif MFP_DEMO_PIPE_BYPASS

    assign IO_GreenLEDs = { { `MFP_N_GREEN_LEDS - 5 { 1'b0 } },

        HCLK,
        mpc_aselres_e,  // Bypass res_m as src A
        mpc_bselres_e   // Bypass res_m as src B
        mpc_aselwr_e,   // Bypass res_w as src A
        mpc_bselall_e,  // Bypass res_w as src B
    };

    `endif

</pre></blockquote>

<p><big><b>3.5.  Connect the board to the computer</b></big></p>

<p>For <i>Digilent</i> boards, such as <i>Nexys4</i>, <i>Nexys4 DDR</i> or
<i>Basys3</i>, this step is obvious.  For <i>Altera/Terasic</i> boards some
additional steps required:</p>

<ol>

<li>Connect USB-to-UART connector to FPGA board.  Either <i>FT232RL</i> or
<i>PL2303TA</i> that you can by from AliExpress or Radio Shack will do the
job.  <i>TX</i> output from the connector (green wire on <i>PL2303TA</i>)
should go to pin 3 from right bottom on Terasic DE0, DE0-CV, DE1, DE2-115
(right top on DE0-Nano) and <i>GND</i> output (black wire on
<i>PL2303TA</i>) should be connected to pin 6 from right bottom on Terasic
DE0, DE0-CV, DE1, DE2-115 (right top on DE0-Nano).  Please consult photo
picture in <i>Lab YP1</i> to avoid short-circuit or other connection
problems.</li>

<li>For <i>FT232RL</i> connector: make sure to set 3.3V/5V jumper on
<i>FT232RL</i> part to 3.3V.</li>

<li>For the boards that require external power in addition to the power that
comes from USB, connect the power supply.  The boards that require the extra
power supply include <i>Terasic DE2-115</i>.</li>

<li>Connect FPGA board to the computer using main connection cable provided
by the board manufacturers.  Make sure to put USB cable to the right jack
when ambiguity exists (such as in <i>Terasic DE2-115</i> board).</li>

<li>Make sure to power the FPGA board (turn on the power switch) before
connecting the UART cable from USB-to-UART connector to the computer. 
Failing to do so may result in electric damage to the board.</li>

<li>Connect USB-to-UART connector to FPGA board.</li>

</ol>

<p><big><b>3.6.  Run the synthesis and configure the FPGA with the
synthesized MIPSfpga system</b></big></p>

<p>This step is identical to the synthesis step in <i>Lab YP1</i></p>

<p><big><b>3.7.  Go to the lab directory and clean it up</b></big></p>

<p>Under Windows:</p>

<blockquote><pre>
cd programs\06_pipeline_bypasses
00_clean_all.bat
</pre></blockquote>

<p>Under Linux:</p>

<blockquote><pre>
cd programs/06_pipeline_bypasses
./00_clean_all.sh
</pre></blockquote>

<p><big><b>3.8.  Review the lab program code</b></big></p>

<p>The main program is located in file <i>programs/06_pipeline_bypasses/main.c</i>. After
reset and running the boot sequence the <i>main()</i> function calls one of
several routines written in assembly language, depending on the position of
three switches in the board: <i>sw[4]</i>, <i>sw[5]</i>, <i>sw[6]</i>:</p>

<blockquote><p>File <i>programs/06_pipeline_bypasses/main.c</i></p>
<pre>

#include "mfp_memory_mapped_registers.h"

int main ()
{
    MFP_7_SEGMENT_HEX = MFP_SWITCHES >> 4;

    switch (MFP_SWITCHES >> 4)
    {
        case 0: demo_bypass_a_from_alu_instruction        (); break;
        case 1: demo_bypass_b_from_alu_instruction        (); break;
        case 2: demo_bypass_a_and_b_from_alu_instruction  (); break;
        case 3: demo_bypass_a_from_load_instruction       (); break;
        case 4: demo_bypass_b_from_load_instruction       (); break;
        case 5: demo_bypass_a_and_b_from_load_instruction (); break;
    }

    return 0;
}

</pre></blockquote>

<p>The assembly subroutines are located in <i>programs/06_pipeline_bypasses/demo_bypasses.S</i>.
They written in a way to cause different types of pipeline forwarding
in the simplest fashion, with one forwarded register and without cycle timing
effects due to cache misses. For example, subroutine <i>demo_bypass_a_from_alu_instruction</i>:</p>

<blockquote><p>File <i>programs/06_pipeline_bypasses/demo_bypasses.S</i></p>
<pre>
        . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

        .text

        .global demo_bypass_a_from_alu_instruction

demo_bypass_a_from_alu_instruction:

        li      t0, 0x001
        li      t1, 0x010
1:
        addiu   t1, t0, 1
        addu    t2, t1, t0
        b       1b
        nop

</pre></blockquote>

<p><big><b>3.9.  Prepare the first software run</b></big></p>

<p>Following the procedure described in <i>Lab YP1</i>, compile and link the
program, generate Motorola S-Record file and upload this file into the
memory of the synthesized MIPSfpga-based system on the board.</p>

<p>Under Windows:</p>

<ol>

<li>cd programs\06_pipeline_bypasses</li>

<li>run 02_compile_and_link.bat</li>

<li>run 08_generate_motorola_s_record_file.bat</li>

<li>run 11_check_which_com_port_is_used.bat</li>

<li>edit 12_upload_to_the_board_using_uart.bat based on the result from the
previous step - set the working port in "set a=" assignment.</li>

<li>Make sure the switches 0, 1, 4, 5, 6 on FPGA board are turned off. 
Switches 0 and 1 control the speed of the clock, while switches 4, 5, and 6
determines which pipeline bypass demo function is called after reset and
boot sequence
 - see <i>3.8.  Review the lab program code</i>.  If the switches 0 and 1
are not off, the loading through UART is not going to work.  For more
details about the switchable clock see <i>MIPSfpga 2.0 Lab YP2.  Using
switchable clock to observe the CPU cycle-by-cycle</i>.</li>

<li>run 12_upload_to_the_board_using_uart.bat</li>

</ol>

<p>Under Linux:</p>

<p>If uploading program to the board first time during the current Linux
session, add the current user to <i>dialout</i> Linux group. Enter the
<i>root</i> password when prompted:</p>

<blockquote><pre>
sudo adduser $USER dialout
su - $USER
</pre></blockquote>

<p>After that:</p>

<ol>

<li>cd programs/06_pipeline_bypasses</li>

<li>run ./02_compile_and_link.sh</li>

<li>run ./08_generate_motorola_s_record_file.sh</li>

<li>run ./11_check_which_com_port_is_used.sh</li>

<li>edit ./12_upload_to_the_board_using_uart.sh based on the result from the
previous step - set the working port in "set a=" assignment</li>

<li>Make sure the switches 0, 1, 4, 5, 6 on FPGA board are turned off. 
Switches 0 and 1 control the speed of the clock, while switches 4, 5, and 6
determines which pipeline bypass demo function is called after reset and
boot sequence - see <i>3.8.  Review the lab program code</i>.  If the
switches 0 and 1 are not off, the loading through UART is not going to work. 
For more details about the switchable clock see <i>MIPSfpga 2.0 Lab YP2. 
Using switchable clock to observe the CPU cycle-by-cycle</i>.</li>

<li>./run 12_upload_to_the_board_using_uart.sh</li>

</ol>

<p><big><b>3.10. The first run</b></big></p>

<ol>

<li>Set the switches 4, 5 and 6 on FPGA board to off position. Such setting
means that after the reset the program will run assembly demo number 0. Make
sure the switches 0 and 1 are off, otherwise the boot sequence (a sequence
of processor instructions before <i>main</i> function) will take too long,
since these switches control the clock frequency.</li>

<li><p>Reset the processor.  The reset buttons for each board are listed
in the table below:</p>

<table border=1 cellpadding=10 cellspacing=0 rules=all>
<tr>
<th>Board</th>
<th>Reset button</th>
</tr>
<tr><td>Digilent Basys3</td><td>Up</td></tr>
<tr><td>Digilent Nexys4</td><td>Dedicated CPU Reset</td></tr>
<tr><td>Digilent Nexys4 DDR</td><td>Dedicated CPU Reset</td></tr>
<tr><td>Terasic DE0</td><td>Button/Key 0</td></tr>
<tr><td>Terasic DE0-CV</td><td>Dedicated reset button</td></tr>
<tr><td>Terasic DE0-Nano</td><td>Button/Key 0</td></tr>
<tr><td>Terasic DE1</td><td>Button/Key 0</td></tr>
<tr><td>Terasic DE2-115</td><td>Button/Key 0</td></tr>
<tr><td>Terasic DE10-Lite</td><td>Button/Key 0</td></tr>
</table>

</li>

<li>Turn the switch 0 on.  This will switch the system clock from 25 MHz to
0.75 Hz, less than one beat per second.  You should see LED 7 start
blinking, it is connected straight to the system clock.</li>

<li>Check that the seven-segment display shows "0" which is consistent
with switches 4, 5, 6 and the code of the program.</li>

<li><p>Now turn your attention to LEDs 0, 1, 2, 3. They are connected to the following
bypass control signals:</p>

<table border=1 cellpadding=10 cellspacing=0 rules=all>
<tr>
<th rowspan=2>LEDs (left to right)</th>
<th colspan=2>Bypass control signals</th>
</tr>
<tr>
<th>Name</th>
<th>Function (according to the comment in Verilog code)</th>
</tr>
<tr><td>3</td><td>mpc_aselres_e</td><td>Bypasses result from M stage (res_m) as source A (rs) for the next instruction</td></tr>
<tr><td>2</td><td>mpc_bselres_e</td><td>Bypasses result from M stage (res_m) as source B (rt) for the next instruction</td></tr>
<tr><td>1</td><td>mpc_aselwr_e</td><td>Bypasses result from A stage (res_w) as source A (rs) for the next instruction</td></tr>
<tr><td>0</td><td>mpc_bselall_e</td><td>Bypasses result from A stage (res_w) as source B (rt) for the next instruction</td></tr>
</table>

</li>

<li><p>You can see LED 3 blinking from time to time, indicating bypass of ALU
result to the source A of the next instruction. This is consistent with demo
0 code:</p>

<blockquote><p>File <i>programs/06_pipeline_bypasses/demo_bypasses.S</i></p>
<pre>
        . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1:
        addiu   t1, t0, 1
        addu    t2, t1, t0
        b       1b
        nop

</pre></blockquote>

</li>
</ol>

<p><big><b>3.11. The subsequent runs</b></big></p>

<p>Set the switches 4, 5 and 6 on FPGA board to another position (001), set
the switch 0 to off position, then reset the processor, turn switch 1 on and
observe the patterns of blinking again.Repeat for all 6 bypass demos, with
switches 4, 5 and 6 set to 000, 001, 010, 011, 100, 101. Does the expected
behavior, based on reviewing the assembly code, always matches the pattern?
If not, look to the logic that uses bypass control signals and try to
explain what happens.</p>
