<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4768" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4768{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4768{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4768{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4768{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_4768{left:523px;bottom:998px;letter-spacing:-0.14px;}
#t6_4768{left:189px;bottom:973px;letter-spacing:-0.17px;}
#t7_4768{left:523px;bottom:973px;letter-spacing:-0.12px;}
#t8_4768{left:189px;bottom:949px;letter-spacing:-0.14px;}
#t9_4768{left:523px;bottom:949px;letter-spacing:-0.14px;}
#ta_4768{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tb_4768{left:523px;bottom:924px;letter-spacing:-0.12px;}
#tc_4768{left:189px;bottom:900px;letter-spacing:-0.14px;}
#td_4768{left:523px;bottom:900px;letter-spacing:-0.14px;}
#te_4768{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tf_4768{left:523px;bottom:875px;letter-spacing:-0.12px;}
#tg_4768{left:189px;bottom:851px;letter-spacing:-0.14px;}
#th_4768{left:523px;bottom:851px;letter-spacing:-0.12px;}
#ti_4768{left:189px;bottom:826px;letter-spacing:-0.14px;}
#tj_4768{left:523px;bottom:826px;letter-spacing:-0.12px;}
#tk_4768{left:189px;bottom:802px;letter-spacing:-0.14px;}
#tl_4768{left:523px;bottom:802px;letter-spacing:-0.12px;}
#tm_4768{left:189px;bottom:778px;letter-spacing:-0.12px;}
#tn_4768{left:523px;bottom:778px;letter-spacing:-0.12px;}
#to_4768{left:189px;bottom:753px;letter-spacing:-0.12px;}
#tp_4768{left:523px;bottom:753px;letter-spacing:-0.12px;}
#tq_4768{left:189px;bottom:729px;letter-spacing:-0.14px;}
#tr_4768{left:523px;bottom:729px;letter-spacing:-0.14px;}
#ts_4768{left:81px;bottom:704px;letter-spacing:-0.16px;}
#tt_4768{left:142px;bottom:704px;letter-spacing:-0.16px;}
#tu_4768{left:189px;bottom:704px;letter-spacing:-0.15px;}
#tv_4768{left:429px;bottom:704px;letter-spacing:-0.14px;}
#tw_4768{left:523px;bottom:704px;letter-spacing:-0.11px;}
#tx_4768{left:189px;bottom:680px;letter-spacing:-0.11px;}
#ty_4768{left:523px;bottom:680px;letter-spacing:-0.14px;}
#tz_4768{left:189px;bottom:655px;}
#t10_4768{left:523px;bottom:655px;letter-spacing:-0.15px;}
#t11_4768{left:189px;bottom:631px;}
#t12_4768{left:523px;bottom:631px;letter-spacing:-0.15px;}
#t13_4768{left:189px;bottom:606px;letter-spacing:-0.13px;}
#t14_4768{left:523px;bottom:606px;letter-spacing:-0.14px;}
#t15_4768{left:189px;bottom:582px;letter-spacing:-0.13px;}
#t16_4768{left:523px;bottom:582px;letter-spacing:-0.14px;}
#t17_4768{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t18_4768{left:523px;bottom:558px;letter-spacing:-0.14px;}
#t19_4768{left:189px;bottom:533px;letter-spacing:-0.13px;}
#t1a_4768{left:523px;bottom:533px;letter-spacing:-0.15px;}
#t1b_4768{left:189px;bottom:509px;letter-spacing:-0.13px;}
#t1c_4768{left:523px;bottom:509px;letter-spacing:-0.15px;}
#t1d_4768{left:189px;bottom:484px;letter-spacing:-0.13px;}
#t1e_4768{left:523px;bottom:484px;letter-spacing:-0.15px;}
#t1f_4768{left:189px;bottom:460px;letter-spacing:-0.13px;}
#t1g_4768{left:523px;bottom:460px;letter-spacing:-0.15px;}
#t1h_4768{left:189px;bottom:435px;letter-spacing:-0.14px;}
#t1i_4768{left:523px;bottom:435px;letter-spacing:-0.14px;}
#t1j_4768{left:81px;bottom:411px;letter-spacing:-0.16px;}
#t1k_4768{left:142px;bottom:411px;letter-spacing:-0.17px;}
#t1l_4768{left:189px;bottom:411px;letter-spacing:-0.16px;}
#t1m_4768{left:429px;bottom:411px;letter-spacing:-0.14px;}
#t1n_4768{left:523px;bottom:411px;letter-spacing:-0.12px;}
#t1o_4768{left:523px;bottom:389px;letter-spacing:-0.12px;}
#t1p_4768{left:523px;bottom:373px;letter-spacing:-0.12px;}
#t1q_4768{left:189px;bottom:348px;letter-spacing:-0.14px;}
#t1r_4768{left:523px;bottom:348px;letter-spacing:-0.14px;}
#t1s_4768{left:189px;bottom:324px;letter-spacing:-0.14px;}
#t1t_4768{left:523px;bottom:324px;letter-spacing:-0.14px;}
#t1u_4768{left:523px;bottom:302px;letter-spacing:-0.11px;}
#t1v_4768{left:523px;bottom:286px;letter-spacing:-0.11px;}
#t1w_4768{left:523px;bottom:269px;letter-spacing:-0.11px;}
#t1x_4768{left:189px;bottom:244px;letter-spacing:-0.14px;}
#t1y_4768{left:523px;bottom:244px;letter-spacing:-0.13px;}
#t1z_4768{left:523px;bottom:223px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t20_4768{left:523px;bottom:206px;letter-spacing:-0.12px;}
#t21_4768{left:523px;bottom:189px;letter-spacing:-0.11px;}
#t22_4768{left:189px;bottom:165px;letter-spacing:-0.14px;}
#t23_4768{left:523px;bottom:165px;letter-spacing:-0.14px;}
#t24_4768{left:81px;bottom:140px;letter-spacing:-0.16px;}
#t25_4768{left:142px;bottom:140px;letter-spacing:-0.18px;}
#t26_4768{left:189px;bottom:140px;letter-spacing:-0.15px;}
#t27_4768{left:429px;bottom:140px;letter-spacing:-0.14px;}
#t28_4768{left:523px;bottom:140px;letter-spacing:-0.12px;}
#t29_4768{left:189px;bottom:116px;}
#t2a_4768{left:523px;bottom:116px;letter-spacing:-0.14px;}
#t2b_4768{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2c_4768{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2d_4768{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2e_4768{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2f_4768{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_4768{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t2h_4768{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_4768{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2j_4768{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4768{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4768{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4768{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4768{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4768{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4768" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4768Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4768" style="-webkit-user-select: none;"><object width="935" height="1210" data="4768/4768.svg" type="image/svg+xml" id="pdf4768" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4768" class="t s1_4768">2-246 </span><span id="t2_4768" class="t s1_4768">Vol. 4 </span>
<span id="t3_4768" class="t s2_4768">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4768" class="t s3_4768">9:3 </span><span id="t5_4768" class="t s3_4768">Reserved </span>
<span id="t6_4768" class="t s3_4768">10 </span><span id="t7_4768" class="t s3_4768">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t8_4768" class="t s3_4768">14:11 </span><span id="t9_4768" class="t s3_4768">Reserved </span>
<span id="ta_4768" class="t s3_4768">15 </span><span id="tb_4768" class="t s3_4768">CFG Lock (R/WO) </span>
<span id="tc_4768" class="t s3_4768">24:16 </span><span id="td_4768" class="t s3_4768">Reserved </span>
<span id="te_4768" class="t s3_4768">25 </span><span id="tf_4768" class="t s3_4768">C3 State Auto Demotion Enable (R/W) </span>
<span id="tg_4768" class="t s3_4768">26 </span><span id="th_4768" class="t s3_4768">C1 State Auto Demotion Enable (R/W) </span>
<span id="ti_4768" class="t s3_4768">27 </span><span id="tj_4768" class="t s3_4768">Enable C3 Undemotion (R/W) </span>
<span id="tk_4768" class="t s3_4768">28 </span><span id="tl_4768" class="t s3_4768">Enable C1 Undemotion (R/W) </span>
<span id="tm_4768" class="t s3_4768">29 </span><span id="tn_4768" class="t s3_4768">Package C State Demotion Enable (R/W) </span>
<span id="to_4768" class="t s3_4768">30 </span><span id="tp_4768" class="t s3_4768">Package C State UnDemotion Enable (R/W) </span>
<span id="tq_4768" class="t s3_4768">63:31 </span><span id="tr_4768" class="t s3_4768">Reserved </span>
<span id="ts_4768" class="t s3_4768">179H </span><span id="tt_4768" class="t s3_4768">377 </span><span id="tu_4768" class="t s3_4768">IA32_MCG_CAP </span><span id="tv_4768" class="t s3_4768">Thread </span><span id="tw_4768" class="t s3_4768">Global Machine Check Capability (R/O) </span>
<span id="tx_4768" class="t s3_4768">7:0 </span><span id="ty_4768" class="t s3_4768">Count </span>
<span id="tz_4768" class="t s3_4768">8 </span><span id="t10_4768" class="t s3_4768">MCG_CTL_P </span>
<span id="t11_4768" class="t s3_4768">9 </span><span id="t12_4768" class="t s3_4768">MCG_EXT_P </span>
<span id="t13_4768" class="t s3_4768">10 </span><span id="t14_4768" class="t s3_4768">MCP_CMCI_P </span>
<span id="t15_4768" class="t s3_4768">11 </span><span id="t16_4768" class="t s3_4768">MCG_TES_P </span>
<span id="t17_4768" class="t s3_4768">15:12 </span><span id="t18_4768" class="t s3_4768">Reserved </span>
<span id="t19_4768" class="t s3_4768">23:16 </span><span id="t1a_4768" class="t s3_4768">MCG_EXT_CNT </span>
<span id="t1b_4768" class="t s3_4768">24 </span><span id="t1c_4768" class="t s3_4768">MCG_SER_P </span>
<span id="t1d_4768" class="t s3_4768">25 </span><span id="t1e_4768" class="t s3_4768">MCG_EM_P </span>
<span id="t1f_4768" class="t s3_4768">26 </span><span id="t1g_4768" class="t s3_4768">MCG_ELOG_P </span>
<span id="t1h_4768" class="t s3_4768">63:27 </span><span id="t1i_4768" class="t s3_4768">Reserved </span>
<span id="t1j_4768" class="t s3_4768">17DH </span><span id="t1k_4768" class="t s3_4768">381 </span><span id="t1l_4768" class="t s3_4768">MSR_SMM_MCA_CAP </span><span id="t1m_4768" class="t s3_4768">Thread </span><span id="t1n_4768" class="t s3_4768">Enhanced SMM Capabilities (SMM-RO) </span>
<span id="t1o_4768" class="t s3_4768">Reports SMM capability Enhancement. Accessible only </span>
<span id="t1p_4768" class="t s3_4768">while in SMM. </span>
<span id="t1q_4768" class="t s3_4768">57:0 </span><span id="t1r_4768" class="t s3_4768">Reserved </span>
<span id="t1s_4768" class="t s3_4768">58 </span><span id="t1t_4768" class="t s3_4768">SMM_Code_Access_Chk (SMM-RO) </span>
<span id="t1u_4768" class="t s3_4768">If set to 1, indicates that the SMM code access </span>
<span id="t1v_4768" class="t s3_4768">restriction is supported and a host-space interface </span>
<span id="t1w_4768" class="t s3_4768">available to SMM handler. </span>
<span id="t1x_4768" class="t s3_4768">59 </span><span id="t1y_4768" class="t s3_4768">Long_Flow_Indication (SMM-RO) </span>
<span id="t1z_4768" class="t s3_4768">If set to 1, indicates that the SMM long flow indicator is </span>
<span id="t20_4768" class="t s3_4768">supported and a host-space interface available to SMM </span>
<span id="t21_4768" class="t s3_4768">handler. </span>
<span id="t22_4768" class="t s3_4768">63:60 </span><span id="t23_4768" class="t s3_4768">Reserved </span>
<span id="t24_4768" class="t s3_4768">17FH </span><span id="t25_4768" class="t s3_4768">383 </span><span id="t26_4768" class="t s3_4768">MSR_ERROR_CONTROL </span><span id="t27_4768" class="t s3_4768">Package </span><span id="t28_4768" class="t s3_4768">MC Bank Error Configuration (R/W) </span>
<span id="t29_4768" class="t s3_4768">0 </span><span id="t2a_4768" class="t s3_4768">Reserved </span>
<span id="t2b_4768" class="t s4_4768">Table 2-32. </span><span id="t2c_4768" class="t s4_4768">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t2d_4768" class="t s5_4768">Register </span>
<span id="t2e_4768" class="t s5_4768">Address </span><span id="t2f_4768" class="t s5_4768">Register Name / Bit Fields </span><span id="t2g_4768" class="t s5_4768">Scope </span><span id="t2h_4768" class="t s5_4768">Bit Description </span>
<span id="t2i_4768" class="t s5_4768">Hex </span><span id="t2j_4768" class="t s5_4768">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
