<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
  <meta content="text/html; charset=ISO-8859-1"
 http-equiv="content-type">
  <title>Controller</title>
</head>
<body>
module lc_semi_dec(rst, ri, ai, ro, ao, l, delay_select);<br>
<br>
input rst, ri, ao;<br>
input [1:0] delay_select;<br>
output l, ai, ro;<br>
<br>
wire ridp, ridm; // pulse and matched delayed ri //<br>
wire nl;<br>
wire nrst, lninp1, lninp2;<br>
wire roainp;<br>
wire ridp1,ridp2,ridp3;<br>
<br>
//synthesis attribute keep of ridp2 is true<br>
not not3(ridp2,ridp1);<br>
//synthesis attribute keep of ridp3 is true<br>
not not4(ridp3,ridp2);<br>
<br>
//##synthesis attribute keep_hierarchy of pd is yes<br>
&nbsp;pulse_delayIF pd(.inp(ri), .outp(ridp), .outp1(ridp1));<br>
//##synthesis attribute keep_hierarchy of md is yes<br>
&nbsp;matched_delayIF md (.inp2(ridp), .inp3(ridp3), .outp2(ridm),
.delay_select(delay_select));<br>
&nbsp;<br>
&nbsp;wire ro_master,ao_master,l_slave;<br>
&nbsp;<br>
&nbsp;master_ctrl master_ctrl_(rst, ridm, ai, ro_master, ao_master, l);<br>
<br>
&nbsp;slave_ctrl&nbsp; slave_ctrl_(rst, ro_master, ao_master, ro, ao,
l_slave);<br>
<br>
&nbsp;// #synthesis attribute CLOCK_SIGNAL of l is YES<br>
&nbsp;// #synthesis attribute CLOCK_SIGNAL of ai is YES <br>
&nbsp;// synthesis attribute TIG of ri<br>
&nbsp;// synthesis attribute TIG of ao<br>
&nbsp;// #synthesis attribute MAX_FANOUT of lc_semi_decIF is 30<br>
&nbsp; &nbsp;<br>
endmodule
</body>
</html>
