alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../RAM_Fifo/packet_to_fifo_TB.v : (147, 20): Undeclared identifier: errors_counter.
# Error: VCP5103 ../../../RAM_Fifo/packet_to_fifo_TB.v : (149, 30): Undeclared identifier: report_file.
# Warning: VCP7060 ../../../RAM_Fifo/packet_to_fifo_TB.v : (154, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Error: VCP5103 ../../../RAM_Fifo/packet_to_fifo_TB.v : (156, 28): Undeclared identifier: report_file.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Compile failure 3 Errors 3 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r packet_to_fifo_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.8 [s]
# SLP: Finished : 0.9 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:00 PM, Sunday, April 5, 2020
#  Simulation has been initialized
run 700 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 700 us
# add wave -noreg {/packet_to_fifo_tb/iClk}
# add wave -noreg {/packet_to_fifo_tb/iRst}
# add wave -noreg {/packet_to_fifo_tb/iPacketWr}
# add wave -noreg {/packet_to_fifo_tb/iPacketData}
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:01 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 700 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 700 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:01 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:05 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:05 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:06 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 ../../../RAM_Fifo/packet_to_fifo_TB.v : (69, 10): Syntax error. Unexpected token: @. Expected tokens: ''' , '(' , '{' , 'integer'' , 'real'' ... .
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:06 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:06 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:06 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 20 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:11 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:11 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:13 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:13 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 20 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:14 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:16 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:16 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:16 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:16 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:19 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:19 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:21 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:21 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  5:22 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:35 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:35 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:36 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:36 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:39 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:43 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:46 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:46 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:48 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:48 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:48 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:48 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:48 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0, Recv:2
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:49 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0, Recv:2
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:52 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0, Recv:2
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/packet_to_fifo_tb/UUT/rDataPtr' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:53 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  6:53 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0, Recv:2
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/packet_to_fifo_tb/rRecvPacket' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:01 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:01 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0302
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:02 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0302
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:02 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0302
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (155): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#147_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:10 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.8 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:10 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:15 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:15 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:17 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:17 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
# KERNEL: Warning: KERNEL_0291 Signal '/packet_to_fifo_tb/oWrEn' has already been traced.
# 0 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:18 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
# KERNEL: Warning: KERNEL_0291 Signal '/packet_to_fifo_tb/oWrData' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:19 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:19 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:19 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0000
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:31 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:32 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0000
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 ../../../RAM_Fifo/packet_to_fifo.v : (101, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 ../../../RAM_Fifo/packet_to_fifo.v : (101, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 ../../../RAM_Fifo/packet_to_fifo.v : (101, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 ../../../RAM_Fifo/packet_to_fifo.v : (101, 16): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '[' , '{' ... .
# Error: VCP2020 ../../../RAM_Fifo/packet_to_fifo.v : (127, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 ../../../RAM_Fifo/packet_to_fifo.v : (127, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Compile failure 6 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 5 us
run 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  7:34 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 506 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 506 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5546 kB (elbread=1280 elab2=4121 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:34 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:34 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 2746 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 2746 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:34 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 5306 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 5306 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:35 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 39 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5547 kB (elbread=1280 elab2=4122 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:35 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (159): $finish called.
# KERNEL: Time: 2746 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#151_5@.
# KERNEL: stopped at time: 2746 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:37 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Failed Check Packet. Sent:0100, Recv:0000
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (164): $finish called.
# KERNEL: Time: 221 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#156_5@.
# KERNEL: stopped at time: 221 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:39 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../RAM_Fifo/packet_to_fifo_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module packet_to_fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: packet_to_fifo_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  9:39 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 5 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Write Packet
# KERNEL: Write packet complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 packet_to_fifo_TB.v (164): $finish called.
# KERNEL: Time: 2746 ps,  Iteration: 0,  Instance: /packet_to_fifo_tb,  Process: @INITIAL#156_5@.
# KERNEL: stopped at time: 2746 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (100, 12): Undeclared identifier: iRst.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (124, 19): Undeclared identifier: ERROR.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (133, 12): Undeclared identifier: iRst.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (158, 19): Undeclared identifier: ERROR.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (166, 12): Undeclared identifier: iRst.
# Error: VCP5103 ../../../adc/adc_to_packet.v : (187, 19): Undeclared identifier: ERROR.
# Compile failure 6 Errors 0 Warnings  Analysis time: 0[s].
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5549 kB (elbread=1280 elab2=4124 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:33 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet top_tb fifo_sync_8bit_tb packet_to_fifo_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet.
# Compile success 0 Errors 2 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../adc/adc_to_packet_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Error: VCP5110 ../../../adc/adc_to_packet_TB.v : (51, 39): pAdcDataWidth is not function's identifier.
# Error: VCP2000 ../../../adc/adc_to_packet_TB.v : (51, 39): Syntax error. Unexpected token: ,. Expected tokens: ')'.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'packet_to_fifo' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 38 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5548 kB (elbread=1280 elab2=4123 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:53 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../adc/adc_to_packet_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Warning: VCP7060 ../../../ftdi_fifo/ftdi_fifo_async_TB.v : (308, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb adc_to_packet_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../adc/adc_to_packet_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb adc_to_packet_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../adc/adc_to_packet_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Warning: VCP7060 ../../../ftdi_fifo/ft2232h_async_TB.v : (218, 67): Argument "##############################################" should be a 32-bit multi_channel_descriptor.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb adc_to_packet_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../design_top.v $dsn/../../top_pll.v $dsn/../../UART/uart_fifo.v $dsn/../../ftdi_fifo/ftdi_fifo.v $dsn/../../RAM_Fifo/fifo_sync.v $dsn/../../ftdi_fifo/ft2232h_async.v $dsn/../../UART/uart.v $dsn/../../memory/ram_blocks.v $dsn/../../RAM_Fifo/packet_to_fifo.v $dsn/../../adc/adc_to_packet.v $dsn/../../testbench/top_TB.v $dsn/src/TestBench/fifo_sync_8bit_TB.v $dsn/../../RAM_Fifo/packet_to_fifo_TB.v $dsn/../../adc/adc_to_packet_TB.v $dsn/../../ftdi_fifo/ft2232h_async_TB.v $dsn/../../ftdi_fifo/ftdi_fifo_async_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 ../../../design_top.v : (208, 15): Implicit net declaration, symbol oSiwu has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (120, 18): Implicit net declaration, symbol oRecvErr has not been declared in module uart_fifo.
# Pass 2. Processing instantiations.
# Info: VCP2876 ../../../design_top.v : (119, 33): Implicit net declaration, symbol wUartRcvErr has not been declared in module top.
# Info: VCP2876 ../../../UART/uart_fifo.v : (141, 29): Implicit net declaration, symbol wRcvErr has not been declared in module uart_fifo.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 158).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../design_top.v, ln 262).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 143).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 229).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 274).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../UART/uart.v, ln 334).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../ftdi_fifo/ft2232h_async.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../RAM_Fifo/packet_to_fifo.v, ln 93).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 138).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 170).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top_tb fifo_sync_8bit_tb packet_to_fifo_tb adc_to_packet_tb ft2232h_async_tb ftdi_fifo_async_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r adc_to_packet_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:58 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (176): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#168_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  11:58 PM, Sunday, April 5, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (176): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#168_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5553 kB (elbread=1280 elab2=4128 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:00 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:00 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:02 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:05 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:06 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:06 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:10 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:11 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:11 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:11 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:11 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:14 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:14 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:14 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:15 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4130 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:18 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: adc_to_packet.v (147): Indexes of part-select [128:0] are out of range [51:0] of 'rPacketData'.
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:18 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:18 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:19 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:20 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5554 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:21 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 105).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 144).
# Parameters in case labels, will not check for overlapping labels (c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/../../adc/adc_to_packet.v, ln 176).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 42 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5555 kB (elbread=1280 elab2=4129 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:21 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (178): $finish called.
# KERNEL: Time: 1597 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#170_5@.
# KERNEL: stopped at time: 1597 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:28 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Failed final check. 
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (187): $finish called.
# KERNEL: Time: 1661 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#179_6@.
# KERNEL: stopped at time: 1661 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:29 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Failed final check. 
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (187): $finish called.
# KERNEL: Time: 1661 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#179_6@.
# KERNEL: stopped at time: 1661 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:31 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:31 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Failed final check. 
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (187): $finish called.
# KERNEL: Time: 1661 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#179_6@.
# KERNEL: stopped at time: 1661 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:32 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:32 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (187): $finish called.
# KERNEL: Time: 1666 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#179_6@.
# KERNEL: stopped at time: 1666 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:33 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:33 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 44 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4136 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:34 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
alog -O2 -sve -msg 5 -sv2k12 -work DMM_top $dsn/../../adc/adc_to_packet_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module adc_to_packet found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: adc_to_packet_tb.
# $root top modules: top_tb fifo_sync_8bit_tb ft2232h_async_tb ftdi_fifo_async_tb packet_to_fifo_tb adc_to_packet_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'adc_to_packet' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 45 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=1280 elab2=4135 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\wave.asdb
#  12:34 AM, Monday, April 6, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/aldec/DMM_top/src/wave.asdb'.
run 1 us
# KERNEL: ####################################
# KERNEL: Applying Reset
# KERNEL: Rest Done
# KERNEL: Start Sample: 0
# KERNEL: Sample complete
# KERNEL: Start Sample: 1
# KERNEL: Sample complete
# KERNEL: Start Sample: 2
# KERNEL: Sample complete
# KERNEL: Start Sample: 3
# KERNEL: Sample complete
# KERNEL: Start Sample: 4
# KERNEL: Sample complete
# KERNEL: Start Sample: 5
# KERNEL: Sample complete
# KERNEL: Start Sample: 6
# KERNEL: Sample complete
# KERNEL: Start Sample: 7
# KERNEL: Sample complete
# KERNEL: Start Sample: 8
# KERNEL: Sample complete
# KERNEL: Start Sample: 9
# KERNEL: Sample complete
# KERNEL: Start Sample:10
# KERNEL: Sample complete
# KERNEL: Start Sample:11
# KERNEL: Sample complete
# KERNEL: Start Sample:12
# KERNEL: Sample complete
# KERNEL: Start Sample:13
# KERNEL: Sample complete
# KERNEL: Start Sample:14
# KERNEL: Sample complete
# KERNEL: Start Check Packet
# KERNEL: Check Packet Complete
# KERNEL: Test Completed
# KERNEL: ##############################################.
# RUNTIME: Info: RUNTIME_0068 adc_to_packet_TB.v (184): $finish called.
# KERNEL: Time: 6466 ps,  Iteration: 0,  Instance: /adc_to_packet_tb,  Process: @INITIAL#176_6@.
# KERNEL: stopped at time: 6466 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
