// Seed: 711152228
module module_0 (
    input id_0
    , id_4,
    input logic id_1,
    output id_2,
    input logic id_3
);
  assign id_4[1] = 1;
  logic id_5;
  type_9(
      1, id_0
  );
endmodule
