#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Apr 14 14:09:19 2020
# Process ID: 2728
# Current directory: C:/Programs/lab4_341
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19232 C:\Programs\lab4_341\lab4_341.xpr
# Log file: C:/Programs/lab4_341/vivado.log
# Journal file: C:/Programs/lab4_341\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/lab4_341/lab4_341.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 794.383 ; gain = 168.496
update_compile_order -fileset sources_1
open_bd_design {C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:alu_control:1.0 - alu_control_0
Adding component instance block -- xilinx.com:module_ref:controlUnit:1.0 - controlUnit_0
Adding component instance block -- xilinx.com:module_ref:instmem:1.0 - instmem_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:programCounterADD:1.0 - programCounterADD_0
Adding component instance block -- xilinx.com:module_ref:regfile:1.0 - regfile_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Successfully read diagram <design_1> from BD file <C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets ALU_0_ALUOut]
create_bd_port -dir O -type data aluOut
delete_bd_objs [get_bd_ports aluOut]
create_bd_port -dir O -from 31 -to 0 -type data alutOut
set_property location {827 353} [get_bd_ports alutOut]
startgroup
connect_bd_net [get_bd_ports alutOut] [get_bd_pins ALU_0/ALUOut]
endgroup
connect_bd_net [get_bd_pins regfile_0/write_data] [get_bd_pins ALU_0/ALUOut]
set_property location {840 356} [get_bd_ports alutOut]
save_bd_design
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-927] Following properties on pin /ALU_0/Carryin have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=undef 
WARNING: [BD 41-927] Following properties on pin /programCounter_0/Reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file mkdir C:/Programs/lab4_341/lab4_341.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Programs/lab4_341/lab4_341.srcs/sim_1/new/mip_tb.vhd w ]
add_files -fileset sim_1 C:/Programs/lab4_341/lab4_341.srcs/sim_1/new/mip_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_module_reference design_1_programCounter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clock': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_programCounter_0_0 from programCounter_v1_0 1.0 to programCounter_v1_0 1.0
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /ALU_0/Carryin have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=undef 
WARNING: [BD 41-927] Following properties on pin /programCounter_0/Reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instmem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block programCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block programCounterADD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regfile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
Exporting to file C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Programs/lab4_341/lab4_341.ip_user_files/sim_scripts -ip_user_files_dir C:/Programs/lab4_341/lab4_341.ip_user_files -ipstatic_source_dir C:/Programs/lab4_341/lab4_341.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/modelsim} {questa=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/questa} {riviera=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/riviera} {activehdl=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mip_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raymond Guevara/Desktop/Lab4/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raymond Guevara/Desktop/Lab4/instmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/programCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'programCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/programCounterADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'programCounterADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raymond Guevara/Desktop/Lab4/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_alu_control_0_0/sim/design_1_alu_control_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_alu_control_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_controlUnit_0_0/sim/design_1_controlUnit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_controlUnit_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_instmem_0_0/sim/design_1_instmem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_instmem_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_programCounter_0_0/sim/design_1_programCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_programCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_programCounterADD_0_0/sim/design_1_programCounterADD_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_programCounterADD_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_regfile_0_0/sim/design_1_regfile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_regfile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sim_1/new/mip_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mip_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
"xelab -wto bfc4ab3f0e5d4e8b96bf06711011f336 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mip_tb_behav xil_defaultlib.mip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bfc4ab3f0e5d4e8b96bf06711011f336 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mip_tb_behav xil_defaultlib.mip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/alu_control.vhd:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.688 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 14:23:32 2020...
