/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04.2 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:83.1-203.10" *)
module main(b1, b2, b3, b4, \power(0) , \power(1) , \power(2) , \power(3) , \power(4) , \power(5) , \disp(0) , \disp(1) , \disp(2) , \disp(3) );
  wire _00_;
  wire _01_;
  (* unused_bits = "0" *)
  wire _02_;
  (* unused_bits = "0" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:111.9-111.13" *)
  wire aclk;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire aclk_dffe_Q_D;
  wire aclk_dffe_Q_EN;
  wire aclk_dffe_Q_EN_LUT3_O_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.11-84.13" *)
  input b1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:122.10-122.17" *)
  wire b1_fall;
  wire b1_fall_LUT3_I1_I2;
  wire b1_fall_LUT3_I1_I2_LUT3_I0_O;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) ;
  wire b1_fall_LUT3_I1_O;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_1_B;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_2_B;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) ;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_B;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) ;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:121.9-121.16" *)
  wire b1_prev;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.15-84.17" *)
  input b2;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:165.13-165.30" *)
  wire b2_LUT3_I2_O;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:121.22-121.29" *)
  wire b2_prev;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.19-84.21" *)
  input b3;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.23-84.25" *)
  input b4;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:112.9-112.20" *)
  wire blink_state;
  wire blink_state_LUT3_I1_O;
  wire blink_state_LUT3_I1_O_LUT2_I0_I1;
  wire blink_state_LUT3_I1_O_LUT2_I0_O;
  wire blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1;
  wire blink_state_LUT3_I2_I0;
  wire blink_state_LUT3_I2_O;
  wire blink_state_LUT3_I2_O_LUT3_I1_O;
  wire blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire blink_state_dffe_Q_D;
  wire blink_state_dffe_Q_EN;
  wire blink_state_dffe_Q_EN_LUT3_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I2;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(16) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(17) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(18) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(19) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(20) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(21) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(22) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(23) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(24) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(25) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:89.10-89.13" *)
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(16) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(17) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(18) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(19) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(20) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(21) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(22) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(23) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(24) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(25) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(3) ;
  wire disp_mux4x0_Q_1_A;
  wire disp_mux4x0_Q_2_A;
  wire disp_mux4x0_Q_3_A;
  wire disp_mux4x0_Q_A;
  wire disp_mux4x0_Q_A_LUT3_O_I2;
  wire disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0;
  wire \disp_mux4x0_Q_B(0) ;
  wire \disp_mux4x0_Q_B(1) ;
  wire \disp_mux4x0_Q_B(2) ;
  wire \disp_mux4x0_Q_B(3) ;
  wire \disp_mux4x0_Q_D(0) ;
  wire \disp_mux4x0_Q_D(1) ;
  wire \disp_mux4x0_Q_D(2) ;
  wire \disp_mux4x0_Q_D(3) ;
  wire disp_mux4x0_Q_S0;
  wire disp_mux4x0_Q_S1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_1_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_2_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_3_D ;
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_D ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0 ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_1_D ;
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_2_D ;
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_3_D ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_D ;
  wire \mainclock.b_dff_Q_D_LUT4_O_I0 ;
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_1_D ;
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_2_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_3_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_D ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_1_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_2_D ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1 ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_3_D ;
  wire \mainclock.d_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_D ;
  wire \mainclock.d_dff_Q_D_LUT4_O_I1 ;
  wire \mainclock.d_dff_Q_D_LUT4_O_I3 ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_1_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_2_D ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0 ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_3_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_D ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1 ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_1_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_2_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_3_D ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_D ;
  wire \mainclock.f_dff_Q_D_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(2) ;
  wire mux_index_dffe_Q_EN;
  wire mux_index_dffe_Q_EN_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I2;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(9) ;
  wire muxdiv_dff_Q_9_D_LUT2_O_I0;
  wire muxdiv_dff_Q_9_D_LUT3_O_1_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_2_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0;
  wire muxdiv_dff_Q_9_D_LUT3_O_3_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_4_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_5_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_6_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_7_I1;
  wire muxdiv_dff_Q_9_D_LUT3_O_I1;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:118.9-118.15" *)
  wire paused;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire paused_dffe_Q_D;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(2) ;
  logic_0 _14_ (
    .a(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .P(b1),
    .Q(_00_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .P(b2),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .P(b3),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .P(b4),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .A(_04_),
    .P(\disp(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _20_ (
    .A(_05_),
    .P(\disp(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _21_ (
    .A(_06_),
    .P(\disp(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _22_ (
    .A(_07_),
    .P(\disp(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _23_ (
    .A(_08_),
    .P(\power(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _24_ (
    .A(_09_),
    .P(\power(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _25_ (
    .A(_10_),
    .P(\power(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _26_ (
    .A(_11_),
    .P(\power(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _27_ (
    .A(_12_),
    .P(\power(4) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("54"),
    .IO_TYPE("BIDIR")
  ) _28_ (
    .A(_13_),
    .P(\power(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe aclk_dffe_Q (
    .CLK(clk),
    .D(aclk_dffe_Q_D),
    .EN(aclk_dffe_Q_EN),
    .Q(aclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) aclk_dffe_Q_D_LUT1_O (
    .I0(aclk),
    .O(aclk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) aclk_dffe_Q_EN_LUT3_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I0),
    .I1(\clkdiv(22) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2),
    .O(aclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(\clkdiv(25) ),
    .I1(\clkdiv(24) ),
    .I2(\clkdiv(23) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1115)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O (
    .I0(\clkdiv(21) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1),
    .I2(\clkdiv(18) ),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3),
    .O(aclk_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O (
    .I0(\clkdiv(20) ),
    .I1(\clkdiv(19) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heccc)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O (
    .I0(\clkdiv(8) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O (
    .I0(\clkdiv(25) ),
    .I1(\clkdiv(24) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O (
    .I0(\clkdiv(11) ),
    .I1(\clkdiv(10) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O (
    .I0(\clkdiv(14) ),
    .I1(\clkdiv(13) ),
    .I2(\clkdiv(12) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O (
    .I0(\clkdiv(9) ),
    .I1(\clkdiv(8) ),
    .I2(\clkdiv(7) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O (
    .I0(\clkdiv(5) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O (
    .I0(\clkdiv(4) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3 (
    .I0(\clkdiv(6) ),
    .I1(\clkdiv(5) ),
    .I2(\clkdiv(4) ),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O (
    .I0(\clkdiv(3) ),
    .I1(\clkdiv(2) ),
    .I2(\clkdiv(1) ),
    .I3(\clkdiv(0) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1 (
    .I0(\clkdiv(6) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0),
    .I1(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1 (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0),
    .I1(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O (
    .I0(\clkdiv(2) ),
    .I1(\clkdiv(1) ),
    .I2(\clkdiv(0) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2 (
    .I0(\clkdiv(0) ),
    .I1(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O (
    .I0(\clkdiv(12) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O (
    .I0(aclk_dffe_Q_EN),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1),
    .I2(\clkdiv(22) ),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1 (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10 (
    .I0(\clkdiv(10) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O (
    .I0(\clkdiv(9) ),
    .I1(\clkdiv(7) ),
    .I2(\clkdiv(8) ),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11 (
    .I0(\clkdiv(9) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12 (
    .I0(\clkdiv(8) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O (
    .I0(\clkdiv(7) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13 (
    .I0(\clkdiv(7) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14 (
    .I0(\clkdiv(5) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15 (
    .I0(\clkdiv(4) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16 (
    .I0(\clkdiv(3) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O (
    .I0(\clkdiv(2) ),
    .I1(\clkdiv(1) ),
    .I2(\clkdiv(0) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17 (
    .I0(\clkdiv(1) ),
    .I1(\clkdiv(0) ),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O (
    .I0(\clkdiv(20) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3),
    .I2(\clkdiv(19) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2 (
    .I0(\clkdiv(19) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3 (
    .I0(\clkdiv(18) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h014)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4 (
    .I0(aclk_dffe_Q_EN),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1),
    .I2(\clkdiv(17) ),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O (
    .I0(\clkdiv(16) ),
    .I1(\clkdiv(15) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5 (
    .I0(\clkdiv(16) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O (
    .I0(\clkdiv(15) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6 (
    .I0(\clkdiv(15) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7 (
    .I0(\clkdiv(14) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3 (
    .I0(\clkdiv(18) ),
    .I1(\clkdiv(14) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O (
    .I0(\clkdiv(13) ),
    .I1(\clkdiv(12) ),
    .I2(\clkdiv(11) ),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8 (
    .I0(\clkdiv(13) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2 (
    .I0(\clkdiv(14) ),
    .I1(\clkdiv(13) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O (
    .I0(\clkdiv(12) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9 (
    .I0(\clkdiv(11) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1),
    .I2(aclk_dffe_Q_EN),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O (
    .I0(\clkdiv(9) ),
    .I1(\clkdiv(10) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O (
    .I0(\clkdiv(7) ),
    .I1(\clkdiv(8) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O (
    .I0(\clkdiv(21) ),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1222)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O (
    .I0(\clkdiv(21) ),
    .I1(aclk_dffe_Q_EN),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1),
    .I3(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3),
    .O(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O (
    .I0(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0),
    .I1(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*I2)"),
    .INIT(9'h040)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O (
    .I0(\clkdiv(18) ),
    .I1(\clkdiv(6) ),
    .I2(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O (
    .I0(\clkdiv(21) ),
    .I1(\clkdiv(23) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O (
    .I0(\clkdiv(17) ),
    .I1(\clkdiv(16) ),
    .I2(\clkdiv(15) ),
    .O(aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_fall_LUT2_O (
    .I0(b1_prev),
    .I1(_00_),
    .O(b1_fall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) b1_fall_LUT3_I1 (
    .I0(b2_LUT3_I2_O),
    .I1(b1_fall),
    .I2(b1_fall_LUT3_I1_I2),
    .O(b1_fall_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) b1_fall_LUT3_I1_I2_LUT3_I0 (
    .I0(b1_fall_LUT3_I1_I2),
    .I1(paused),
    .I2(blink_state),
    .O(b1_fall_LUT3_I1_I2_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1 (
    .I0(\h2(3) ),
    .I1(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .O(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1 (
    .I0(\h2(2) ),
    .I1(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .O(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2 (
    .I0(\h2(1) ),
    .I1(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .O(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3 (
    .I0(\h2(0) ),
    .I1(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .O(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) b1_fall_LUT3_I1_I2_LUT3_O (
    .I0(\selectedDigit(2) ),
    .I1(\selectedDigit(0) ),
    .I2(\selectedDigit(1) ),
    .O(b1_fall_LUT3_I1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b1_fall_LUT3_I1_O_mux4x0_S0 (
    .A(\selectedDigit(2) ),
    .B(b1_fall_LUT3_I1_O_mux4x0_S0_B),
    .C(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_D(2) ),
    .Q(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) ),
    .S0(b1_fall_LUT3_I1_O),
    .S1(b2_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b1_fall_LUT3_I1_O_mux4x0_S0_1 (
    .A(\selectedDigit(1) ),
    .B(b1_fall_LUT3_I1_O_mux4x0_S0_1_B),
    .C(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_D(1) ),
    .Q(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) ),
    .S0(b1_fall_LUT3_I1_O),
    .S1(b2_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O (
    .I0(\selectedDigit(1) ),
    .I1(paused),
    .O(b1_fall_LUT3_I1_O_mux4x0_S0_1_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b1_fall_LUT3_I1_O_mux4x0_S0_2 (
    .A(\selectedDigit(0) ),
    .B(b1_fall_LUT3_I1_O_mux4x0_S0_2_B),
    .C(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) ),
    .Q(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) ),
    .S0(b1_fall_LUT3_I1_O),
    .S1(b2_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O (
    .I0(paused),
    .I1(\selectedDigit(0) ),
    .O(b1_fall_LUT3_I1_O_mux4x0_S0_2_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O (
    .I0(\selectedDigit(0) ),
    .O(\b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O (
    .I0(\selectedDigit(2) ),
    .I1(paused),
    .O(b1_fall_LUT3_I1_O_mux4x0_S0_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0 (
    .I0(b1_fall_LUT3_I1_O_mux4x0_S0_B),
    .I1(disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0),
    .I2(blink_state),
    .O(b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O (
    .I0(\selectedDigit(1) ),
    .I1(\selectedDigit(0) ),
    .O(\b1_fall_LUT3_I1_O_mux4x0_S0_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O (
    .I0(\selectedDigit(2) ),
    .I1(\selectedDigit(1) ),
    .I2(\selectedDigit(0) ),
    .O(\b1_fall_LUT3_I1_O_mux4x0_S0_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b1_prev_dff_Q (
    .CLK(clk),
    .D(_00_),
    .Q(b1_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) b2_LUT3_I2 (
    .I0(b2_prev),
    .I1(paused),
    .I2(_01_),
    .O(b2_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b2_prev_dff_Q (
    .CLK(clk),
    .D(_01_),
    .Q(b2_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) blink_state_LUT3_I1 (
    .I0(paused),
    .I1(blink_state),
    .I2(\selectedDigit(2) ),
    .O(blink_state_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) blink_state_LUT3_I1_O_LUT2_I0 (
    .I0(blink_state_LUT3_I1_O),
    .I1(blink_state_LUT3_I1_O_LUT2_I0_I1),
    .O(blink_state_LUT3_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0bd)
  ) blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O (
    .I0(\selectedDigit(0) ),
    .I1(\selectedDigit(1) ),
    .I2(_10_),
    .O(blink_state_LUT3_I1_O_LUT2_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0 (
    .A(\m1(3) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\mainclock.s2(3) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_B(3) ),
    .S0(blink_state_LUT3_I1_O_LUT2_I0_O),
    .S1(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1 (
    .A(\m1(2) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\mainclock.s2(2) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_B(2) ),
    .S0(blink_state_LUT3_I1_O_LUT2_I0_O),
    .S1(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2 (
    .A(\m1(1) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\mainclock.s2(1) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_B(1) ),
    .S0(blink_state_LUT3_I1_O_LUT2_I0_O),
    .S1(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3 (
    .A(\m1(0) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\mainclock.s2(0) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_B(0) ),
    .S0(blink_state_LUT3_I1_O_LUT2_I0_O),
    .S1(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O (
    .I0(_10_),
    .O(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) blink_state_LUT3_I2 (
    .I0(blink_state_LUT3_I2_I0),
    .I1(paused),
    .I2(blink_state),
    .O(blink_state_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) blink_state_LUT3_I2_I0_LUT3_O (
    .I0(\selectedDigit(0) ),
    .I1(\selectedDigit(1) ),
    .I2(\selectedDigit(2) ),
    .O(blink_state_LUT3_I2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) blink_state_LUT3_I2_O_LUT3_I1 (
    .I0(_12_),
    .I1(blink_state_LUT3_I2_O),
    .I2(b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O),
    .O(blink_state_LUT3_I2_O_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0 (
    .A(\h1(3) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\m2(3) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_D(3) ),
    .S0(blink_state_LUT3_I2_O_LUT3_I1_O),
    .S1(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1 (
    .A(\h1(2) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\m2(2) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_D(2) ),
    .S0(blink_state_LUT3_I2_O_LUT3_I1_O),
    .S1(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2 (
    .A(\h1(1) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\m2(1) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_D(1) ),
    .S0(blink_state_LUT3_I2_O_LUT3_I1_O),
    .S1(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3 (
    .A(\h1(0) ),
    .B(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .C(\m2(0) ),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\disp_mux4x0_Q_D(0) ),
    .S0(blink_state_LUT3_I2_O_LUT3_I1_O),
    .S1(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O (
    .I0(_12_),
    .O(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe blink_state_dffe_Q (
    .CLK(clk),
    .D(blink_state_dffe_Q_D),
    .EN(blink_state_dffe_Q_EN),
    .Q(blink_state)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) blink_state_dffe_Q_D_LUT1_O (
    .I0(blink_state),
    .O(blink_state_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) blink_state_dffe_Q_EN_LUT3_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2),
    .O(blink_state_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1 (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O (
    .I0(\blinkdiv(6) ),
    .I1(\blinkdiv(5) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0),
    .I1(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1 (
    .I0(\blinkdiv(0) ),
    .I1(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O (
    .I0(\blinkdiv(2) ),
    .I1(\blinkdiv(1) ),
    .I2(\blinkdiv(0) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O (
    .I0(blink_state_dffe_Q_EN),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1),
    .I2(\blinkdiv(22) ),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1 (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10 (
    .I0(\blinkdiv(12) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O (
    .I0(\blinkdiv(11) ),
    .I1(\blinkdiv(10) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11 (
    .I0(\blinkdiv(11) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O (
    .I0(\blinkdiv(10) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12 (
    .I0(\blinkdiv(10) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O (
    .I0(\blinkdiv(9) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13 (
    .I0(\blinkdiv(9) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14 (
    .I0(\blinkdiv(8) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O (
    .I0(\blinkdiv(7) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15 (
    .I0(\blinkdiv(7) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16 (
    .I0(\blinkdiv(5) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O (
    .I0(\blinkdiv(4) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17 (
    .I0(\blinkdiv(4) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3 (
    .I0(\blinkdiv(5) ),
    .I1(\blinkdiv(4) ),
    .I2(\blinkdiv(6) ),
    .I3(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O (
    .I0(\blinkdiv(3) ),
    .I1(\blinkdiv(2) ),
    .I2(\blinkdiv(1) ),
    .I3(\blinkdiv(0) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18 (
    .I0(\blinkdiv(3) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O (
    .I0(\blinkdiv(2) ),
    .I1(\blinkdiv(1) ),
    .I2(\blinkdiv(0) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19 (
    .I0(\blinkdiv(1) ),
    .I1(\blinkdiv(0) ),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O (
    .I0(\blinkdiv(21) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2 (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O (
    .I0(\blinkdiv(20) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O),
    .I2(\blinkdiv(19) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3 (
    .I0(\blinkdiv(19) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4 (
    .I0(\blinkdiv(18) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5 (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O (
    .I0(\blinkdiv(17) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1),
    .I2(\blinkdiv(16) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6 (
    .I0(\blinkdiv(16) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O (
    .I0(\blinkdiv(15) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7 (
    .I0(\blinkdiv(15) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3 (
    .I0(\blinkdiv(18) ),
    .I1(\blinkdiv(15) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .I3(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O (
    .I0(\blinkdiv(14) ),
    .I1(\blinkdiv(13) ),
    .I2(\blinkdiv(12) ),
    .I3(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8 (
    .I0(\blinkdiv(14) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O (
    .I0(\blinkdiv(13) ),
    .I1(\blinkdiv(12) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9 (
    .I0(\blinkdiv(13) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1),
    .I2(blink_state_dffe_Q_EN),
    .O(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O (
    .I0(\blinkdiv(12) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O (
    .I0(\blinkdiv(21) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(\blinkdiv(25) ),
    .I1(\blinkdiv(23) ),
    .I2(\blinkdiv(24) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O (
    .I0(\blinkdiv(21) ),
    .I1(\blinkdiv(18) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O (
    .I0(\blinkdiv(15) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O (
    .I0(\blinkdiv(22) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .I2(\blinkdiv(21) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O (
    .I0(\blinkdiv(20) ),
    .I1(\blinkdiv(19) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O (
    .I0(\blinkdiv(11) ),
    .I1(\blinkdiv(10) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0 (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1),
    .I2(\blinkdiv(9) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2 (
    .I0(\blinkdiv(9) ),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0),
    .I3(blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O (
    .I0(\blinkdiv(7) ),
    .I1(\blinkdiv(8) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O (
    .I0(\blinkdiv(16) ),
    .I1(\blinkdiv(17) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0),
    .I1(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O (
    .I0(\blinkdiv(22) ),
    .I1(\blinkdiv(9) ),
    .I2(\blinkdiv(7) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O (
    .I0(\blinkdiv(14) ),
    .I1(\blinkdiv(13) ),
    .I2(\blinkdiv(12) ),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O (
    .I0(\blinkdiv(15) ),
    .I1(\blinkdiv(8) ),
    .I2(blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1),
    .O(blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\blinkdiv(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_1 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\blinkdiv(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_10 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) ),
    .Q(\blinkdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_11 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) ),
    .Q(\blinkdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_12 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) ),
    .Q(\blinkdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_13 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) ),
    .Q(\blinkdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_14 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) ),
    .Q(\blinkdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_15 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) ),
    .Q(\blinkdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_16 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) ),
    .Q(\blinkdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_17 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) ),
    .Q(\blinkdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_18 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) ),
    .Q(\blinkdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_19 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) ),
    .Q(\blinkdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_2 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\blinkdiv(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_20 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) ),
    .Q(\blinkdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_21 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) ),
    .Q(\blinkdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_22 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) ),
    .Q(\blinkdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_23 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) ),
    .Q(\blinkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_24 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) ),
    .Q(\blinkdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_25 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) ),
    .Q(\blinkdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_3 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) ),
    .Q(\blinkdiv(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_4 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) ),
    .Q(\blinkdiv(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_5 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) ),
    .Q(\blinkdiv(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_6 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) ),
    .Q(\blinkdiv(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_7 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) ),
    .Q(\blinkdiv(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_8 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) ),
    .Q(\blinkdiv(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff blinkdiv_dff_Q_9 (
    .CLK(clk),
    .D(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) ),
    .Q(\blinkdiv(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\clkdiv(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_1 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\clkdiv(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_10 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) ),
    .Q(\clkdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_11 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) ),
    .Q(\clkdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_12 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) ),
    .Q(\clkdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_13 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) ),
    .Q(\clkdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_14 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) ),
    .Q(\clkdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_15 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) ),
    .Q(\clkdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_16 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) ),
    .Q(\clkdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_17 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) ),
    .Q(\clkdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_18 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) ),
    .Q(\clkdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_19 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) ),
    .Q(\clkdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_2 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\clkdiv(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_20 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) ),
    .Q(\clkdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_21 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) ),
    .Q(\clkdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_22 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) ),
    .Q(\clkdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_23 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) ),
    .Q(\clkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_24 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) ),
    .Q(\clkdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_25 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) ),
    .Q(\clkdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_3 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) ),
    .Q(\clkdiv(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_4 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) ),
    .Q(\clkdiv(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_5 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) ),
    .Q(\clkdiv(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_6 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) ),
    .Q(\clkdiv(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_7 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) ),
    .Q(\clkdiv(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_8 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) ),
    .Q(\clkdiv(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff clkdiv_dff_Q_9 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) ),
    .Q(\clkdiv(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 disp_mux4x0_Q (
    .A(disp_mux4x0_Q_A),
    .B(\disp_mux4x0_Q_B(3) ),
    .C(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) ),
    .D(\disp_mux4x0_Q_D(3) ),
    .Q(_07_),
    .S0(disp_mux4x0_Q_S0),
    .S1(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 disp_mux4x0_Q_1 (
    .A(disp_mux4x0_Q_1_A),
    .B(\disp_mux4x0_Q_B(2) ),
    .C(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) ),
    .D(\disp_mux4x0_Q_D(2) ),
    .Q(_06_),
    .S0(disp_mux4x0_Q_S0),
    .S1(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) disp_mux4x0_Q_1_A_LUT3_O (
    .I0(\mainclock.s1(2) ),
    .I1(_08_),
    .I2(disp_mux4x0_Q_A_LUT3_O_I2),
    .O(disp_mux4x0_Q_1_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 disp_mux4x0_Q_2 (
    .A(disp_mux4x0_Q_2_A),
    .B(\disp_mux4x0_Q_B(1) ),
    .C(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) ),
    .D(\disp_mux4x0_Q_D(1) ),
    .Q(_05_),
    .S0(disp_mux4x0_Q_S0),
    .S1(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) disp_mux4x0_Q_2_A_LUT3_O (
    .I0(\mainclock.s1(1) ),
    .I1(_08_),
    .I2(disp_mux4x0_Q_A_LUT3_O_I2),
    .O(disp_mux4x0_Q_2_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 disp_mux4x0_Q_3 (
    .A(disp_mux4x0_Q_3_A),
    .B(\disp_mux4x0_Q_B(0) ),
    .C(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) ),
    .D(\disp_mux4x0_Q_D(0) ),
    .Q(_04_),
    .S0(disp_mux4x0_Q_S0),
    .S1(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) disp_mux4x0_Q_3_A_LUT3_O (
    .I0(\mainclock.s1(0) ),
    .I1(_08_),
    .I2(disp_mux4x0_Q_A_LUT3_O_I2),
    .O(disp_mux4x0_Q_3_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) disp_mux4x0_Q_A_LUT3_O (
    .I0(\mainclock.s1(3) ),
    .I1(_08_),
    .I2(disp_mux4x0_Q_A_LUT3_O_I2),
    .O(disp_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O (
    .I0(disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0),
    .I1(blink_state_LUT3_I1_O),
    .O(disp_mux4x0_Q_A_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O (
    .I0(\selectedDigit(1) ),
    .I1(\selectedDigit(0) ),
    .O(disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) disp_mux4x0_Q_S0_LUT3_O (
    .I0(\mux_index(2) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(0) ),
    .O(disp_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) disp_mux4x0_Q_S1_LUT3_O (
    .I0(\mux_index(1) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(0) ),
    .O(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_D ),
    .Q(\mainclock.a(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_1_D ),
    .Q(\mainclock.a(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.a_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.a(2) ),
    .I1(\mainclock.a(1) ),
    .I2(\mainclock.a_dff_Q_D_LUT4_O_I0 ),
    .O(\mainclock.a_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_2_D ),
    .Q(\mainclock.a(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)"),
    .INIT(16'h0406)
  ) \mainclock.a_dff_Q_2_D_LUT4_O  (
    .I0(\mainclock.a_dff_Q_D_LUT4_O_I0 ),
    .I1(\mainclock.a(1) ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .I3(\mainclock.a(3) ),
    .O(\mainclock.a_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_3_D ),
    .Q(\mainclock.a(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \mainclock.a_dff_Q_3_D_LUT2_O  (
    .I0(\mainclock.a_dff_Q_3_D_LUT2_O_I0 ),
    .I1(\mainclock.a(0) ),
    .O(\mainclock.a_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 ),
    .I2(\mainclock.c(1) ),
    .O(\mainclock.a_dff_Q_3_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'he444)
  ) \mainclock.a_dff_Q_D_LUT4_O  (
    .I0(\mainclock.a_dff_Q_D_LUT4_O_I0 ),
    .I1(\mainclock.a(3) ),
    .I2(\mainclock.a(1) ),
    .I3(\mainclock.a(2) ),
    .O(\mainclock.a_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.a(0) ),
    .I2(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 ),
    .I3(\mainclock.c(1) ),
    .O(\mainclock.a_dff_Q_D_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O  (
    .I0(\mainclock.b(3) ),
    .I1(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\mainclock.b(1) ),
    .O(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_D ),
    .Q(\mainclock.b(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_1_D ),
    .Q(\mainclock.b(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.b_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.b(2) ),
    .I1(\mainclock.b_dff_Q_1_D_LUT3_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .O(\mainclock.b_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.b(1) ),
    .I2(\mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 ),
    .I3(\mainclock.c(1) ),
    .O(\mainclock.b_dff_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_2_D ),
    .Q(\mainclock.b(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \mainclock.b_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.b_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.b(1) ),
    .I2(\mainclock.b_dff_Q_D_LUT4_O_I0 ),
    .O(\mainclock.b_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .I1(\mainclock.b(1) ),
    .I2(\mainclock.b(3) ),
    .O(\mainclock.b_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_3_D ),
    .Q(\mainclock.b(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.b_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.b(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .O(\mainclock.b_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\mainclock.c(1) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.c(2) ),
    .I1(\mainclock.c(3) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'he444)
  ) \mainclock.b_dff_Q_D_LUT4_O  (
    .I0(\mainclock.b_dff_Q_D_LUT4_O_I0 ),
    .I1(\mainclock.b(3) ),
    .I2(\mainclock.b(1) ),
    .I3(\mainclock.b(2) ),
    .O(\mainclock.b_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 ),
    .I2(\mainclock.c(1) ),
    .O(\mainclock.b_dff_Q_D_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0  (
    .I0(\mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 ),
    .I1(\mainclock.b(2) ),
    .O(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.b(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ),
    .O(\mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_D ),
    .Q(\mainclock.c(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_1_D ),
    .Q(\mainclock.c(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.c_dff_Q_1_D_LUT2_O  (
    .I0(\mainclock.c_dff_Q_1_D_LUT2_O_I0 ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .O(\mainclock.c_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.c(1) ),
    .I2(\mainclock.c(2) ),
    .O(\mainclock.c_dff_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_2_D ),
    .Q(\mainclock.c(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.c_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ),
    .I1(\mainclock.c(1) ),
    .I2(\mainclock.c(2) ),
    .O(\mainclock.c_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_3_D ),
    .Q(\mainclock.c(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.c_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.c_dff_Q_D_LUT2_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .O(\mainclock.c_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.c_dff_Q_D_LUT2_O  (
    .I0(\mainclock.c(3) ),
    .I1(\mainclock.c_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.c_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ),
    .I1(\mainclock.d_dff_Q_3_D_LUT3_O_I1 ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 ),
    .I1(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 ),
    .I2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 ),
    .I1(\mainclock.a(1) ),
    .I2(\mainclock.a(3) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.a(2) ),
    .I1(\mainclock.a(0) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 ),
    .I1(\mainclock.b(1) ),
    .I2(\mainclock.b(3) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.c(1) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\mainclock.d(3) ),
    .I1(\mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\mainclock.d(2) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O ),
    .I1(\mainclock.c(0) ),
    .I2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ),
    .I3(\mainclock.e(3) ),
    .O(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_D ),
    .Q(\mainclock.d(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_1_D ),
    .Q(\mainclock.d(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \mainclock.d_dff_Q_1_D_LUT2_O  (
    .I0(\mainclock.d(2) ),
    .I1(\mainclock.d_dff_Q_D_LUT4_O_I3 ),
    .O(\mainclock.d_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_2_D ),
    .Q(\mainclock.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0dc)
  ) \mainclock.d_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.d_dff_Q_D_LUT4_O_I3 ),
    .I1(\mainclock.d_dff_Q_2_D_LUT3_O_I1 ),
    .I2(\mainclock.d(1) ),
    .O(\mainclock.d_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\mainclock.d_dff_Q_3_D_LUT3_O_I1 ),
    .I1(\mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\mainclock.d(3) ),
    .O(\mainclock.d_dff_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.d(0) ),
    .I1(\mainclock.d(1) ),
    .O(\mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_3_D ),
    .Q(\mainclock.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.d_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.d(0) ),
    .I1(\mainclock.d_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .O(\mainclock.d_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5444)
  ) \mainclock.d_dff_Q_D_LUT4_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ),
    .I1(\mainclock.d_dff_Q_D_LUT4_O_I1 ),
    .I2(\mainclock.d(2) ),
    .I3(\mainclock.d_dff_Q_D_LUT4_O_I3 ),
    .O(\mainclock.d_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O  (
    .I0(\mainclock.d(3) ),
    .I1(\mainclock.d_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.d(0) ),
    .O(\mainclock.d_dff_Q_D_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O  (
    .I0(\mainclock.d(1) ),
    .I1(\mainclock.d(0) ),
    .I2(\mainclock.d_dff_Q_3_D_LUT3_O_I1 ),
    .O(\mainclock.d_dff_Q_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_D ),
    .Q(\mainclock.e(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_1_D ),
    .Q(\mainclock.e(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \mainclock.e_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.e(1) ),
    .I2(\mainclock.e(2) ),
    .O(\mainclock.e_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_2_D ),
    .Q(\mainclock.e(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.e_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.e(1) ),
    .I2(\mainclock.e(2) ),
    .O(\mainclock.e_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.e(0) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1  (
    .I0(\mainclock.e(2) ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .I2(\mainclock.e(1) ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O ),
    .I1(\mainclock.e(3) ),
    .O(\mainclock.d_dff_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2  (
    .I0(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O ),
    .I1(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_3_D ),
    .Q(\mainclock.e(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \mainclock.e_dff_Q_3_D_LUT2_O  (
    .I0(\mainclock.e(0) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.e_dff_Q_D_LUT2_O  (
    .I0(\mainclock.e(3) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\mainclock.f(1) ),
    .I2(\mainclock.f(2) ),
    .O(\mainclock.e_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.f(3) ),
    .I1(\mainclock.f(0) ),
    .O(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_D ),
    .Q(\mainclock.f(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_1_D ),
    .Q(\mainclock.f(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.f_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.f(2) ),
    .I1(\mainclock.f(1) ),
    .I2(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_2_D ),
    .Q(\mainclock.f(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.f_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.f(0) ),
    .I1(\mainclock.f(1) ),
    .I2(\mainclock.f(3) ),
    .O(\mainclock.f_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_3_D ),
    .Q(\mainclock.f(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \mainclock.f_dff_Q_3_D_LUT1_O  (
    .I0(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \mainclock.f_dff_Q_D_LUT3_O  (
    .I0(\mainclock.f_dff_Q_D_LUT3_O_I0 ),
    .I1(\mainclock.f(3) ),
    .I2(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\mainclock.f(1) ),
    .I1(\mainclock.f(2) ),
    .I2(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_D ),
    .Q(\h1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_1_D ),
    .Q(\h1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_2_D ),
    .Q(\h1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_3_D ),
    .Q(\h1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_D ),
    .Q(\h2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_1_D ),
    .Q(\h2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_2_D ),
    .Q(\h2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_3_D ),
    .Q(\h2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_D ),
    .Q(\m1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_1_D ),
    .Q(\m1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_2_D ),
    .Q(\m1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_3_D ),
    .Q(\m1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_D ),
    .Q(\m2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_1_D ),
    .Q(\m2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_2_D ),
    .Q(\m2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_3_D ),
    .Q(\m2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_D ),
    .Q(\mainclock.s1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_1_D ),
    .Q(\mainclock.s1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_2_D ),
    .Q(\mainclock.s1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_3_D ),
    .Q(\mainclock.s1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_D ),
    .Q(\mainclock.s2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_1_D ),
    .Q(\mainclock.s2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_2_D ),
    .Q(\mainclock.s2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_3_D ),
    .Q(\mainclock.s2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(2) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q_1 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(1) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q_2 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(0) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) mux_index_dffe_Q_D_LUT1_O (
    .I0(\mux_index(0) ),
    .O(\mux_index_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) mux_index_dffe_Q_D_LUT3_O (
    .I0(\mux_index(0) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(1) ),
    .O(\mux_index_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) mux_index_dffe_Q_D_LUT3_O_1 (
    .I0(\mux_index(0) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(2) ),
    .O(\mux_index_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) mux_index_dffe_Q_EN_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I1),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I2),
    .O(mux_index_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0),
    .I1(\muxdiv(12) ),
    .I2(\muxdiv(11) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(\muxdiv(15) ),
    .I1(\muxdiv(14) ),
    .I2(\muxdiv(13) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O (
    .I0(\muxdiv(8) ),
    .I1(\muxdiv(4) ),
    .I2(\muxdiv(5) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(\muxdiv(10) ),
    .I1(\muxdiv(9) ),
    .I2(muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\muxdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_1 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\muxdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_10 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(5) ),
    .Q(\muxdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_11 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(4) ),
    .Q(\muxdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_12 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(3) ),
    .Q(\muxdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_13 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(2) ),
    .Q(\muxdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_14 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(1) ),
    .Q(\muxdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_15 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(0) ),
    .Q(\muxdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_2 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\muxdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_3 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\muxdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_4 (
    .CLK(clk),
    .D(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ),
    .Q(\muxdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_5 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(10) ),
    .Q(\muxdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_6 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(9) ),
    .Q(\muxdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_7 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(8) ),
    .Q(\muxdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_8 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(7) ),
    .Q(\muxdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff muxdiv_dff_Q_9 (
    .CLK(clk),
    .D(\muxdiv_dff_Q_9_D(6) ),
    .Q(\muxdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) muxdiv_dff_Q_9_D_LUT2_O (
    .I0(muxdiv_dff_Q_9_D_LUT2_O_I0),
    .I1(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) muxdiv_dff_Q_9_D_LUT2_O_1 (
    .I0(\muxdiv(0) ),
    .I1(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O (
    .I0(\muxdiv(2) ),
    .I1(\muxdiv(1) ),
    .I2(\muxdiv(0) ),
    .O(muxdiv_dff_Q_9_D_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) muxdiv_dff_Q_9_D_LUT3_O (
    .I0(mux_index_dffe_Q_EN),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_I1),
    .I2(\muxdiv(10) ),
    .O(\muxdiv_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_1 (
    .I0(\muxdiv(9) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_1_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O (
    .I0(\muxdiv(8) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_2_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_2 (
    .I0(\muxdiv(8) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_2_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O (
    .I0(muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_4_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O (
    .I0(\muxdiv(7) ),
    .I1(\muxdiv(6) ),
    .O(muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_3 (
    .I0(\muxdiv(7) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_3_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O (
    .I0(\muxdiv(6) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_4_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_4 (
    .I0(\muxdiv(6) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_4_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O (
    .I0(\muxdiv(5) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_5_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_5 (
    .I0(\muxdiv(5) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_5_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O (
    .I0(\muxdiv(4) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_6_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_6 (
    .I0(\muxdiv(4) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_6_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O (
    .I0(\muxdiv(3) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_7_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_7 (
    .I0(\muxdiv(3) ),
    .I1(muxdiv_dff_Q_9_D_LUT3_O_7_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O (
    .I0(\muxdiv(2) ),
    .I1(\muxdiv(1) ),
    .I2(\muxdiv(0) ),
    .O(muxdiv_dff_Q_9_D_LUT3_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) muxdiv_dff_Q_9_D_LUT3_O_8 (
    .I0(\muxdiv(1) ),
    .I1(\muxdiv(0) ),
    .I2(mux_index_dffe_Q_EN),
    .O(\muxdiv_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O (
    .I0(\muxdiv(9) ),
    .I1(\muxdiv(8) ),
    .I2(muxdiv_dff_Q_9_D_LUT3_O_2_I1),
    .O(muxdiv_dff_Q_9_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe paused_dffe_Q (
    .CLK(clk),
    .D(paused_dffe_Q_D),
    .EN(b1_fall),
    .Q(paused)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) paused_dffe_Q_D_LUT1_O (
    .I0(paused),
    .O(paused_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) power_LUT3_O (
    .I0(\mux_index(0) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(1) ),
    .O(_13_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) power_LUT3_O_1 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(0) ),
    .I2(\mux_index(2) ),
    .O(_11_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_LUT3_O_2 (
    .I0(\mux_index(0) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(2) ),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) power_LUT3_O_3 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(0) ),
    .O(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_LUT3_O_4 (
    .I0(\mux_index(2) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(0) ),
    .O(_12_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_LUT3_O_5 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(0) ),
    .O(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff selectedDigit_dff_Q (
    .CLK(clk),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) ),
    .Q(\selectedDigit(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff selectedDigit_dff_Q_1 (
    .CLK(clk),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) ),
    .Q(\selectedDigit(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff selectedDigit_dff_Q_2 (
    .CLK(clk),
    .D(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) ),
    .Q(\selectedDigit(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
