// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLCacheCork(
  input         clock,
                reset,
                auto_in_3_a_valid,
  input  [2:0]  auto_in_3_a_bits_opcode,
                auto_in_3_a_bits_param,
                auto_in_3_a_bits_size,
                auto_in_3_a_bits_source,
  input  [34:0] auto_in_3_a_bits_address,
  input  [7:0]  auto_in_3_a_bits_mask,
  input  [63:0] auto_in_3_a_bits_data,
  input         auto_in_3_a_bits_corrupt,
                auto_in_3_c_valid,
  input  [2:0]  auto_in_3_c_bits_opcode,
                auto_in_3_c_bits_param,
                auto_in_3_c_bits_size,
                auto_in_3_c_bits_source,
  input  [34:0] auto_in_3_c_bits_address,
  input  [63:0] auto_in_3_c_bits_data,
  input         auto_in_3_c_bits_corrupt,
                auto_in_3_d_ready,
                auto_in_3_e_valid,
  input  [2:0]  auto_in_3_e_bits_sink,
  input         auto_in_2_a_valid,
  input  [2:0]  auto_in_2_a_bits_opcode,
                auto_in_2_a_bits_param,
                auto_in_2_a_bits_size,
                auto_in_2_a_bits_source,
  input  [34:0] auto_in_2_a_bits_address,
  input  [7:0]  auto_in_2_a_bits_mask,
  input  [63:0] auto_in_2_a_bits_data,
  input         auto_in_2_a_bits_corrupt,
                auto_in_2_c_valid,
  input  [2:0]  auto_in_2_c_bits_opcode,
                auto_in_2_c_bits_param,
                auto_in_2_c_bits_size,
                auto_in_2_c_bits_source,
  input  [34:0] auto_in_2_c_bits_address,
  input  [63:0] auto_in_2_c_bits_data,
  input         auto_in_2_c_bits_corrupt,
                auto_in_2_d_ready,
                auto_in_2_e_valid,
  input  [2:0]  auto_in_2_e_bits_sink,
  input         auto_in_1_a_valid,
  input  [2:0]  auto_in_1_a_bits_opcode,
                auto_in_1_a_bits_param,
                auto_in_1_a_bits_size,
                auto_in_1_a_bits_source,
  input  [34:0] auto_in_1_a_bits_address,
  input  [7:0]  auto_in_1_a_bits_mask,
  input  [63:0] auto_in_1_a_bits_data,
  input         auto_in_1_a_bits_corrupt,
                auto_in_1_c_valid,
  input  [2:0]  auto_in_1_c_bits_opcode,
                auto_in_1_c_bits_param,
                auto_in_1_c_bits_size,
                auto_in_1_c_bits_source,
  input  [34:0] auto_in_1_c_bits_address,
  input  [63:0] auto_in_1_c_bits_data,
  input         auto_in_1_c_bits_corrupt,
                auto_in_1_d_ready,
                auto_in_1_e_valid,
  input  [2:0]  auto_in_1_e_bits_sink,
  input         auto_in_0_a_valid,
  input  [2:0]  auto_in_0_a_bits_opcode,
                auto_in_0_a_bits_param,
                auto_in_0_a_bits_size,
                auto_in_0_a_bits_source,
  input  [34:0] auto_in_0_a_bits_address,
  input  [7:0]  auto_in_0_a_bits_mask,
  input  [63:0] auto_in_0_a_bits_data,
  input         auto_in_0_a_bits_corrupt,
                auto_in_0_c_valid,
  input  [2:0]  auto_in_0_c_bits_opcode,
                auto_in_0_c_bits_param,
                auto_in_0_c_bits_size,
                auto_in_0_c_bits_source,
  input  [34:0] auto_in_0_c_bits_address,
  input  [63:0] auto_in_0_c_bits_data,
  input         auto_in_0_c_bits_corrupt,
                auto_in_0_d_ready,
                auto_in_0_e_valid,
  input  [2:0]  auto_in_0_e_bits_sink,
  input         auto_out_3_a_ready,
                auto_out_3_d_valid,
  input  [2:0]  auto_out_3_d_bits_opcode,
  input  [1:0]  auto_out_3_d_bits_param,
  input  [2:0]  auto_out_3_d_bits_size,
  input  [3:0]  auto_out_3_d_bits_source,
  input         auto_out_3_d_bits_denied,
  input  [63:0] auto_out_3_d_bits_data,
  input         auto_out_3_d_bits_corrupt,
                auto_out_2_a_ready,
                auto_out_2_d_valid,
  input  [2:0]  auto_out_2_d_bits_opcode,
  input  [1:0]  auto_out_2_d_bits_param,
  input  [2:0]  auto_out_2_d_bits_size,
  input  [3:0]  auto_out_2_d_bits_source,
  input         auto_out_2_d_bits_denied,
  input  [63:0] auto_out_2_d_bits_data,
  input         auto_out_2_d_bits_corrupt,
                auto_out_1_a_ready,
                auto_out_1_d_valid,
  input  [2:0]  auto_out_1_d_bits_opcode,
  input  [1:0]  auto_out_1_d_bits_param,
  input  [2:0]  auto_out_1_d_bits_size,
  input  [3:0]  auto_out_1_d_bits_source,
  input         auto_out_1_d_bits_denied,
  input  [63:0] auto_out_1_d_bits_data,
  input         auto_out_1_d_bits_corrupt,
                auto_out_0_a_ready,
                auto_out_0_d_valid,
  input  [2:0]  auto_out_0_d_bits_opcode,
  input  [1:0]  auto_out_0_d_bits_param,
  input  [2:0]  auto_out_0_d_bits_size,
  input  [3:0]  auto_out_0_d_bits_source,
  input         auto_out_0_d_bits_denied,
  input  [63:0] auto_out_0_d_bits_data,
  input         auto_out_0_d_bits_corrupt,
  output        auto_in_3_a_ready,
                auto_in_3_c_ready,
                auto_in_3_d_valid,
  output [2:0]  auto_in_3_d_bits_opcode,
  output [1:0]  auto_in_3_d_bits_param,
  output [2:0]  auto_in_3_d_bits_size,
                auto_in_3_d_bits_source,
                auto_in_3_d_bits_sink,
  output        auto_in_3_d_bits_denied,
  output [63:0] auto_in_3_d_bits_data,
  output        auto_in_3_d_bits_corrupt,
                auto_in_2_a_ready,
                auto_in_2_c_ready,
                auto_in_2_d_valid,
  output [2:0]  auto_in_2_d_bits_opcode,
  output [1:0]  auto_in_2_d_bits_param,
  output [2:0]  auto_in_2_d_bits_size,
                auto_in_2_d_bits_source,
                auto_in_2_d_bits_sink,
  output        auto_in_2_d_bits_denied,
  output [63:0] auto_in_2_d_bits_data,
  output        auto_in_2_d_bits_corrupt,
                auto_in_1_a_ready,
                auto_in_1_c_ready,
                auto_in_1_d_valid,
  output [2:0]  auto_in_1_d_bits_opcode,
  output [1:0]  auto_in_1_d_bits_param,
  output [2:0]  auto_in_1_d_bits_size,
                auto_in_1_d_bits_source,
                auto_in_1_d_bits_sink,
  output        auto_in_1_d_bits_denied,
  output [63:0] auto_in_1_d_bits_data,
  output        auto_in_1_d_bits_corrupt,
                auto_in_0_a_ready,
                auto_in_0_c_ready,
                auto_in_0_d_valid,
  output [2:0]  auto_in_0_d_bits_opcode,
  output [1:0]  auto_in_0_d_bits_param,
  output [2:0]  auto_in_0_d_bits_size,
                auto_in_0_d_bits_source,
                auto_in_0_d_bits_sink,
  output        auto_in_0_d_bits_denied,
  output [63:0] auto_in_0_d_bits_data,
  output        auto_in_0_d_bits_corrupt,
                auto_out_3_a_valid,
  output [2:0]  auto_out_3_a_bits_opcode,
                auto_out_3_a_bits_param,
                auto_out_3_a_bits_size,
  output [3:0]  auto_out_3_a_bits_source,
  output [34:0] auto_out_3_a_bits_address,
  output [7:0]  auto_out_3_a_bits_mask,
  output [63:0] auto_out_3_a_bits_data,
  output        auto_out_3_a_bits_corrupt,
                auto_out_3_d_ready,
                auto_out_2_a_valid,
  output [2:0]  auto_out_2_a_bits_opcode,
                auto_out_2_a_bits_param,
                auto_out_2_a_bits_size,
  output [3:0]  auto_out_2_a_bits_source,
  output [34:0] auto_out_2_a_bits_address,
  output [7:0]  auto_out_2_a_bits_mask,
  output [63:0] auto_out_2_a_bits_data,
  output        auto_out_2_a_bits_corrupt,
                auto_out_2_d_ready,
                auto_out_1_a_valid,
  output [2:0]  auto_out_1_a_bits_opcode,
                auto_out_1_a_bits_param,
                auto_out_1_a_bits_size,
  output [3:0]  auto_out_1_a_bits_source,
  output [34:0] auto_out_1_a_bits_address,
  output [7:0]  auto_out_1_a_bits_mask,
  output [63:0] auto_out_1_a_bits_data,
  output        auto_out_1_a_bits_corrupt,
                auto_out_1_d_ready,
                auto_out_0_a_valid,
  output [2:0]  auto_out_0_a_bits_opcode,
                auto_out_0_a_bits_param,
                auto_out_0_a_bits_size,
  output [3:0]  auto_out_0_a_bits_source,
  output [34:0] auto_out_0_a_bits_address,
  output [7:0]  auto_out_0_a_bits_mask,
  output [63:0] auto_out_0_a_bits_data,
  output        auto_out_0_a_bits_corrupt,
                auto_out_0_d_ready
);

  wire [2:0]  out_27_bits_opcode;	// @[Mux.scala:27:73]
  wire        out_27_valid;	// @[Arbiter.scala:125:29]
  wire        out_22_ready;	// @[Arbiter.scala:123:31]
  wire        out_21_ready;	// @[Arbiter.scala:123:31]
  wire        bundleIn_3_d_valid;	// @[CacheCork.scala:126:34]
  wire [2:0]  out_20_bits_opcode;	// @[Mux.scala:27:73]
  wire        out_20_valid;	// @[Arbiter.scala:125:29]
  wire        out_15_ready;	// @[Arbiter.scala:123:31]
  wire        out_14_ready;	// @[Arbiter.scala:123:31]
  wire        bundleIn_2_d_valid;	// @[CacheCork.scala:126:34]
  wire [2:0]  out_13_bits_opcode;	// @[Mux.scala:27:73]
  wire        out_13_valid;	// @[Arbiter.scala:125:29]
  wire        out_8_ready;	// @[Arbiter.scala:123:31]
  wire        out_7_ready;	// @[Arbiter.scala:123:31]
  wire        bundleIn_1_d_valid;	// @[CacheCork.scala:126:34]
  wire [2:0]  out_6_bits_opcode;	// @[Mux.scala:27:73]
  wire        out_6_valid;	// @[Arbiter.scala:125:29]
  wire        out_1_ready;	// @[Arbiter.scala:123:31]
  wire        out_ready;	// @[Arbiter.scala:123:31]
  wire        bundleIn_0_d_valid;	// @[CacheCork.scala:126:34]
  wire        _q_7_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_7_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_7_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_7_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_7_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_7_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_7_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_7_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_7_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_7_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _q_6_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_6_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_6_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_6_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_6_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_6_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_6_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_6_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_6_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_6_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _pool_3_io_alloc_valid;	// @[CacheCork.scala:118:26]
  wire [2:0]  _pool_3_io_alloc_bits;	// @[CacheCork.scala:118:26]
  wire        _q_5_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_5_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_5_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_5_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_5_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_5_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_5_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_5_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_5_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_5_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _q_4_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_4_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_4_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_4_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_4_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_4_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_4_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_4_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_4_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_4_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _pool_2_io_alloc_valid;	// @[CacheCork.scala:118:26]
  wire [2:0]  _pool_2_io_alloc_bits;	// @[CacheCork.scala:118:26]
  wire        _q_3_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_3_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_3_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_3_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_3_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_3_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_3_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_3_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_3_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_3_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _q_2_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_2_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_2_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_2_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_2_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_2_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_2_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_2_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_2_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_2_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _pool_1_io_alloc_valid;	// @[CacheCork.scala:118:26]
  wire [2:0]  _pool_1_io_alloc_bits;	// @[CacheCork.scala:118:26]
  wire        _q_1_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_1_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_1_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _q_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _pool_io_alloc_valid;	// @[CacheCork.scala:118:26]
  wire [2:0]  _pool_io_alloc_bits;	// @[CacheCork.scala:118:26]
  wire        _T = auto_in_0_a_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37]
  wire        toD = _T & auto_in_0_a_bits_param == 3'h2 | (&auto_in_0_a_bits_opcode);	// @[CacheCork.scala:68:{37,54,73,97}, :69:37, :145:40]
  wire        bundleIn_0_a_ready = toD ? _q_1_io_enq_ready : out_1_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:68:97, :70:26, Decoupled.scala:375:21]
  wire        out_1_earlyValid = auto_in_0_a_valid & ~toD;	// @[CacheCork.scala:68:97, :72:{33,36}]
  wire        _T_2 = _T | (&auto_in_0_a_bits_opcode);	// @[CacheCork.scala:68:37, :69:37, :77:49]
  wire [2:0]  out_1_bits_opcode = _T_2 ? 3'h4 : auto_in_0_a_bits_opcode;	// @[CacheCork.scala:73:18, :77:{49,86}, :78:27]
  wire        winnerQual_0 = auto_in_0_c_valid & (&auto_in_0_c_bits_opcode);	// @[CacheCork.scala:93:{33,53}]
  wire        _c_a_bits_a_mask_T = auto_in_0_c_bits_size > 3'h2;	// @[CacheCork.scala:145:40, Misc.scala:205:21]
  wire        c_a_bits_a_mask_size = auto_in_0_c_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire        c_a_bits_a_mask_acc = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & ~(auto_in_0_c_bits_address[2]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire        c_a_bits_a_mask_acc_1 = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & auto_in_0_c_bits_address[2];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire        c_a_bits_a_mask_size_1 = auto_in_0_c_bits_size[1:0] == 2'h1;	// @[CacheCork.scala:155:32, Misc.scala:208:26, OneHot.scala:63:49]
  wire        c_a_bits_a_mask_eq_2 = ~(auto_in_0_c_bits_address[2]) & ~(auto_in_0_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_2 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_3 = ~(auto_in_0_c_bits_address[2]) & auto_in_0_c_bits_address[1];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_3 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_4 = auto_in_0_c_bits_address[2] & ~(auto_in_0_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_4 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_5 = auto_in_0_c_bits_address[2] & auto_in_0_c_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire        c_a_bits_a_mask_acc_5 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        _bundleIn_0_c_ready_T = auto_in_0_c_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37, :104:53]
  wire        bundleIn_0_c_ready = _bundleIn_0_c_ready_T ? _q_io_enq_ready : out_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:104:53, :108:26, Decoupled.scala:375:21]
  reg  [2:0]  d_first_counter;	// @[Edges.scala:228:27]
  wire        d_grant = out_6_bits_opcode == 3'h5 | out_6_bits_opcode == 3'h4;	// @[CacheCork.scala:78:27, :124:{40,54,74}, Mux.scala:27:73]
  assign bundleIn_0_d_valid = out_6_valid & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[Arbiter.scala:125:29, CacheCork.scala:118:26, :124:54, :126:{34,70,73}, Edges.scala:228:27, :230:25]
  wire        out_6_ready = auto_in_0_d_ready & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[CacheCork.scala:118:26, :124:54, :126:73, :127:{34,70}, Edges.scala:228:27, :230:25]
  reg  [2:0]  bundleIn_0_d_bits_sink_r;	// @[Reg.scala:19:16]
  wire [2:0]  bundleIn_0_d_bits_sink = (|d_first_counter) ? bundleIn_0_d_bits_sink_r : _pool_io_alloc_bits;	// @[CacheCork.scala:118:26, Edges.scala:228:27, :230:25, Reg.scala:19:16, package.scala:80:42]
  reg         wSourceVec_0;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_1;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_2;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_3;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_4;	// @[CacheCork.scala:138:29]
  wire [7:0]  _GEN = {{wSourceVec_0}, {wSourceVec_0}, {wSourceVec_0}, {wSourceVec_4}, {wSourceVec_3}, {wSourceVec_2}, {wSourceVec_1}, {wSourceVec_0}};	// @[CacheCork.scala:138:29, :142:25]
  wire        _GEN_0 = _GEN[auto_out_0_d_bits_source[3:1]];	// @[CacheCork.scala:134:46, :142:25]
  reg         dWHeld_r;	// @[Reg.scala:19:16]
  wire        _T_18 = auto_out_0_d_bits_opcode == 3'h1 & auto_out_0_d_bits_source[0];	// @[CacheCork.scala:145:40, :153:{33,51,71}]
  wire [2:0]  out_3_bits_opcode = auto_out_0_d_bits_opcode == 3'h0 & ~(auto_out_0_d_bits_source[0]) ? 3'h6 : _T_18 ? 3'h5 : auto_out_0_d_bits_opcode;	// @[CacheCork.scala:68:37, :124:40, :133:13, :153:{51,71,76}, :154:27, :157:{33,47,50,73}, :158:27, Nodes.scala:1215:84]
  reg  [2:0]  beatsLeft;	// @[Arbiter.scala:87:30]
  wire        idle = beatsLeft == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        earlyWinner_1 = ~winnerQual_0 & out_1_earlyValid;	// @[Arbiter.scala:16:61, :97:79, CacheCork.scala:72:33, :93:33]
  wire        _sink_ACancel_earlyValid_T = winnerQual_0 | out_1_earlyValid;	// @[Arbiter.scala:107:36, CacheCork.scala:72:33, :93:33]
  reg         state_0;	// @[Arbiter.scala:116:26]
  reg         state_1;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_0 = idle ? winnerQual_0 : state_0;	// @[Arbiter.scala:88:28, :116:26, :117:30, CacheCork.scala:93:33]
  wire        muxStateEarly_1 = idle ? earlyWinner_1 : state_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_ready = auto_out_0_a_ready & (idle | state_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31]
  assign out_1_ready = auto_out_0_a_ready & (idle ? ~winnerQual_0 : state_1);	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:93:33]
  wire        out_2_valid = idle ? _sink_ACancel_earlyValid_T : state_0 & winnerQual_0 | state_1 & out_1_earlyValid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:29, CacheCork.scala:72:33, :93:33, Mux.scala:27:73]
  reg  [2:0]  beatsLeft_1;	// @[Arbiter.scala:87:30]
  wire        idle_1 = beatsLeft_1 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        _GEN_1 = _q_io_deq_valid | auto_out_0_d_valid;	// @[Decoupled.scala:375:21, package.scala:245:43]
  wire        earlyWinner_1_1 = ~auto_out_0_d_valid & _q_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21]
  wire        earlyWinner_1_2 = ~_GEN_1 & _q_1_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21, package.scala:245:43]
  wire        _sink_ACancel_earlyValid_T_5 = auto_out_0_d_valid | _q_io_deq_valid;	// @[Arbiter.scala:107:36, Decoupled.scala:375:21]
  reg         state_1_0;	// @[Arbiter.scala:116:26]
  reg         state_1_1;	// @[Arbiter.scala:116:26]
  reg         state_1_2;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_1_0 = idle_1 ? auto_out_0_d_valid : state_1_0;	// @[Arbiter.scala:88:28, :116:26, :117:30]
  wire        muxStateEarly_1_1 = idle_1 ? earlyWinner_1_1 : state_1_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  wire        muxStateEarly_1_2 = idle_1 ? earlyWinner_1_2 : state_1_2;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_6_valid = idle_1 ? _sink_ACancel_earlyValid_T_5 | _q_1_io_deq_valid : state_1_0 & auto_out_0_d_valid | state_1_1 & _q_io_deq_valid | state_1_2 & _q_1_io_deq_valid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:{29,56}, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_6_bits_corrupt = muxStateEarly_1_0 & auto_out_0_d_bits_corrupt | muxStateEarly_1_1 & _q_io_deq_bits_corrupt | muxStateEarly_1_2 & _q_1_io_deq_bits_corrupt;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_6_bits_denied = muxStateEarly_1_0 & auto_out_0_d_bits_denied | muxStateEarly_1_1 & _q_io_deq_bits_denied | muxStateEarly_1_2 & _q_1_io_deq_bits_denied;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire [2:0]  out_6_bits_source = (muxStateEarly_1_0 ? auto_out_0_d_bits_source[3:1] : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_source : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_source : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:134:46, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [2:0]  out_6_bits_size = (muxStateEarly_1_0 ? auto_out_0_d_bits_size : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_size : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [1:0]  out_6_bits_param = (muxStateEarly_1_0 ? (_T_18 ? {1'h0, ~((|d_first_counter) ? dWHeld_r : _GEN_0)} : auto_out_0_d_bits_param) : 2'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_param : 2'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_param : 2'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:133:13, :142:25, :153:{51,76}, :155:{26,32}, Decoupled.scala:375:21, Edges.scala:228:27, :230:25, Mux.scala:27:73, Nodes.scala:1215:84, Reg.scala:19:16, package.scala:80:42]
  assign out_6_bits_opcode = (muxStateEarly_1_0 ? out_3_bits_opcode : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_opcode : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_opcode : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:153:76, :157:73, :158:27, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire        _T_146 = auto_in_1_a_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37]
  wire        toD_1 = _T_146 & auto_in_1_a_bits_param == 3'h2 | (&auto_in_1_a_bits_opcode);	// @[CacheCork.scala:68:{37,54,73,97}, :69:37, :145:40]
  wire        bundleIn_1_a_ready = toD_1 ? _q_3_io_enq_ready : out_8_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:68:97, :70:26, Decoupled.scala:375:21]
  wire        out_8_earlyValid = auto_in_1_a_valid & ~toD_1;	// @[CacheCork.scala:68:97, :72:{33,36}]
  wire        _T_148 = _T_146 | (&auto_in_1_a_bits_opcode);	// @[CacheCork.scala:68:37, :69:37, :77:49]
  wire [2:0]  out_8_bits_opcode = _T_148 ? 3'h4 : auto_in_1_a_bits_opcode;	// @[CacheCork.scala:73:18, :77:{49,86}, :78:27]
  wire        winnerQual_2_0 = auto_in_1_c_valid & (&auto_in_1_c_bits_opcode);	// @[CacheCork.scala:93:{33,53}]
  wire        _c_a_bits_a_mask_T_2 = auto_in_1_c_bits_size > 3'h2;	// @[CacheCork.scala:145:40, Misc.scala:205:21]
  wire        c_a_bits_a_mask_size_3 = auto_in_1_c_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire        c_a_bits_a_mask_acc_14 = _c_a_bits_a_mask_T_2 | c_a_bits_a_mask_size_3 & ~(auto_in_1_c_bits_address[2]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire        c_a_bits_a_mask_acc_15 = _c_a_bits_a_mask_T_2 | c_a_bits_a_mask_size_3 & auto_in_1_c_bits_address[2];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire        c_a_bits_a_mask_size_4 = auto_in_1_c_bits_size[1:0] == 2'h1;	// @[CacheCork.scala:155:32, Misc.scala:208:26, OneHot.scala:63:49]
  wire        c_a_bits_a_mask_eq_16 = ~(auto_in_1_c_bits_address[2]) & ~(auto_in_1_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_16 = c_a_bits_a_mask_acc_14 | c_a_bits_a_mask_size_4 & c_a_bits_a_mask_eq_16;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_17 = ~(auto_in_1_c_bits_address[2]) & auto_in_1_c_bits_address[1];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_17 = c_a_bits_a_mask_acc_14 | c_a_bits_a_mask_size_4 & c_a_bits_a_mask_eq_17;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_18 = auto_in_1_c_bits_address[2] & ~(auto_in_1_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_18 = c_a_bits_a_mask_acc_15 | c_a_bits_a_mask_size_4 & c_a_bits_a_mask_eq_18;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_19 = auto_in_1_c_bits_address[2] & auto_in_1_c_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire        c_a_bits_a_mask_acc_19 = c_a_bits_a_mask_acc_15 | c_a_bits_a_mask_size_4 & c_a_bits_a_mask_eq_19;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        _bundleIn_1_c_ready_T = auto_in_1_c_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37, :104:53]
  wire        bundleIn_1_c_ready = _bundleIn_1_c_ready_T ? _q_2_io_enq_ready : out_7_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:104:53, :108:26, Decoupled.scala:375:21]
  reg  [2:0]  d_first_counter_1;	// @[Edges.scala:228:27]
  wire        d_grant_1 = out_13_bits_opcode == 3'h5 | out_13_bits_opcode == 3'h4;	// @[CacheCork.scala:78:27, :124:{40,54,74}, Mux.scala:27:73]
  assign bundleIn_1_d_valid = out_13_valid & (_pool_1_io_alloc_valid | (|d_first_counter_1) | ~d_grant_1);	// @[Arbiter.scala:125:29, CacheCork.scala:118:26, :124:54, :126:{34,70,73}, Edges.scala:228:27, :230:25]
  wire        out_13_ready = auto_in_1_d_ready & (_pool_1_io_alloc_valid | (|d_first_counter_1) | ~d_grant_1);	// @[CacheCork.scala:118:26, :124:54, :126:73, :127:{34,70}, Edges.scala:228:27, :230:25]
  reg  [2:0]  bundleIn_1_d_bits_sink_r;	// @[Reg.scala:19:16]
  wire [2:0]  bundleIn_1_d_bits_sink = (|d_first_counter_1) ? bundleIn_1_d_bits_sink_r : _pool_1_io_alloc_bits;	// @[CacheCork.scala:118:26, Edges.scala:228:27, :230:25, Reg.scala:19:16, package.scala:80:42]
  reg         wSourceVec_1_0;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_1_1;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_1_2;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_1_3;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_1_4;	// @[CacheCork.scala:138:29]
  wire [7:0]  _GEN_2 = {{wSourceVec_1_0}, {wSourceVec_1_0}, {wSourceVec_1_0}, {wSourceVec_1_4}, {wSourceVec_1_3}, {wSourceVec_1_2}, {wSourceVec_1_1}, {wSourceVec_1_0}};	// @[CacheCork.scala:138:29, :142:25]
  wire        _GEN_3 = _GEN_2[auto_out_1_d_bits_source[3:1]];	// @[CacheCork.scala:134:46, :142:25]
  reg         dWHeld_r_1;	// @[Reg.scala:19:16]
  wire        _T_164 = auto_out_1_d_bits_opcode == 3'h1 & auto_out_1_d_bits_source[0];	// @[CacheCork.scala:145:40, :153:{33,51,71}]
  wire [2:0]  out_10_bits_opcode = auto_out_1_d_bits_opcode == 3'h0 & ~(auto_out_1_d_bits_source[0]) ? 3'h6 : _T_164 ? 3'h5 : auto_out_1_d_bits_opcode;	// @[CacheCork.scala:68:37, :124:40, :133:13, :153:{51,71,76}, :154:27, :157:{33,47,50,73}, :158:27, Nodes.scala:1215:84]
  reg  [2:0]  beatsLeft_2;	// @[Arbiter.scala:87:30]
  wire        idle_2 = beatsLeft_2 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        earlyWinner_2_1 = ~winnerQual_2_0 & out_8_earlyValid;	// @[Arbiter.scala:16:61, :97:79, CacheCork.scala:72:33, :93:33]
  wire        _sink_ACancel_earlyValid_T_13 = winnerQual_2_0 | out_8_earlyValid;	// @[Arbiter.scala:107:36, CacheCork.scala:72:33, :93:33]
  reg         state_2_0;	// @[Arbiter.scala:116:26]
  reg         state_2_1;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_2_0 = idle_2 ? winnerQual_2_0 : state_2_0;	// @[Arbiter.scala:88:28, :116:26, :117:30, CacheCork.scala:93:33]
  wire        muxStateEarly_2_1 = idle_2 ? earlyWinner_2_1 : state_2_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_7_ready = auto_out_1_a_ready & (idle_2 | state_2_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31]
  assign out_8_ready = auto_out_1_a_ready & (idle_2 ? ~winnerQual_2_0 : state_2_1);	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:93:33]
  wire        out_9_valid = idle_2 ? _sink_ACancel_earlyValid_T_13 : state_2_0 & winnerQual_2_0 | state_2_1 & out_8_earlyValid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:29, CacheCork.scala:72:33, :93:33, Mux.scala:27:73]
  reg  [2:0]  beatsLeft_3;	// @[Arbiter.scala:87:30]
  wire        idle_3 = beatsLeft_3 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        _GEN_4 = _q_2_io_deq_valid | auto_out_1_d_valid;	// @[Decoupled.scala:375:21, package.scala:245:43]
  wire        earlyWinner_3_1 = ~auto_out_1_d_valid & _q_2_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21]
  wire        earlyWinner_3_2 = ~_GEN_4 & _q_3_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21, package.scala:245:43]
  wire        _sink_ACancel_earlyValid_T_18 = auto_out_1_d_valid | _q_2_io_deq_valid;	// @[Arbiter.scala:107:36, Decoupled.scala:375:21]
  reg         state_3_0;	// @[Arbiter.scala:116:26]
  reg         state_3_1;	// @[Arbiter.scala:116:26]
  reg         state_3_2;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_3_0 = idle_3 ? auto_out_1_d_valid : state_3_0;	// @[Arbiter.scala:88:28, :116:26, :117:30]
  wire        muxStateEarly_3_1 = idle_3 ? earlyWinner_3_1 : state_3_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  wire        muxStateEarly_3_2 = idle_3 ? earlyWinner_3_2 : state_3_2;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_13_valid = idle_3 ? _sink_ACancel_earlyValid_T_18 | _q_3_io_deq_valid : state_3_0 & auto_out_1_d_valid | state_3_1 & _q_2_io_deq_valid | state_3_2 & _q_3_io_deq_valid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:{29,56}, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_13_bits_corrupt = muxStateEarly_3_0 & auto_out_1_d_bits_corrupt | muxStateEarly_3_1 & _q_2_io_deq_bits_corrupt | muxStateEarly_3_2 & _q_3_io_deq_bits_corrupt;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_13_bits_denied = muxStateEarly_3_0 & auto_out_1_d_bits_denied | muxStateEarly_3_1 & _q_2_io_deq_bits_denied | muxStateEarly_3_2 & _q_3_io_deq_bits_denied;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire [2:0]  out_13_bits_source = (muxStateEarly_3_0 ? auto_out_1_d_bits_source[3:1] : 3'h0) | (muxStateEarly_3_1 ? _q_2_io_deq_bits_source : 3'h0) | (muxStateEarly_3_2 ? _q_3_io_deq_bits_source : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:134:46, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [2:0]  out_13_bits_size = (muxStateEarly_3_0 ? auto_out_1_d_bits_size : 3'h0) | (muxStateEarly_3_1 ? _q_2_io_deq_bits_size : 3'h0) | (muxStateEarly_3_2 ? _q_3_io_deq_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [1:0]  out_13_bits_param = (muxStateEarly_3_0 ? (_T_164 ? {1'h0, ~((|d_first_counter_1) ? dWHeld_r_1 : _GEN_3)} : auto_out_1_d_bits_param) : 2'h0) | (muxStateEarly_3_1 ? _q_2_io_deq_bits_param : 2'h0) | (muxStateEarly_3_2 ? _q_3_io_deq_bits_param : 2'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:133:13, :142:25, :153:{51,76}, :155:{26,32}, Decoupled.scala:375:21, Edges.scala:228:27, :230:25, Mux.scala:27:73, Nodes.scala:1215:84, Reg.scala:19:16, package.scala:80:42]
  assign out_13_bits_opcode = (muxStateEarly_3_0 ? out_10_bits_opcode : 3'h0) | (muxStateEarly_3_1 ? _q_2_io_deq_bits_opcode : 3'h0) | (muxStateEarly_3_2 ? _q_3_io_deq_bits_opcode : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:153:76, :157:73, :158:27, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire        _T_292 = auto_in_2_a_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37]
  wire        toD_2 = _T_292 & auto_in_2_a_bits_param == 3'h2 | (&auto_in_2_a_bits_opcode);	// @[CacheCork.scala:68:{37,54,73,97}, :69:37, :145:40]
  wire        bundleIn_2_a_ready = toD_2 ? _q_5_io_enq_ready : out_15_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:68:97, :70:26, Decoupled.scala:375:21]
  wire        out_15_earlyValid = auto_in_2_a_valid & ~toD_2;	// @[CacheCork.scala:68:97, :72:{33,36}]
  wire        _T_294 = _T_292 | (&auto_in_2_a_bits_opcode);	// @[CacheCork.scala:68:37, :69:37, :77:49]
  wire [2:0]  out_15_bits_opcode = _T_294 ? 3'h4 : auto_in_2_a_bits_opcode;	// @[CacheCork.scala:73:18, :77:{49,86}, :78:27]
  wire        winnerQual_4_0 = auto_in_2_c_valid & (&auto_in_2_c_bits_opcode);	// @[CacheCork.scala:93:{33,53}]
  wire        _c_a_bits_a_mask_T_4 = auto_in_2_c_bits_size > 3'h2;	// @[CacheCork.scala:145:40, Misc.scala:205:21]
  wire        c_a_bits_a_mask_size_6 = auto_in_2_c_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire        c_a_bits_a_mask_acc_28 = _c_a_bits_a_mask_T_4 | c_a_bits_a_mask_size_6 & ~(auto_in_2_c_bits_address[2]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire        c_a_bits_a_mask_acc_29 = _c_a_bits_a_mask_T_4 | c_a_bits_a_mask_size_6 & auto_in_2_c_bits_address[2];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire        c_a_bits_a_mask_size_7 = auto_in_2_c_bits_size[1:0] == 2'h1;	// @[CacheCork.scala:155:32, Misc.scala:208:26, OneHot.scala:63:49]
  wire        c_a_bits_a_mask_eq_30 = ~(auto_in_2_c_bits_address[2]) & ~(auto_in_2_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_30 = c_a_bits_a_mask_acc_28 | c_a_bits_a_mask_size_7 & c_a_bits_a_mask_eq_30;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_31 = ~(auto_in_2_c_bits_address[2]) & auto_in_2_c_bits_address[1];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_31 = c_a_bits_a_mask_acc_28 | c_a_bits_a_mask_size_7 & c_a_bits_a_mask_eq_31;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_32 = auto_in_2_c_bits_address[2] & ~(auto_in_2_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_32 = c_a_bits_a_mask_acc_29 | c_a_bits_a_mask_size_7 & c_a_bits_a_mask_eq_32;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_33 = auto_in_2_c_bits_address[2] & auto_in_2_c_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire        c_a_bits_a_mask_acc_33 = c_a_bits_a_mask_acc_29 | c_a_bits_a_mask_size_7 & c_a_bits_a_mask_eq_33;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        _bundleIn_2_c_ready_T = auto_in_2_c_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37, :104:53]
  wire        bundleIn_2_c_ready = _bundleIn_2_c_ready_T ? _q_4_io_enq_ready : out_14_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:104:53, :108:26, Decoupled.scala:375:21]
  reg  [2:0]  d_first_counter_2;	// @[Edges.scala:228:27]
  wire        d_grant_2 = out_20_bits_opcode == 3'h5 | out_20_bits_opcode == 3'h4;	// @[CacheCork.scala:78:27, :124:{40,54,74}, Mux.scala:27:73]
  assign bundleIn_2_d_valid = out_20_valid & (_pool_2_io_alloc_valid | (|d_first_counter_2) | ~d_grant_2);	// @[Arbiter.scala:125:29, CacheCork.scala:118:26, :124:54, :126:{34,70,73}, Edges.scala:228:27, :230:25]
  wire        out_20_ready = auto_in_2_d_ready & (_pool_2_io_alloc_valid | (|d_first_counter_2) | ~d_grant_2);	// @[CacheCork.scala:118:26, :124:54, :126:73, :127:{34,70}, Edges.scala:228:27, :230:25]
  reg  [2:0]  bundleIn_2_d_bits_sink_r;	// @[Reg.scala:19:16]
  wire [2:0]  bundleIn_2_d_bits_sink = (|d_first_counter_2) ? bundleIn_2_d_bits_sink_r : _pool_2_io_alloc_bits;	// @[CacheCork.scala:118:26, Edges.scala:228:27, :230:25, Reg.scala:19:16, package.scala:80:42]
  reg         wSourceVec_2_0;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_2_1;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_2_2;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_2_3;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_2_4;	// @[CacheCork.scala:138:29]
  wire [7:0]  _GEN_5 = {{wSourceVec_2_0}, {wSourceVec_2_0}, {wSourceVec_2_0}, {wSourceVec_2_4}, {wSourceVec_2_3}, {wSourceVec_2_2}, {wSourceVec_2_1}, {wSourceVec_2_0}};	// @[CacheCork.scala:138:29, :142:25]
  wire        _GEN_6 = _GEN_5[auto_out_2_d_bits_source[3:1]];	// @[CacheCork.scala:134:46, :142:25]
  reg         dWHeld_r_2;	// @[Reg.scala:19:16]
  wire        _T_310 = auto_out_2_d_bits_opcode == 3'h1 & auto_out_2_d_bits_source[0];	// @[CacheCork.scala:145:40, :153:{33,51,71}]
  wire [2:0]  out_17_bits_opcode = auto_out_2_d_bits_opcode == 3'h0 & ~(auto_out_2_d_bits_source[0]) ? 3'h6 : _T_310 ? 3'h5 : auto_out_2_d_bits_opcode;	// @[CacheCork.scala:68:37, :124:40, :133:13, :153:{51,71,76}, :154:27, :157:{33,47,50,73}, :158:27, Nodes.scala:1215:84]
  reg  [2:0]  beatsLeft_4;	// @[Arbiter.scala:87:30]
  wire        idle_4 = beatsLeft_4 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        earlyWinner_4_1 = ~winnerQual_4_0 & out_15_earlyValid;	// @[Arbiter.scala:16:61, :97:79, CacheCork.scala:72:33, :93:33]
  wire        _sink_ACancel_earlyValid_T_26 = winnerQual_4_0 | out_15_earlyValid;	// @[Arbiter.scala:107:36, CacheCork.scala:72:33, :93:33]
  reg         state_4_0;	// @[Arbiter.scala:116:26]
  reg         state_4_1;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_4_0 = idle_4 ? winnerQual_4_0 : state_4_0;	// @[Arbiter.scala:88:28, :116:26, :117:30, CacheCork.scala:93:33]
  wire        muxStateEarly_4_1 = idle_4 ? earlyWinner_4_1 : state_4_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_14_ready = auto_out_2_a_ready & (idle_4 | state_4_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31]
  assign out_15_ready = auto_out_2_a_ready & (idle_4 ? ~winnerQual_4_0 : state_4_1);	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:93:33]
  wire        out_16_valid = idle_4 ? _sink_ACancel_earlyValid_T_26 : state_4_0 & winnerQual_4_0 | state_4_1 & out_15_earlyValid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:29, CacheCork.scala:72:33, :93:33, Mux.scala:27:73]
  reg  [2:0]  beatsLeft_5;	// @[Arbiter.scala:87:30]
  wire        idle_5 = beatsLeft_5 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        _GEN_7 = _q_4_io_deq_valid | auto_out_2_d_valid;	// @[Decoupled.scala:375:21, package.scala:245:43]
  wire        earlyWinner_5_1 = ~auto_out_2_d_valid & _q_4_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21]
  wire        earlyWinner_5_2 = ~_GEN_7 & _q_5_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21, package.scala:245:43]
  wire        _sink_ACancel_earlyValid_T_31 = auto_out_2_d_valid | _q_4_io_deq_valid;	// @[Arbiter.scala:107:36, Decoupled.scala:375:21]
  reg         state_5_0;	// @[Arbiter.scala:116:26]
  reg         state_5_1;	// @[Arbiter.scala:116:26]
  reg         state_5_2;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_5_0 = idle_5 ? auto_out_2_d_valid : state_5_0;	// @[Arbiter.scala:88:28, :116:26, :117:30]
  wire        muxStateEarly_5_1 = idle_5 ? earlyWinner_5_1 : state_5_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  wire        muxStateEarly_5_2 = idle_5 ? earlyWinner_5_2 : state_5_2;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_20_valid = idle_5 ? _sink_ACancel_earlyValid_T_31 | _q_5_io_deq_valid : state_5_0 & auto_out_2_d_valid | state_5_1 & _q_4_io_deq_valid | state_5_2 & _q_5_io_deq_valid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:{29,56}, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_20_bits_corrupt = muxStateEarly_5_0 & auto_out_2_d_bits_corrupt | muxStateEarly_5_1 & _q_4_io_deq_bits_corrupt | muxStateEarly_5_2 & _q_5_io_deq_bits_corrupt;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_20_bits_denied = muxStateEarly_5_0 & auto_out_2_d_bits_denied | muxStateEarly_5_1 & _q_4_io_deq_bits_denied | muxStateEarly_5_2 & _q_5_io_deq_bits_denied;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire [2:0]  out_20_bits_source = (muxStateEarly_5_0 ? auto_out_2_d_bits_source[3:1] : 3'h0) | (muxStateEarly_5_1 ? _q_4_io_deq_bits_source : 3'h0) | (muxStateEarly_5_2 ? _q_5_io_deq_bits_source : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:134:46, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [2:0]  out_20_bits_size = (muxStateEarly_5_0 ? auto_out_2_d_bits_size : 3'h0) | (muxStateEarly_5_1 ? _q_4_io_deq_bits_size : 3'h0) | (muxStateEarly_5_2 ? _q_5_io_deq_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [1:0]  out_20_bits_param = (muxStateEarly_5_0 ? (_T_310 ? {1'h0, ~((|d_first_counter_2) ? dWHeld_r_2 : _GEN_6)} : auto_out_2_d_bits_param) : 2'h0) | (muxStateEarly_5_1 ? _q_4_io_deq_bits_param : 2'h0) | (muxStateEarly_5_2 ? _q_5_io_deq_bits_param : 2'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:133:13, :142:25, :153:{51,76}, :155:{26,32}, Decoupled.scala:375:21, Edges.scala:228:27, :230:25, Mux.scala:27:73, Nodes.scala:1215:84, Reg.scala:19:16, package.scala:80:42]
  assign out_20_bits_opcode = (muxStateEarly_5_0 ? out_17_bits_opcode : 3'h0) | (muxStateEarly_5_1 ? _q_4_io_deq_bits_opcode : 3'h0) | (muxStateEarly_5_2 ? _q_5_io_deq_bits_opcode : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:153:76, :157:73, :158:27, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire        _T_438 = auto_in_3_a_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37]
  wire        toD_3 = _T_438 & auto_in_3_a_bits_param == 3'h2 | (&auto_in_3_a_bits_opcode);	// @[CacheCork.scala:68:{37,54,73,97}, :69:37, :145:40]
  wire        bundleIn_3_a_ready = toD_3 ? _q_7_io_enq_ready : out_22_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:68:97, :70:26, Decoupled.scala:375:21]
  wire        out_22_earlyValid = auto_in_3_a_valid & ~toD_3;	// @[CacheCork.scala:68:97, :72:{33,36}]
  wire        _T_440 = _T_438 | (&auto_in_3_a_bits_opcode);	// @[CacheCork.scala:68:37, :69:37, :77:49]
  wire [2:0]  out_22_bits_opcode = _T_440 ? 3'h4 : auto_in_3_a_bits_opcode;	// @[CacheCork.scala:73:18, :77:{49,86}, :78:27]
  wire        winnerQual_6_0 = auto_in_3_c_valid & (&auto_in_3_c_bits_opcode);	// @[CacheCork.scala:93:{33,53}]
  wire        _c_a_bits_a_mask_T_6 = auto_in_3_c_bits_size > 3'h2;	// @[CacheCork.scala:145:40, Misc.scala:205:21]
  wire        c_a_bits_a_mask_size_9 = auto_in_3_c_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire        c_a_bits_a_mask_acc_42 = _c_a_bits_a_mask_T_6 | c_a_bits_a_mask_size_9 & ~(auto_in_3_c_bits_address[2]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire        c_a_bits_a_mask_acc_43 = _c_a_bits_a_mask_T_6 | c_a_bits_a_mask_size_9 & auto_in_3_c_bits_address[2];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire        c_a_bits_a_mask_size_10 = auto_in_3_c_bits_size[1:0] == 2'h1;	// @[CacheCork.scala:155:32, Misc.scala:208:26, OneHot.scala:63:49]
  wire        c_a_bits_a_mask_eq_44 = ~(auto_in_3_c_bits_address[2]) & ~(auto_in_3_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_44 = c_a_bits_a_mask_acc_42 | c_a_bits_a_mask_size_10 & c_a_bits_a_mask_eq_44;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_45 = ~(auto_in_3_c_bits_address[2]) & auto_in_3_c_bits_address[1];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_45 = c_a_bits_a_mask_acc_42 | c_a_bits_a_mask_size_10 & c_a_bits_a_mask_eq_45;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_46 = auto_in_3_c_bits_address[2] & ~(auto_in_3_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_46 = c_a_bits_a_mask_acc_43 | c_a_bits_a_mask_size_10 & c_a_bits_a_mask_eq_46;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_47 = auto_in_3_c_bits_address[2] & auto_in_3_c_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire        c_a_bits_a_mask_acc_47 = c_a_bits_a_mask_acc_43 | c_a_bits_a_mask_size_10 & c_a_bits_a_mask_eq_47;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        _bundleIn_3_c_ready_T = auto_in_3_c_bits_opcode == 3'h6;	// @[CacheCork.scala:68:37, :104:53]
  wire        bundleIn_3_c_ready = _bundleIn_3_c_ready_T ? _q_6_io_enq_ready : out_21_ready;	// @[Arbiter.scala:123:31, CacheCork.scala:104:53, :108:26, Decoupled.scala:375:21]
  reg  [2:0]  d_first_counter_3;	// @[Edges.scala:228:27]
  wire        d_grant_3 = out_27_bits_opcode == 3'h5 | out_27_bits_opcode == 3'h4;	// @[CacheCork.scala:78:27, :124:{40,54,74}, Mux.scala:27:73]
  assign bundleIn_3_d_valid = out_27_valid & (_pool_3_io_alloc_valid | (|d_first_counter_3) | ~d_grant_3);	// @[Arbiter.scala:125:29, CacheCork.scala:118:26, :124:54, :126:{34,70,73}, Edges.scala:228:27, :230:25]
  wire        out_27_ready = auto_in_3_d_ready & (_pool_3_io_alloc_valid | (|d_first_counter_3) | ~d_grant_3);	// @[CacheCork.scala:118:26, :124:54, :126:73, :127:{34,70}, Edges.scala:228:27, :230:25]
  reg  [2:0]  bundleIn_3_d_bits_sink_r;	// @[Reg.scala:19:16]
  wire [2:0]  bundleIn_3_d_bits_sink = (|d_first_counter_3) ? bundleIn_3_d_bits_sink_r : _pool_3_io_alloc_bits;	// @[CacheCork.scala:118:26, Edges.scala:228:27, :230:25, Reg.scala:19:16, package.scala:80:42]
  reg         wSourceVec_3_0;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_3_1;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_3_2;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_3_3;	// @[CacheCork.scala:138:29]
  reg         wSourceVec_3_4;	// @[CacheCork.scala:138:29]
  wire [7:0]  _GEN_8 = {{wSourceVec_3_0}, {wSourceVec_3_0}, {wSourceVec_3_0}, {wSourceVec_3_4}, {wSourceVec_3_3}, {wSourceVec_3_2}, {wSourceVec_3_1}, {wSourceVec_3_0}};	// @[CacheCork.scala:138:29, :142:25]
  wire        _GEN_9 = _GEN_8[auto_out_3_d_bits_source[3:1]];	// @[CacheCork.scala:134:46, :142:25]
  reg         dWHeld_r_3;	// @[Reg.scala:19:16]
  wire        _T_456 = auto_out_3_d_bits_opcode == 3'h1 & auto_out_3_d_bits_source[0];	// @[CacheCork.scala:145:40, :153:{33,51,71}]
  wire [2:0]  out_24_bits_opcode = auto_out_3_d_bits_opcode == 3'h0 & ~(auto_out_3_d_bits_source[0]) ? 3'h6 : _T_456 ? 3'h5 : auto_out_3_d_bits_opcode;	// @[CacheCork.scala:68:37, :124:40, :133:13, :153:{51,71,76}, :154:27, :157:{33,47,50,73}, :158:27, Nodes.scala:1215:84]
  reg  [2:0]  beatsLeft_6;	// @[Arbiter.scala:87:30]
  wire        idle_6 = beatsLeft_6 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        earlyWinner_6_1 = ~winnerQual_6_0 & out_22_earlyValid;	// @[Arbiter.scala:16:61, :97:79, CacheCork.scala:72:33, :93:33]
  wire        _sink_ACancel_earlyValid_T_39 = winnerQual_6_0 | out_22_earlyValid;	// @[Arbiter.scala:107:36, CacheCork.scala:72:33, :93:33]
  reg         state_6_0;	// @[Arbiter.scala:116:26]
  reg         state_6_1;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_6_0 = idle_6 ? winnerQual_6_0 : state_6_0;	// @[Arbiter.scala:88:28, :116:26, :117:30, CacheCork.scala:93:33]
  wire        muxStateEarly_6_1 = idle_6 ? earlyWinner_6_1 : state_6_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_21_ready = auto_out_3_a_ready & (idle_6 | state_6_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31]
  assign out_22_ready = auto_out_3_a_ready & (idle_6 ? ~winnerQual_6_0 : state_6_1);	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:93:33]
  wire        out_23_valid = idle_6 ? _sink_ACancel_earlyValid_T_39 : state_6_0 & winnerQual_6_0 | state_6_1 & out_22_earlyValid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:29, CacheCork.scala:72:33, :93:33, Mux.scala:27:73]
  reg  [2:0]  beatsLeft_7;	// @[Arbiter.scala:87:30]
  wire        idle_7 = beatsLeft_7 == 3'h0;	// @[Arbiter.scala:87:30, :88:28, Nodes.scala:1215:84]
  wire        _GEN_10 = _q_6_io_deq_valid | auto_out_3_d_valid;	// @[Decoupled.scala:375:21, package.scala:245:43]
  wire        earlyWinner_7_1 = ~auto_out_3_d_valid & _q_6_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21]
  wire        earlyWinner_7_2 = ~_GEN_10 & _q_7_io_deq_valid;	// @[Arbiter.scala:16:61, :97:79, Decoupled.scala:375:21, package.scala:245:43]
  wire        _sink_ACancel_earlyValid_T_44 = auto_out_3_d_valid | _q_6_io_deq_valid;	// @[Arbiter.scala:107:36, Decoupled.scala:375:21]
  reg         state_7_0;	// @[Arbiter.scala:116:26]
  reg         state_7_1;	// @[Arbiter.scala:116:26]
  reg         state_7_2;	// @[Arbiter.scala:116:26]
  wire        muxStateEarly_7_0 = idle_7 ? auto_out_3_d_valid : state_7_0;	// @[Arbiter.scala:88:28, :116:26, :117:30]
  wire        muxStateEarly_7_1 = idle_7 ? earlyWinner_7_1 : state_7_1;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  wire        muxStateEarly_7_2 = idle_7 ? earlyWinner_7_2 : state_7_2;	// @[Arbiter.scala:88:28, :97:79, :116:26, :117:30]
  assign out_27_valid = idle_7 ? _sink_ACancel_earlyValid_T_44 | _q_7_io_deq_valid : state_7_0 & auto_out_3_d_valid | state_7_1 & _q_6_io_deq_valid | state_7_2 & _q_7_io_deq_valid;	// @[Arbiter.scala:88:28, :107:36, :116:26, :125:{29,56}, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_27_bits_corrupt = muxStateEarly_7_0 & auto_out_3_d_bits_corrupt | muxStateEarly_7_1 & _q_6_io_deq_bits_corrupt | muxStateEarly_7_2 & _q_7_io_deq_bits_corrupt;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire        out_27_bits_denied = muxStateEarly_7_0 & auto_out_3_d_bits_denied | muxStateEarly_7_1 & _q_6_io_deq_bits_denied | muxStateEarly_7_2 & _q_7_io_deq_bits_denied;	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73]
  wire [2:0]  out_27_bits_source = (muxStateEarly_7_0 ? auto_out_3_d_bits_source[3:1] : 3'h0) | (muxStateEarly_7_1 ? _q_6_io_deq_bits_source : 3'h0) | (muxStateEarly_7_2 ? _q_7_io_deq_bits_source : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:134:46, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [2:0]  out_27_bits_size = (muxStateEarly_7_0 ? auto_out_3_d_bits_size : 3'h0) | (muxStateEarly_7_1 ? _q_6_io_deq_bits_size : 3'h0) | (muxStateEarly_7_2 ? _q_7_io_deq_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [1:0]  out_27_bits_param = (muxStateEarly_7_0 ? (_T_456 ? {1'h0, ~((|d_first_counter_3) ? dWHeld_r_3 : _GEN_9)} : auto_out_3_d_bits_param) : 2'h0) | (muxStateEarly_7_1 ? _q_6_io_deq_bits_param : 2'h0) | (muxStateEarly_7_2 ? _q_7_io_deq_bits_param : 2'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:133:13, :142:25, :153:{51,76}, :155:{26,32}, Decoupled.scala:375:21, Edges.scala:228:27, :230:25, Mux.scala:27:73, Nodes.scala:1215:84, Reg.scala:19:16, package.scala:80:42]
  assign out_27_bits_opcode = (muxStateEarly_7_0 ? out_24_bits_opcode : 3'h0) | (muxStateEarly_7_1 ? _q_6_io_deq_bits_opcode : 3'h0) | (muxStateEarly_7_2 ? _q_7_io_deq_bits_opcode : 3'h0);	// @[Arbiter.scala:117:30, CacheCork.scala:153:76, :157:73, :158:27, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [12:0] _d_first_beats1_decode_T_1 = 13'h3F << out_6_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  wire [12:0] _decode_T_5 = 13'h3F << auto_in_0_a_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_1 = 13'h3F << auto_in_0_c_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_9 = 13'h3F << auto_out_0_d_bits_size;	// @[package.scala:235:71]
  wire [12:0] _d_first_beats1_decode_T_5 = 13'h3F << out_13_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  wire [12:0] _decode_T_17 = 13'h3F << auto_in_1_a_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_13 = 13'h3F << auto_in_1_c_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_21 = 13'h3F << auto_out_1_d_bits_size;	// @[package.scala:235:71]
  wire [12:0] _d_first_beats1_decode_T_9 = 13'h3F << out_20_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  wire [12:0] _decode_T_29 = 13'h3F << auto_in_2_a_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_25 = 13'h3F << auto_in_2_c_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_33 = 13'h3F << auto_out_2_d_bits_size;	// @[package.scala:235:71]
  wire [12:0] _d_first_beats1_decode_T_13 = 13'h3F << out_27_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  wire [12:0] _decode_T_41 = 13'h3F << auto_in_3_a_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_37 = 13'h3F << auto_in_3_c_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_45 = 13'h3F << auto_out_3_d_bits_size;	// @[package.scala:235:71]
  wire        winnerQual_1 = ~winnerQual_0 & out_1_earlyValid;	// @[Arbiter.scala:16:61, :98:79, CacheCork.scala:72:33, :93:33]
  wire        winnerQual_2_1 = ~winnerQual_2_0 & out_8_earlyValid;	// @[Arbiter.scala:16:61, :98:79, CacheCork.scala:72:33, :93:33]
  wire        winnerQual_4_1 = ~winnerQual_4_0 & out_15_earlyValid;	// @[Arbiter.scala:16:61, :98:79, CacheCork.scala:72:33, :93:33]
  wire        winnerQual_6_1 = ~winnerQual_6_0 & out_22_earlyValid;	// @[Arbiter.scala:16:61, :98:79, CacheCork.scala:72:33, :93:33]
  wire        aWOk = {auto_in_0_a_bits_address[34:31], ~(auto_in_0_a_bits_address[27])} == 5'h0 | auto_in_0_a_bits_address[34:31] == 4'h1 | auto_in_0_a_bits_address[34:32] == 3'h1 | auto_in_0_a_bits_address[34:33] == 2'h1 | auto_in_0_a_bits_address[34:31] == 4'h8;	// @[CacheCork.scala:145:40, :155:32, Parameters.scala:137:{31,45,65}, :615:89]
  wire        _T_15 = bundleIn_0_a_ready & auto_in_0_a_valid;	// @[CacheCork.scala:70:26, Decoupled.scala:51:35]
  wire        aWOk_1 = {auto_in_1_a_bits_address[34:31], ~(auto_in_1_a_bits_address[27])} == 5'h0 | auto_in_1_a_bits_address[34:31] == 4'h1 | auto_in_1_a_bits_address[34:32] == 3'h1 | auto_in_1_a_bits_address[34:33] == 2'h1 | auto_in_1_a_bits_address[34:31] == 4'h8;	// @[CacheCork.scala:145:40, :155:32, Parameters.scala:137:{31,45,65}, :615:89]
  wire        _T_161 = bundleIn_1_a_ready & auto_in_1_a_valid;	// @[CacheCork.scala:70:26, Decoupled.scala:51:35]
  wire        aWOk_2 = {auto_in_2_a_bits_address[34:31], ~(auto_in_2_a_bits_address[27])} == 5'h0 | auto_in_2_a_bits_address[34:31] == 4'h1 | auto_in_2_a_bits_address[34:32] == 3'h1 | auto_in_2_a_bits_address[34:33] == 2'h1 | auto_in_2_a_bits_address[34:31] == 4'h8;	// @[CacheCork.scala:145:40, :155:32, Parameters.scala:137:{31,45,65}, :615:89]
  wire        _T_307 = bundleIn_2_a_ready & auto_in_2_a_valid;	// @[CacheCork.scala:70:26, Decoupled.scala:51:35]
  wire        aWOk_3 = {auto_in_3_a_bits_address[34:31], ~(auto_in_3_a_bits_address[27])} == 5'h0 | auto_in_3_a_bits_address[34:31] == 4'h1 | auto_in_3_a_bits_address[34:32] == 3'h1 | auto_in_3_a_bits_address[34:33] == 2'h1 | auto_in_3_a_bits_address[34:31] == 4'h8;	// @[CacheCork.scala:145:40, :155:32, Parameters.scala:137:{31,45,65}, :615:89]
  wire        _T_453 = bundleIn_3_a_ready & auto_in_3_a_valid;	// @[CacheCork.scala:70:26, Decoupled.scala:51:35]
  always @(posedge clock) begin
    if (reset) begin
      d_first_counter <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      beatsLeft <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      beatsLeft_1 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_1_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_1_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_1_2 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      d_first_counter_1 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      beatsLeft_2 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_2_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_2_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      beatsLeft_3 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_3_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_3_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_3_2 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      d_first_counter_2 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      beatsLeft_4 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_4_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_4_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      beatsLeft_5 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_5_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_5_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_5_2 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      d_first_counter_3 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      beatsLeft_6 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_6_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_6_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      beatsLeft_7 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      state_7_0 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_7_1 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
      state_7_2 <= 1'h0;	// @[Arbiter.scala:116:26, Nodes.scala:1215:84]
    end
    else begin
      if (out_6_ready & out_6_valid) begin	// @[Arbiter.scala:125:29, CacheCork.scala:127:34, Decoupled.scala:51:35]
        if (|d_first_counter)	// @[Edges.scala:228:27, :230:25]
          d_first_counter <= d_first_counter - 3'h1;	// @[Edges.scala:228:27, :229:28]
        else if (out_6_bits_opcode[0])	// @[Edges.scala:105:36, Mux.scala:27:73]
          d_first_counter <= ~(_d_first_beats1_decode_T_1[5:3]);	// @[Edges.scala:228:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:105:36]
          d_first_counter <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      end
      if (idle & auto_out_0_a_ready)	// @[Arbiter.scala:88:28, :89:24]
        beatsLeft <= (winnerQual_0 ? ~(_decode_T_1[5:3]) : 3'h0) | (winnerQual_1 & ~(out_1_bits_opcode[2]) ? ~(_decode_T_5[5:3]) : 3'h0);	// @[Arbiter.scala:87:30, :98:79, :111:73, :112:44, CacheCork.scala:73:18, :77:86, :78:27, :93:33, Edges.scala:91:{28,37}, :220:14, Nodes.scala:1215:84, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:89:24]
        beatsLeft <= beatsLeft - {2'h0, auto_out_0_a_ready & out_2_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle) begin	// @[Arbiter.scala:88:28]
        state_0 <= winnerQual_0;	// @[Arbiter.scala:116:26, CacheCork.scala:93:33]
        state_1 <= winnerQual_1;	// @[Arbiter.scala:98:79, :116:26]
      end
      if (idle_1 & out_6_ready) begin	// @[Arbiter.scala:88:28, :89:24, CacheCork.scala:127:34]
        if (auto_out_0_d_valid & out_3_bits_opcode[0])	// @[Arbiter.scala:111:73, CacheCork.scala:153:76, :157:73, :158:27, Edges.scala:105:36, :220:14]
          beatsLeft_1 <= ~(_decode_T_9[5:3]);	// @[Arbiter.scala:87:30, package.scala:235:{46,71,76}]
        else	// @[Arbiter.scala:111:73, Edges.scala:220:14]
          beatsLeft_1 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      end
      else	// @[Arbiter.scala:89:24]
        beatsLeft_1 <= beatsLeft_1 - {2'h0, out_6_ready & out_6_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, CacheCork.scala:127:34, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_1) begin	// @[Arbiter.scala:88:28]
        state_1_0 <= auto_out_0_d_valid;	// @[Arbiter.scala:116:26]
        state_1_1 <= ~auto_out_0_d_valid & _q_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21]
        state_1_2 <= ~_GEN_1 & _q_1_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21, package.scala:245:43]
      end
      if (out_13_ready & out_13_valid) begin	// @[Arbiter.scala:125:29, CacheCork.scala:127:34, Decoupled.scala:51:35]
        if (|d_first_counter_1)	// @[Edges.scala:228:27, :230:25]
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// @[Edges.scala:228:27, :229:28]
        else if (out_13_bits_opcode[0])	// @[Edges.scala:105:36, Mux.scala:27:73]
          d_first_counter_1 <= ~(_d_first_beats1_decode_T_5[5:3]);	// @[Edges.scala:228:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:105:36]
          d_first_counter_1 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      end
      if (idle_2 & auto_out_1_a_ready)	// @[Arbiter.scala:88:28, :89:24]
        beatsLeft_2 <= (winnerQual_2_0 ? ~(_decode_T_13[5:3]) : 3'h0) | (winnerQual_2_1 & ~(out_8_bits_opcode[2]) ? ~(_decode_T_17[5:3]) : 3'h0);	// @[Arbiter.scala:87:30, :98:79, :111:73, :112:44, CacheCork.scala:73:18, :77:86, :78:27, :93:33, Edges.scala:91:{28,37}, :220:14, Nodes.scala:1215:84, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:89:24]
        beatsLeft_2 <= beatsLeft_2 - {2'h0, auto_out_1_a_ready & out_9_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_2) begin	// @[Arbiter.scala:88:28]
        state_2_0 <= winnerQual_2_0;	// @[Arbiter.scala:116:26, CacheCork.scala:93:33]
        state_2_1 <= winnerQual_2_1;	// @[Arbiter.scala:98:79, :116:26]
      end
      if (idle_3 & out_13_ready) begin	// @[Arbiter.scala:88:28, :89:24, CacheCork.scala:127:34]
        if (auto_out_1_d_valid & out_10_bits_opcode[0])	// @[Arbiter.scala:111:73, CacheCork.scala:153:76, :157:73, :158:27, Edges.scala:105:36, :220:14]
          beatsLeft_3 <= ~(_decode_T_21[5:3]);	// @[Arbiter.scala:87:30, package.scala:235:{46,71,76}]
        else	// @[Arbiter.scala:111:73, Edges.scala:220:14]
          beatsLeft_3 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      end
      else	// @[Arbiter.scala:89:24]
        beatsLeft_3 <= beatsLeft_3 - {2'h0, out_13_ready & out_13_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, CacheCork.scala:127:34, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_3) begin	// @[Arbiter.scala:88:28]
        state_3_0 <= auto_out_1_d_valid;	// @[Arbiter.scala:116:26]
        state_3_1 <= ~auto_out_1_d_valid & _q_2_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21]
        state_3_2 <= ~_GEN_4 & _q_3_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21, package.scala:245:43]
      end
      if (out_20_ready & out_20_valid) begin	// @[Arbiter.scala:125:29, CacheCork.scala:127:34, Decoupled.scala:51:35]
        if (|d_first_counter_2)	// @[Edges.scala:228:27, :230:25]
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// @[Edges.scala:228:27, :229:28]
        else if (out_20_bits_opcode[0])	// @[Edges.scala:105:36, Mux.scala:27:73]
          d_first_counter_2 <= ~(_d_first_beats1_decode_T_9[5:3]);	// @[Edges.scala:228:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:105:36]
          d_first_counter_2 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      end
      if (idle_4 & auto_out_2_a_ready)	// @[Arbiter.scala:88:28, :89:24]
        beatsLeft_4 <= (winnerQual_4_0 ? ~(_decode_T_25[5:3]) : 3'h0) | (winnerQual_4_1 & ~(out_15_bits_opcode[2]) ? ~(_decode_T_29[5:3]) : 3'h0);	// @[Arbiter.scala:87:30, :98:79, :111:73, :112:44, CacheCork.scala:73:18, :77:86, :78:27, :93:33, Edges.scala:91:{28,37}, :220:14, Nodes.scala:1215:84, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:89:24]
        beatsLeft_4 <= beatsLeft_4 - {2'h0, auto_out_2_a_ready & out_16_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_4) begin	// @[Arbiter.scala:88:28]
        state_4_0 <= winnerQual_4_0;	// @[Arbiter.scala:116:26, CacheCork.scala:93:33]
        state_4_1 <= winnerQual_4_1;	// @[Arbiter.scala:98:79, :116:26]
      end
      if (idle_5 & out_20_ready) begin	// @[Arbiter.scala:88:28, :89:24, CacheCork.scala:127:34]
        if (auto_out_2_d_valid & out_17_bits_opcode[0])	// @[Arbiter.scala:111:73, CacheCork.scala:153:76, :157:73, :158:27, Edges.scala:105:36, :220:14]
          beatsLeft_5 <= ~(_decode_T_33[5:3]);	// @[Arbiter.scala:87:30, package.scala:235:{46,71,76}]
        else	// @[Arbiter.scala:111:73, Edges.scala:220:14]
          beatsLeft_5 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      end
      else	// @[Arbiter.scala:89:24]
        beatsLeft_5 <= beatsLeft_5 - {2'h0, out_20_ready & out_20_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, CacheCork.scala:127:34, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_5) begin	// @[Arbiter.scala:88:28]
        state_5_0 <= auto_out_2_d_valid;	// @[Arbiter.scala:116:26]
        state_5_1 <= ~auto_out_2_d_valid & _q_4_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21]
        state_5_2 <= ~_GEN_7 & _q_5_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21, package.scala:245:43]
      end
      if (out_27_ready & out_27_valid) begin	// @[Arbiter.scala:125:29, CacheCork.scala:127:34, Decoupled.scala:51:35]
        if (|d_first_counter_3)	// @[Edges.scala:228:27, :230:25]
          d_first_counter_3 <= d_first_counter_3 - 3'h1;	// @[Edges.scala:228:27, :229:28]
        else if (out_27_bits_opcode[0])	// @[Edges.scala:105:36, Mux.scala:27:73]
          d_first_counter_3 <= ~(_d_first_beats1_decode_T_13[5:3]);	// @[Edges.scala:228:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:105:36]
          d_first_counter_3 <= 3'h0;	// @[Edges.scala:228:27, Nodes.scala:1215:84]
      end
      if (idle_6 & auto_out_3_a_ready)	// @[Arbiter.scala:88:28, :89:24]
        beatsLeft_6 <= (winnerQual_6_0 ? ~(_decode_T_37[5:3]) : 3'h0) | (winnerQual_6_1 & ~(out_22_bits_opcode[2]) ? ~(_decode_T_41[5:3]) : 3'h0);	// @[Arbiter.scala:87:30, :98:79, :111:73, :112:44, CacheCork.scala:73:18, :77:86, :78:27, :93:33, Edges.scala:91:{28,37}, :220:14, Nodes.scala:1215:84, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:89:24]
        beatsLeft_6 <= beatsLeft_6 - {2'h0, auto_out_3_a_ready & out_23_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_6) begin	// @[Arbiter.scala:88:28]
        state_6_0 <= winnerQual_6_0;	// @[Arbiter.scala:116:26, CacheCork.scala:93:33]
        state_6_1 <= winnerQual_6_1;	// @[Arbiter.scala:98:79, :116:26]
      end
      if (idle_7 & out_27_ready) begin	// @[Arbiter.scala:88:28, :89:24, CacheCork.scala:127:34]
        if (auto_out_3_d_valid & out_24_bits_opcode[0])	// @[Arbiter.scala:111:73, CacheCork.scala:153:76, :157:73, :158:27, Edges.scala:105:36, :220:14]
          beatsLeft_7 <= ~(_decode_T_45[5:3]);	// @[Arbiter.scala:87:30, package.scala:235:{46,71,76}]
        else	// @[Arbiter.scala:111:73, Edges.scala:220:14]
          beatsLeft_7 <= 3'h0;	// @[Arbiter.scala:87:30, Nodes.scala:1215:84]
      end
      else	// @[Arbiter.scala:89:24]
        beatsLeft_7 <= beatsLeft_7 - {2'h0, out_27_ready & out_27_valid};	// @[Arbiter.scala:87:30, :113:52, :125:29, CacheCork.scala:127:34, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_7) begin	// @[Arbiter.scala:88:28]
        state_7_0 <= auto_out_3_d_valid;	// @[Arbiter.scala:116:26]
        state_7_1 <= ~auto_out_3_d_valid & _q_6_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21]
        state_7_2 <= ~_GEN_10 & _q_7_io_deq_valid;	// @[Arbiter.scala:16:61, :98:79, :116:26, Decoupled.scala:375:21, package.scala:245:43]
      end
    end
    if (~(|d_first_counter)) begin	// @[Edges.scala:228:27, :230:25]
      bundleIn_0_d_bits_sink_r <= _pool_io_alloc_bits;	// @[CacheCork.scala:118:26, Reg.scala:19:16]
      dWHeld_r <= _GEN_0;	// @[CacheCork.scala:142:25, Reg.scala:19:16]
    end
    if (_T_15 & auto_in_0_a_bits_source == 3'h0)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35, Nodes.scala:1215:84]
      wSourceVec_0 <= aWOk;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_15 & auto_in_0_a_bits_source == 3'h1)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_1 <= aWOk;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_15 & auto_in_0_a_bits_source == 3'h2)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_2 <= aWOk;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_15 & auto_in_0_a_bits_source == 3'h3)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_3 <= aWOk;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_15 & auto_in_0_a_bits_source == 3'h4)	// @[CacheCork.scala:78:27, :138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_4 <= aWOk;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (~(|d_first_counter_1)) begin	// @[Edges.scala:228:27, :230:25]
      bundleIn_1_d_bits_sink_r <= _pool_1_io_alloc_bits;	// @[CacheCork.scala:118:26, Reg.scala:19:16]
      dWHeld_r_1 <= _GEN_3;	// @[CacheCork.scala:142:25, Reg.scala:19:16]
    end
    if (_T_161 & auto_in_1_a_bits_source == 3'h0)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35, Nodes.scala:1215:84]
      wSourceVec_1_0 <= aWOk_1;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_161 & auto_in_1_a_bits_source == 3'h1)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_1_1 <= aWOk_1;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_161 & auto_in_1_a_bits_source == 3'h2)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_1_2 <= aWOk_1;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_161 & auto_in_1_a_bits_source == 3'h3)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_1_3 <= aWOk_1;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_161 & auto_in_1_a_bits_source == 3'h4)	// @[CacheCork.scala:78:27, :138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_1_4 <= aWOk_1;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (~(|d_first_counter_2)) begin	// @[Edges.scala:228:27, :230:25]
      bundleIn_2_d_bits_sink_r <= _pool_2_io_alloc_bits;	// @[CacheCork.scala:118:26, Reg.scala:19:16]
      dWHeld_r_2 <= _GEN_6;	// @[CacheCork.scala:142:25, Reg.scala:19:16]
    end
    if (_T_307 & auto_in_2_a_bits_source == 3'h0)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35, Nodes.scala:1215:84]
      wSourceVec_2_0 <= aWOk_2;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_307 & auto_in_2_a_bits_source == 3'h1)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_2_1 <= aWOk_2;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_307 & auto_in_2_a_bits_source == 3'h2)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_2_2 <= aWOk_2;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_307 & auto_in_2_a_bits_source == 3'h3)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_2_3 <= aWOk_2;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_307 & auto_in_2_a_bits_source == 3'h4)	// @[CacheCork.scala:78:27, :138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_2_4 <= aWOk_2;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (~(|d_first_counter_3)) begin	// @[Edges.scala:228:27, :230:25]
      bundleIn_3_d_bits_sink_r <= _pool_3_io_alloc_bits;	// @[CacheCork.scala:118:26, Reg.scala:19:16]
      dWHeld_r_3 <= _GEN_9;	// @[CacheCork.scala:142:25, Reg.scala:19:16]
    end
    if (_T_453 & auto_in_3_a_bits_source == 3'h0)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35, Nodes.scala:1215:84]
      wSourceVec_3_0 <= aWOk_3;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_453 & auto_in_3_a_bits_source == 3'h1)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_3_1 <= aWOk_3;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_453 & auto_in_3_a_bits_source == 3'h2)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_3_2 <= aWOk_3;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_453 & auto_in_3_a_bits_source == 3'h3)	// @[CacheCork.scala:138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_3_3 <= aWOk_3;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
    if (_T_453 & auto_in_3_a_bits_source == 3'h4)	// @[CacheCork.scala:78:27, :138:29, :144:28, :145:40, Decoupled.scala:51:35]
      wSourceVec_3_4 <= aWOk_3;	// @[CacheCork.scala:138:29, Parameters.scala:615:89]
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _T_100 = auto_out_0_d_valid | _q_io_deq_valid;	// @[Arbiter.scala:108:36, Decoupled.scala:375:21]
    wire         _T_246 = auto_out_1_d_valid | _q_2_io_deq_valid;	// @[Arbiter.scala:108:36, Decoupled.scala:375:21]
    wire         _T_392 = auto_out_2_d_valid | _q_4_io_deq_valid;	// @[Arbiter.scala:108:36, Decoupled.scala:375:21]
    wire         _T_538 = auto_out_3_d_valid | _q_6_io_deq_valid;	// @[Arbiter.scala:108:36, Decoupled.scala:375:21]
    always @(posedge clock) begin	// @[CacheCork.scala:107:16]
      if (~reset & ~(~auto_in_0_c_valid | _bundleIn_0_c_ready_T | (&auto_in_0_c_bits_opcode))) begin	// @[CacheCork.scala:93:53, :104:53, :107:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[CacheCork.scala:107:16]
          $error("Assertion failed\n    at CacheCork.scala:107 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[CacheCork.scala:107:16]
        if (`STOP_COND_)	// @[CacheCork.scala:107:16]
          $fatal;	// @[CacheCork.scala:107:16]
      end
      if (~reset & ~(~winnerQual_0 | ~earlyWinner_1)) begin	// @[Arbiter.scala:97:79, :105:{13,61,64,67}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T | winnerQual_0 | earlyWinner_1)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~((~auto_out_0_d_valid | ~earlyWinner_1_1) & (~(auto_out_0_d_valid | earlyWinner_1_1) | ~earlyWinner_1_2))) begin	// @[Arbiter.scala:97:79, :104:53, :105:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_5 | _q_1_io_deq_valid) | auto_out_0_d_valid | earlyWinner_1_1 | earlyWinner_1_2)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~(~(_T_100 | _q_1_io_deq_valid) | _T_100 | _q_1_io_deq_valid)) begin	// @[Arbiter.scala:108:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~auto_in_1_c_valid | _bundleIn_1_c_ready_T | (&auto_in_1_c_bits_opcode))) begin	// @[CacheCork.scala:93:53, :104:53, :107:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[CacheCork.scala:107:16]
          $error("Assertion failed\n    at CacheCork.scala:107 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[CacheCork.scala:107:16]
        if (`STOP_COND_)	// @[CacheCork.scala:107:16]
          $fatal;	// @[CacheCork.scala:107:16]
      end
      if (~reset & ~(~winnerQual_2_0 | ~earlyWinner_2_1)) begin	// @[Arbiter.scala:97:79, :105:{13,61,64,67}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T_13 | winnerQual_2_0 | earlyWinner_2_1)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~((~auto_out_1_d_valid | ~earlyWinner_3_1) & (~(auto_out_1_d_valid | earlyWinner_3_1) | ~earlyWinner_3_2))) begin	// @[Arbiter.scala:97:79, :104:53, :105:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_18 | _q_3_io_deq_valid) | auto_out_1_d_valid | earlyWinner_3_1 | earlyWinner_3_2)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~(~(_T_246 | _q_3_io_deq_valid) | _T_246 | _q_3_io_deq_valid)) begin	// @[Arbiter.scala:108:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~auto_in_2_c_valid | _bundleIn_2_c_ready_T | (&auto_in_2_c_bits_opcode))) begin	// @[CacheCork.scala:93:53, :104:53, :107:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[CacheCork.scala:107:16]
          $error("Assertion failed\n    at CacheCork.scala:107 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[CacheCork.scala:107:16]
        if (`STOP_COND_)	// @[CacheCork.scala:107:16]
          $fatal;	// @[CacheCork.scala:107:16]
      end
      if (~reset & ~(~winnerQual_4_0 | ~earlyWinner_4_1)) begin	// @[Arbiter.scala:97:79, :105:{13,61,64,67}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T_26 | winnerQual_4_0 | earlyWinner_4_1)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~((~auto_out_2_d_valid | ~earlyWinner_5_1) & (~(auto_out_2_d_valid | earlyWinner_5_1) | ~earlyWinner_5_2))) begin	// @[Arbiter.scala:97:79, :104:53, :105:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_31 | _q_5_io_deq_valid) | auto_out_2_d_valid | earlyWinner_5_1 | earlyWinner_5_2)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~(~(_T_392 | _q_5_io_deq_valid) | _T_392 | _q_5_io_deq_valid)) begin	// @[Arbiter.scala:108:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~auto_in_3_c_valid | _bundleIn_3_c_ready_T | (&auto_in_3_c_bits_opcode))) begin	// @[CacheCork.scala:93:53, :104:53, :107:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[CacheCork.scala:107:16]
          $error("Assertion failed\n    at CacheCork.scala:107 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[CacheCork.scala:107:16]
        if (`STOP_COND_)	// @[CacheCork.scala:107:16]
          $fatal;	// @[CacheCork.scala:107:16]
      end
      if (~reset & ~(~winnerQual_6_0 | ~earlyWinner_6_1)) begin	// @[Arbiter.scala:97:79, :105:{13,61,64,67}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T_39 | winnerQual_6_0 | earlyWinner_6_1)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, CacheCork.scala:93:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~((~auto_out_3_d_valid | ~earlyWinner_7_1) & (~(auto_out_3_d_valid | earlyWinner_7_1) | ~earlyWinner_7_2))) begin	// @[Arbiter.scala:97:79, :104:53, :105:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:105:13]
          $error("Assertion failed\n    at Arbiter.scala:105 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:105:13]
        if (`STOP_COND_)	// @[Arbiter.scala:105:13]
          $fatal;	// @[Arbiter.scala:105:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_44 | _q_7_io_deq_valid) | auto_out_3_d_valid | earlyWinner_7_1 | earlyWinner_7_2)) begin	// @[Arbiter.scala:97:79, :107:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:107:14]
          $error("Assertion failed\n    at Arbiter.scala:107 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:107:14]
        if (`STOP_COND_)	// @[Arbiter.scala:107:14]
          $fatal;	// @[Arbiter.scala:107:14]
      end
      if (~reset & ~(~(_T_538 | _q_7_io_deq_valid) | _T_538 | _q_7_io_deq_valid)) begin	// @[Arbiter.scala:108:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        d_first_counter = _RANDOM_0[2:0];	// @[Edges.scala:228:27]
        bundleIn_0_d_bits_sink_r = _RANDOM_0[5:3];	// @[Edges.scala:228:27, Reg.scala:19:16]
        wSourceVec_0 = _RANDOM_0[6];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_1 = _RANDOM_0[7];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_2 = _RANDOM_0[8];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_3 = _RANDOM_0[9];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_4 = _RANDOM_0[10];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        dWHeld_r = _RANDOM_0[11];	// @[Edges.scala:228:27, Reg.scala:19:16]
        beatsLeft = _RANDOM_0[14:12];	// @[Arbiter.scala:87:30, Edges.scala:228:27]
        state_0 = _RANDOM_0[15];	// @[Arbiter.scala:116:26, Edges.scala:228:27]
        state_1 = _RANDOM_0[16];	// @[Arbiter.scala:116:26, Edges.scala:228:27]
        beatsLeft_1 = _RANDOM_0[19:17];	// @[Arbiter.scala:87:30, Edges.scala:228:27]
        state_1_0 = _RANDOM_0[20];	// @[Arbiter.scala:116:26, Edges.scala:228:27]
        state_1_1 = _RANDOM_0[21];	// @[Arbiter.scala:116:26, Edges.scala:228:27]
        state_1_2 = _RANDOM_0[22];	// @[Arbiter.scala:116:26, Edges.scala:228:27]
        d_first_counter_1 = _RANDOM_0[25:23];	// @[Edges.scala:228:27]
        bundleIn_1_d_bits_sink_r = _RANDOM_0[28:26];	// @[Edges.scala:228:27, Reg.scala:19:16]
        wSourceVec_1_0 = _RANDOM_0[29];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_1_1 = _RANDOM_0[30];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_1_2 = _RANDOM_0[31];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        wSourceVec_1_3 = _RANDOM_1[0];	// @[CacheCork.scala:138:29]
        wSourceVec_1_4 = _RANDOM_1[1];	// @[CacheCork.scala:138:29]
        dWHeld_r_1 = _RANDOM_1[2];	// @[CacheCork.scala:138:29, Reg.scala:19:16]
        beatsLeft_2 = _RANDOM_1[5:3];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        state_2_0 = _RANDOM_1[6];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        state_2_1 = _RANDOM_1[7];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        beatsLeft_3 = _RANDOM_1[10:8];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        state_3_0 = _RANDOM_1[11];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        state_3_1 = _RANDOM_1[12];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        state_3_2 = _RANDOM_1[13];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        d_first_counter_2 = _RANDOM_1[16:14];	// @[CacheCork.scala:138:29, Edges.scala:228:27]
        bundleIn_2_d_bits_sink_r = _RANDOM_1[19:17];	// @[CacheCork.scala:138:29, Reg.scala:19:16]
        wSourceVec_2_0 = _RANDOM_1[20];	// @[CacheCork.scala:138:29]
        wSourceVec_2_1 = _RANDOM_1[21];	// @[CacheCork.scala:138:29]
        wSourceVec_2_2 = _RANDOM_1[22];	// @[CacheCork.scala:138:29]
        wSourceVec_2_3 = _RANDOM_1[23];	// @[CacheCork.scala:138:29]
        wSourceVec_2_4 = _RANDOM_1[24];	// @[CacheCork.scala:138:29]
        dWHeld_r_2 = _RANDOM_1[25];	// @[CacheCork.scala:138:29, Reg.scala:19:16]
        beatsLeft_4 = _RANDOM_1[28:26];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        state_4_0 = _RANDOM_1[29];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        state_4_1 = _RANDOM_1[30];	// @[Arbiter.scala:116:26, CacheCork.scala:138:29]
        beatsLeft_5 = {_RANDOM_1[31], _RANDOM_2[1:0]};	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        state_5_0 = _RANDOM_2[2];	// @[Arbiter.scala:87:30, :116:26]
        state_5_1 = _RANDOM_2[3];	// @[Arbiter.scala:87:30, :116:26]
        state_5_2 = _RANDOM_2[4];	// @[Arbiter.scala:87:30, :116:26]
        d_first_counter_3 = _RANDOM_2[7:5];	// @[Arbiter.scala:87:30, Edges.scala:228:27]
        bundleIn_3_d_bits_sink_r = _RANDOM_2[10:8];	// @[Arbiter.scala:87:30, Reg.scala:19:16]
        wSourceVec_3_0 = _RANDOM_2[11];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        wSourceVec_3_1 = _RANDOM_2[12];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        wSourceVec_3_2 = _RANDOM_2[13];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        wSourceVec_3_3 = _RANDOM_2[14];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        wSourceVec_3_4 = _RANDOM_2[15];	// @[Arbiter.scala:87:30, CacheCork.scala:138:29]
        dWHeld_r_3 = _RANDOM_2[16];	// @[Arbiter.scala:87:30, Reg.scala:19:16]
        beatsLeft_6 = _RANDOM_2[19:17];	// @[Arbiter.scala:87:30]
        state_6_0 = _RANDOM_2[20];	// @[Arbiter.scala:87:30, :116:26]
        state_6_1 = _RANDOM_2[21];	// @[Arbiter.scala:87:30, :116:26]
        beatsLeft_7 = _RANDOM_2[24:22];	// @[Arbiter.scala:87:30]
        state_7_0 = _RANDOM_2[25];	// @[Arbiter.scala:87:30, :116:26]
        state_7_1 = _RANDOM_2[26];	// @[Arbiter.scala:87:30, :116:26]
        state_7_2 = _RANDOM_2[27];	// @[Arbiter.scala:87:30, :116:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TLMonitor_59 monitor (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (bundleIn_0_a_ready),	// @[CacheCork.scala:70:26]
    .io_in_a_valid        (auto_in_0_a_valid),
    .io_in_a_bits_opcode  (auto_in_0_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_0_a_bits_param),
    .io_in_a_bits_size    (auto_in_0_a_bits_size),
    .io_in_a_bits_source  (auto_in_0_a_bits_source),
    .io_in_a_bits_address (auto_in_0_a_bits_address),
    .io_in_a_bits_mask    (auto_in_0_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_0_a_bits_corrupt),
    .io_in_c_ready        (bundleIn_0_c_ready),	// @[CacheCork.scala:108:26]
    .io_in_c_valid        (auto_in_0_c_valid),
    .io_in_c_bits_opcode  (auto_in_0_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_0_c_bits_param),
    .io_in_c_bits_size    (auto_in_0_c_bits_size),
    .io_in_c_bits_source  (auto_in_0_c_bits_source),
    .io_in_c_bits_address (auto_in_0_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_0_c_bits_corrupt),
    .io_in_d_ready        (auto_in_0_d_ready),
    .io_in_d_valid        (bundleIn_0_d_valid),	// @[CacheCork.scala:126:34]
    .io_in_d_bits_opcode  (out_6_bits_opcode),	// @[Mux.scala:27:73]
    .io_in_d_bits_param   (out_6_bits_param),	// @[Mux.scala:27:73]
    .io_in_d_bits_size    (out_6_bits_size),	// @[Mux.scala:27:73]
    .io_in_d_bits_source  (out_6_bits_source),	// @[Mux.scala:27:73]
    .io_in_d_bits_sink    (bundleIn_0_d_bits_sink),	// @[package.scala:80:42]
    .io_in_d_bits_denied  (out_6_bits_denied),	// @[Mux.scala:27:73]
    .io_in_d_bits_corrupt (out_6_bits_corrupt),	// @[Mux.scala:27:73]
    .io_in_e_valid        (auto_in_0_e_valid),
    .io_in_e_bits_sink    (auto_in_0_e_bits_sink)
  );
  TLMonitor_60 monitor_1 (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (bundleIn_1_a_ready),	// @[CacheCork.scala:70:26]
    .io_in_a_valid        (auto_in_1_a_valid),
    .io_in_a_bits_opcode  (auto_in_1_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_1_a_bits_param),
    .io_in_a_bits_size    (auto_in_1_a_bits_size),
    .io_in_a_bits_source  (auto_in_1_a_bits_source),
    .io_in_a_bits_address (auto_in_1_a_bits_address),
    .io_in_a_bits_mask    (auto_in_1_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_1_a_bits_corrupt),
    .io_in_c_ready        (bundleIn_1_c_ready),	// @[CacheCork.scala:108:26]
    .io_in_c_valid        (auto_in_1_c_valid),
    .io_in_c_bits_opcode  (auto_in_1_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_1_c_bits_param),
    .io_in_c_bits_size    (auto_in_1_c_bits_size),
    .io_in_c_bits_source  (auto_in_1_c_bits_source),
    .io_in_c_bits_address (auto_in_1_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_1_c_bits_corrupt),
    .io_in_d_ready        (auto_in_1_d_ready),
    .io_in_d_valid        (bundleIn_1_d_valid),	// @[CacheCork.scala:126:34]
    .io_in_d_bits_opcode  (out_13_bits_opcode),	// @[Mux.scala:27:73]
    .io_in_d_bits_param   (out_13_bits_param),	// @[Mux.scala:27:73]
    .io_in_d_bits_size    (out_13_bits_size),	// @[Mux.scala:27:73]
    .io_in_d_bits_source  (out_13_bits_source),	// @[Mux.scala:27:73]
    .io_in_d_bits_sink    (bundleIn_1_d_bits_sink),	// @[package.scala:80:42]
    .io_in_d_bits_denied  (out_13_bits_denied),	// @[Mux.scala:27:73]
    .io_in_d_bits_corrupt (out_13_bits_corrupt),	// @[Mux.scala:27:73]
    .io_in_e_valid        (auto_in_1_e_valid),
    .io_in_e_bits_sink    (auto_in_1_e_bits_sink)
  );
  TLMonitor_61 monitor_2 (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (bundleIn_2_a_ready),	// @[CacheCork.scala:70:26]
    .io_in_a_valid        (auto_in_2_a_valid),
    .io_in_a_bits_opcode  (auto_in_2_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_2_a_bits_param),
    .io_in_a_bits_size    (auto_in_2_a_bits_size),
    .io_in_a_bits_source  (auto_in_2_a_bits_source),
    .io_in_a_bits_address (auto_in_2_a_bits_address),
    .io_in_a_bits_mask    (auto_in_2_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_2_a_bits_corrupt),
    .io_in_c_ready        (bundleIn_2_c_ready),	// @[CacheCork.scala:108:26]
    .io_in_c_valid        (auto_in_2_c_valid),
    .io_in_c_bits_opcode  (auto_in_2_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_2_c_bits_param),
    .io_in_c_bits_size    (auto_in_2_c_bits_size),
    .io_in_c_bits_source  (auto_in_2_c_bits_source),
    .io_in_c_bits_address (auto_in_2_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_2_c_bits_corrupt),
    .io_in_d_ready        (auto_in_2_d_ready),
    .io_in_d_valid        (bundleIn_2_d_valid),	// @[CacheCork.scala:126:34]
    .io_in_d_bits_opcode  (out_20_bits_opcode),	// @[Mux.scala:27:73]
    .io_in_d_bits_param   (out_20_bits_param),	// @[Mux.scala:27:73]
    .io_in_d_bits_size    (out_20_bits_size),	// @[Mux.scala:27:73]
    .io_in_d_bits_source  (out_20_bits_source),	// @[Mux.scala:27:73]
    .io_in_d_bits_sink    (bundleIn_2_d_bits_sink),	// @[package.scala:80:42]
    .io_in_d_bits_denied  (out_20_bits_denied),	// @[Mux.scala:27:73]
    .io_in_d_bits_corrupt (out_20_bits_corrupt),	// @[Mux.scala:27:73]
    .io_in_e_valid        (auto_in_2_e_valid),
    .io_in_e_bits_sink    (auto_in_2_e_bits_sink)
  );
  TLMonitor_62 monitor_3 (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (bundleIn_3_a_ready),	// @[CacheCork.scala:70:26]
    .io_in_a_valid        (auto_in_3_a_valid),
    .io_in_a_bits_opcode  (auto_in_3_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_3_a_bits_param),
    .io_in_a_bits_size    (auto_in_3_a_bits_size),
    .io_in_a_bits_source  (auto_in_3_a_bits_source),
    .io_in_a_bits_address (auto_in_3_a_bits_address),
    .io_in_a_bits_mask    (auto_in_3_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_3_a_bits_corrupt),
    .io_in_c_ready        (bundleIn_3_c_ready),	// @[CacheCork.scala:108:26]
    .io_in_c_valid        (auto_in_3_c_valid),
    .io_in_c_bits_opcode  (auto_in_3_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_3_c_bits_param),
    .io_in_c_bits_size    (auto_in_3_c_bits_size),
    .io_in_c_bits_source  (auto_in_3_c_bits_source),
    .io_in_c_bits_address (auto_in_3_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_3_c_bits_corrupt),
    .io_in_d_ready        (auto_in_3_d_ready),
    .io_in_d_valid        (bundleIn_3_d_valid),	// @[CacheCork.scala:126:34]
    .io_in_d_bits_opcode  (out_27_bits_opcode),	// @[Mux.scala:27:73]
    .io_in_d_bits_param   (out_27_bits_param),	// @[Mux.scala:27:73]
    .io_in_d_bits_size    (out_27_bits_size),	// @[Mux.scala:27:73]
    .io_in_d_bits_source  (out_27_bits_source),	// @[Mux.scala:27:73]
    .io_in_d_bits_sink    (bundleIn_3_d_bits_sink),	// @[package.scala:80:42]
    .io_in_d_bits_denied  (out_27_bits_denied),	// @[Mux.scala:27:73]
    .io_in_d_bits_corrupt (out_27_bits_corrupt),	// @[Mux.scala:27:73]
    .io_in_e_valid        (auto_in_3_e_valid),
    .io_in_e_bits_sink    (auto_in_3_e_bits_sink)
  );
  IDPool pool (	// @[CacheCork.scala:118:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_0_e_valid),
    .io_free_bits   (auto_in_0_e_bits_sink),
    .io_alloc_ready (auto_in_0_d_ready & bundleIn_0_d_valid & ~(|d_first_counter) & d_grant),	// @[CacheCork.scala:124:54, :125:55, :126:34, Edges.scala:228:27, :230:25]
    .io_alloc_valid (_pool_io_alloc_valid),
    .io_alloc_bits  (_pool_io_alloc_bits)
  );
  Queue_244 q (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_0_c_valid & _bundleIn_0_c_ready_T),	// @[CacheCork.scala:104:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[CacheCork.scala:68:37]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_0_c_bits_size),
    .io_enq_bits_source  (auto_in_0_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_6_ready & (idle_1 ? ~auto_out_0_d_valid : state_1_1)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
    .io_enq_ready        (_q_io_enq_ready),
    .io_deq_valid        (_q_io_deq_valid),
    .io_deq_bits_opcode  (_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_io_deq_bits_param),
    .io_deq_bits_size    (_q_io_deq_bits_size),
    .io_deq_bits_source  (_q_io_deq_bits_source),
    .io_deq_bits_sink    (_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_io_deq_bits_denied),
    .io_deq_bits_data    (_q_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_io_deq_bits_corrupt)
  );
  Queue_244 q_1 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_0_a_valid & toD),	// @[CacheCork.scala:68:97, :84:33]
    .io_enq_bits_opcode  (3'h4),	// @[CacheCork.scala:78:27]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_0_a_bits_size),
    .io_enq_bits_source  (auto_in_0_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_6_ready & (idle_1 ? ~_GEN_1 : state_1_2)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34, package.scala:245:43]
    .io_enq_ready        (_q_1_io_enq_ready),
    .io_deq_valid        (_q_1_io_deq_valid),
    .io_deq_bits_opcode  (_q_1_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_1_io_deq_bits_param),
    .io_deq_bits_size    (_q_1_io_deq_bits_size),
    .io_deq_bits_source  (_q_1_io_deq_bits_source),
    .io_deq_bits_sink    (_q_1_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_1_io_deq_bits_denied),
    .io_deq_bits_data    (_q_1_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_1_io_deq_bits_corrupt)
  );
  IDPool pool_1 (	// @[CacheCork.scala:118:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_1_e_valid),
    .io_free_bits   (auto_in_1_e_bits_sink),
    .io_alloc_ready (auto_in_1_d_ready & bundleIn_1_d_valid & ~(|d_first_counter_1) & d_grant_1),	// @[CacheCork.scala:124:54, :125:55, :126:34, Edges.scala:228:27, :230:25]
    .io_alloc_valid (_pool_1_io_alloc_valid),
    .io_alloc_bits  (_pool_1_io_alloc_bits)
  );
  Queue_244 q_2 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_1_c_valid & _bundleIn_1_c_ready_T),	// @[CacheCork.scala:104:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[CacheCork.scala:68:37]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_1_c_bits_size),
    .io_enq_bits_source  (auto_in_1_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_13_ready & (idle_3 ? ~auto_out_1_d_valid : state_3_1)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
    .io_enq_ready        (_q_2_io_enq_ready),
    .io_deq_valid        (_q_2_io_deq_valid),
    .io_deq_bits_opcode  (_q_2_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_2_io_deq_bits_param),
    .io_deq_bits_size    (_q_2_io_deq_bits_size),
    .io_deq_bits_source  (_q_2_io_deq_bits_source),
    .io_deq_bits_sink    (_q_2_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_2_io_deq_bits_denied),
    .io_deq_bits_data    (_q_2_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_2_io_deq_bits_corrupt)
  );
  Queue_244 q_3 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_1_a_valid & toD_1),	// @[CacheCork.scala:68:97, :84:33]
    .io_enq_bits_opcode  (3'h4),	// @[CacheCork.scala:78:27]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_1_a_bits_size),
    .io_enq_bits_source  (auto_in_1_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_13_ready & (idle_3 ? ~_GEN_4 : state_3_2)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34, package.scala:245:43]
    .io_enq_ready        (_q_3_io_enq_ready),
    .io_deq_valid        (_q_3_io_deq_valid),
    .io_deq_bits_opcode  (_q_3_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_3_io_deq_bits_param),
    .io_deq_bits_size    (_q_3_io_deq_bits_size),
    .io_deq_bits_source  (_q_3_io_deq_bits_source),
    .io_deq_bits_sink    (_q_3_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_3_io_deq_bits_denied),
    .io_deq_bits_data    (_q_3_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_3_io_deq_bits_corrupt)
  );
  IDPool pool_2 (	// @[CacheCork.scala:118:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_2_e_valid),
    .io_free_bits   (auto_in_2_e_bits_sink),
    .io_alloc_ready (auto_in_2_d_ready & bundleIn_2_d_valid & ~(|d_first_counter_2) & d_grant_2),	// @[CacheCork.scala:124:54, :125:55, :126:34, Edges.scala:228:27, :230:25]
    .io_alloc_valid (_pool_2_io_alloc_valid),
    .io_alloc_bits  (_pool_2_io_alloc_bits)
  );
  Queue_244 q_4 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_2_c_valid & _bundleIn_2_c_ready_T),	// @[CacheCork.scala:104:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[CacheCork.scala:68:37]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_2_c_bits_size),
    .io_enq_bits_source  (auto_in_2_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_20_ready & (idle_5 ? ~auto_out_2_d_valid : state_5_1)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
    .io_enq_ready        (_q_4_io_enq_ready),
    .io_deq_valid        (_q_4_io_deq_valid),
    .io_deq_bits_opcode  (_q_4_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_4_io_deq_bits_param),
    .io_deq_bits_size    (_q_4_io_deq_bits_size),
    .io_deq_bits_source  (_q_4_io_deq_bits_source),
    .io_deq_bits_sink    (_q_4_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_4_io_deq_bits_denied),
    .io_deq_bits_data    (_q_4_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_4_io_deq_bits_corrupt)
  );
  Queue_244 q_5 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_2_a_valid & toD_2),	// @[CacheCork.scala:68:97, :84:33]
    .io_enq_bits_opcode  (3'h4),	// @[CacheCork.scala:78:27]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_2_a_bits_size),
    .io_enq_bits_source  (auto_in_2_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_20_ready & (idle_5 ? ~_GEN_7 : state_5_2)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34, package.scala:245:43]
    .io_enq_ready        (_q_5_io_enq_ready),
    .io_deq_valid        (_q_5_io_deq_valid),
    .io_deq_bits_opcode  (_q_5_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_5_io_deq_bits_param),
    .io_deq_bits_size    (_q_5_io_deq_bits_size),
    .io_deq_bits_source  (_q_5_io_deq_bits_source),
    .io_deq_bits_sink    (_q_5_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_5_io_deq_bits_denied),
    .io_deq_bits_data    (_q_5_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_5_io_deq_bits_corrupt)
  );
  IDPool pool_3 (	// @[CacheCork.scala:118:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_3_e_valid),
    .io_free_bits   (auto_in_3_e_bits_sink),
    .io_alloc_ready (auto_in_3_d_ready & bundleIn_3_d_valid & ~(|d_first_counter_3) & d_grant_3),	// @[CacheCork.scala:124:54, :125:55, :126:34, Edges.scala:228:27, :230:25]
    .io_alloc_valid (_pool_3_io_alloc_valid),
    .io_alloc_bits  (_pool_3_io_alloc_bits)
  );
  Queue_244 q_6 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_3_c_valid & _bundleIn_3_c_ready_T),	// @[CacheCork.scala:104:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[CacheCork.scala:68:37]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_3_c_bits_size),
    .io_enq_bits_source  (auto_in_3_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_27_ready & (idle_7 ? ~auto_out_3_d_valid : state_7_1)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
    .io_enq_ready        (_q_6_io_enq_ready),
    .io_deq_valid        (_q_6_io_deq_valid),
    .io_deq_bits_opcode  (_q_6_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_6_io_deq_bits_param),
    .io_deq_bits_size    (_q_6_io_deq_bits_size),
    .io_deq_bits_source  (_q_6_io_deq_bits_source),
    .io_deq_bits_sink    (_q_6_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_6_io_deq_bits_denied),
    .io_deq_bits_data    (_q_6_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_6_io_deq_bits_corrupt)
  );
  Queue_244 q_7 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_3_a_valid & toD_3),	// @[CacheCork.scala:68:97, :84:33]
    .io_enq_bits_opcode  (3'h4),	// @[CacheCork.scala:78:27]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_3_a_bits_size),
    .io_enq_bits_source  (auto_in_3_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_27_ready & (idle_7 ? ~_GEN_10 : state_7_2)),	// @[Arbiter.scala:16:61, :88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34, package.scala:245:43]
    .io_enq_ready        (_q_7_io_enq_ready),
    .io_deq_valid        (_q_7_io_deq_valid),
    .io_deq_bits_opcode  (_q_7_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_7_io_deq_bits_param),
    .io_deq_bits_size    (_q_7_io_deq_bits_size),
    .io_deq_bits_source  (_q_7_io_deq_bits_source),
    .io_deq_bits_sink    (_q_7_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_7_io_deq_bits_denied),
    .io_deq_bits_data    (_q_7_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_7_io_deq_bits_corrupt)
  );
  assign auto_in_3_a_ready = bundleIn_3_a_ready;	// @[CacheCork.scala:70:26]
  assign auto_in_3_c_ready = bundleIn_3_c_ready;	// @[CacheCork.scala:108:26]
  assign auto_in_3_d_valid = bundleIn_3_d_valid;	// @[CacheCork.scala:126:34]
  assign auto_in_3_d_bits_opcode = out_27_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_in_3_d_bits_param = out_27_bits_param;	// @[Mux.scala:27:73]
  assign auto_in_3_d_bits_size = out_27_bits_size;	// @[Mux.scala:27:73]
  assign auto_in_3_d_bits_source = out_27_bits_source;	// @[Mux.scala:27:73]
  assign auto_in_3_d_bits_sink = bundleIn_3_d_bits_sink;	// @[package.scala:80:42]
  assign auto_in_3_d_bits_denied = out_27_bits_denied;	// @[Mux.scala:27:73]
  assign auto_in_3_d_bits_data = (muxStateEarly_7_0 ? auto_out_3_d_bits_data : 64'h0) | (muxStateEarly_7_1 ? _q_6_io_deq_bits_data : 64'h0) | (muxStateEarly_7_2 ? _q_7_io_deq_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_3_d_bits_corrupt = out_27_bits_corrupt;	// @[Mux.scala:27:73]
  assign auto_in_2_a_ready = bundleIn_2_a_ready;	// @[CacheCork.scala:70:26]
  assign auto_in_2_c_ready = bundleIn_2_c_ready;	// @[CacheCork.scala:108:26]
  assign auto_in_2_d_valid = bundleIn_2_d_valid;	// @[CacheCork.scala:126:34]
  assign auto_in_2_d_bits_opcode = out_20_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_in_2_d_bits_param = out_20_bits_param;	// @[Mux.scala:27:73]
  assign auto_in_2_d_bits_size = out_20_bits_size;	// @[Mux.scala:27:73]
  assign auto_in_2_d_bits_source = out_20_bits_source;	// @[Mux.scala:27:73]
  assign auto_in_2_d_bits_sink = bundleIn_2_d_bits_sink;	// @[package.scala:80:42]
  assign auto_in_2_d_bits_denied = out_20_bits_denied;	// @[Mux.scala:27:73]
  assign auto_in_2_d_bits_data = (muxStateEarly_5_0 ? auto_out_2_d_bits_data : 64'h0) | (muxStateEarly_5_1 ? _q_4_io_deq_bits_data : 64'h0) | (muxStateEarly_5_2 ? _q_5_io_deq_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_2_d_bits_corrupt = out_20_bits_corrupt;	// @[Mux.scala:27:73]
  assign auto_in_1_a_ready = bundleIn_1_a_ready;	// @[CacheCork.scala:70:26]
  assign auto_in_1_c_ready = bundleIn_1_c_ready;	// @[CacheCork.scala:108:26]
  assign auto_in_1_d_valid = bundleIn_1_d_valid;	// @[CacheCork.scala:126:34]
  assign auto_in_1_d_bits_opcode = out_13_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_in_1_d_bits_param = out_13_bits_param;	// @[Mux.scala:27:73]
  assign auto_in_1_d_bits_size = out_13_bits_size;	// @[Mux.scala:27:73]
  assign auto_in_1_d_bits_source = out_13_bits_source;	// @[Mux.scala:27:73]
  assign auto_in_1_d_bits_sink = bundleIn_1_d_bits_sink;	// @[package.scala:80:42]
  assign auto_in_1_d_bits_denied = out_13_bits_denied;	// @[Mux.scala:27:73]
  assign auto_in_1_d_bits_data = (muxStateEarly_3_0 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_3_1 ? _q_2_io_deq_bits_data : 64'h0) | (muxStateEarly_3_2 ? _q_3_io_deq_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_1_d_bits_corrupt = out_13_bits_corrupt;	// @[Mux.scala:27:73]
  assign auto_in_0_a_ready = bundleIn_0_a_ready;	// @[CacheCork.scala:70:26]
  assign auto_in_0_c_ready = bundleIn_0_c_ready;	// @[CacheCork.scala:108:26]
  assign auto_in_0_d_valid = bundleIn_0_d_valid;	// @[CacheCork.scala:126:34]
  assign auto_in_0_d_bits_opcode = out_6_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_in_0_d_bits_param = out_6_bits_param;	// @[Mux.scala:27:73]
  assign auto_in_0_d_bits_size = out_6_bits_size;	// @[Mux.scala:27:73]
  assign auto_in_0_d_bits_source = out_6_bits_source;	// @[Mux.scala:27:73]
  assign auto_in_0_d_bits_sink = bundleIn_0_d_bits_sink;	// @[package.scala:80:42]
  assign auto_in_0_d_bits_denied = out_6_bits_denied;	// @[Mux.scala:27:73]
  assign auto_in_0_d_bits_data = (muxStateEarly_1_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_data : 64'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_0_d_bits_corrupt = out_6_bits_corrupt;	// @[Mux.scala:27:73]
  assign auto_out_3_a_valid = out_23_valid;	// @[Arbiter.scala:125:29]
  assign auto_out_3_a_bits_opcode = muxStateEarly_6_1 ? out_22_bits_opcode : 3'h0;	// @[Arbiter.scala:117:30, CacheCork.scala:73:18, :77:86, :78:27, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_param = ~muxStateEarly_6_1 | _T_440 ? 3'h0 : auto_in_3_a_bits_param;	// @[Arbiter.scala:117:30, CacheCork.scala:77:49, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_size = (muxStateEarly_6_0 ? auto_in_3_c_bits_size : 3'h0) | (muxStateEarly_6_1 ? auto_in_3_a_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_source = (muxStateEarly_6_0 ? {auto_in_3_c_bits_source, 1'h0} : 4'h0) | (muxStateEarly_6_1 ? {auto_in_3_a_bits_source, _T_440 | auto_in_3_a_bits_opcode == 3'h0 | auto_in_3_a_bits_opcode == 3'h1} : 4'h0);	// @[Arbiter.scala:117:30, Bundles.scala:259:74, CacheCork.scala:67:{38,74}, :74:25, :77:{49,86}, :80:27, :95:41, :145:40, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_address = (muxStateEarly_6_0 ? auto_in_3_c_bits_address : 35'h0) | (muxStateEarly_6_1 ? auto_in_3_a_bits_address : 35'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_mask = (muxStateEarly_6_0 ? {c_a_bits_a_mask_acc_47 | c_a_bits_a_mask_eq_47 & auto_in_3_c_bits_address[0], c_a_bits_a_mask_acc_47 | c_a_bits_a_mask_eq_47 & ~(auto_in_3_c_bits_address[0]), c_a_bits_a_mask_acc_46 | c_a_bits_a_mask_eq_46 & auto_in_3_c_bits_address[0], c_a_bits_a_mask_acc_46 | c_a_bits_a_mask_eq_46 & ~(auto_in_3_c_bits_address[0]), c_a_bits_a_mask_acc_45 | c_a_bits_a_mask_eq_45 & auto_in_3_c_bits_address[0], c_a_bits_a_mask_acc_45 | c_a_bits_a_mask_eq_45 & ~(auto_in_3_c_bits_address[0]), c_a_bits_a_mask_acc_44 | c_a_bits_a_mask_eq_44 & auto_in_3_c_bits_address[0], c_a_bits_a_mask_acc_44 | c_a_bits_a_mask_eq_44 & ~(auto_in_3_c_bits_address[0])} : 8'h0) | (muxStateEarly_6_1 ? auto_in_3_a_bits_mask : 8'h0);	// @[Arbiter.scala:117:30, Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_data = (muxStateEarly_6_0 ? auto_in_3_c_bits_data : 64'h0) | (muxStateEarly_6_1 ? auto_in_3_a_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_3_a_bits_corrupt = muxStateEarly_6_0 & auto_in_3_c_bits_corrupt | muxStateEarly_6_1 & auto_in_3_a_bits_corrupt;	// @[Arbiter.scala:117:30, Mux.scala:27:73]
  assign auto_out_3_d_ready = out_27_ready & (idle_7 | state_7_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
  assign auto_out_2_a_valid = out_16_valid;	// @[Arbiter.scala:125:29]
  assign auto_out_2_a_bits_opcode = muxStateEarly_4_1 ? out_15_bits_opcode : 3'h0;	// @[Arbiter.scala:117:30, CacheCork.scala:73:18, :77:86, :78:27, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_param = ~muxStateEarly_4_1 | _T_294 ? 3'h0 : auto_in_2_a_bits_param;	// @[Arbiter.scala:117:30, CacheCork.scala:77:49, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_size = (muxStateEarly_4_0 ? auto_in_2_c_bits_size : 3'h0) | (muxStateEarly_4_1 ? auto_in_2_a_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_source = (muxStateEarly_4_0 ? {auto_in_2_c_bits_source, 1'h0} : 4'h0) | (muxStateEarly_4_1 ? {auto_in_2_a_bits_source, _T_294 | auto_in_2_a_bits_opcode == 3'h0 | auto_in_2_a_bits_opcode == 3'h1} : 4'h0);	// @[Arbiter.scala:117:30, Bundles.scala:259:74, CacheCork.scala:67:{38,74}, :74:25, :77:{49,86}, :80:27, :95:41, :145:40, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_address = (muxStateEarly_4_0 ? auto_in_2_c_bits_address : 35'h0) | (muxStateEarly_4_1 ? auto_in_2_a_bits_address : 35'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_mask = (muxStateEarly_4_0 ? {c_a_bits_a_mask_acc_33 | c_a_bits_a_mask_eq_33 & auto_in_2_c_bits_address[0], c_a_bits_a_mask_acc_33 | c_a_bits_a_mask_eq_33 & ~(auto_in_2_c_bits_address[0]), c_a_bits_a_mask_acc_32 | c_a_bits_a_mask_eq_32 & auto_in_2_c_bits_address[0], c_a_bits_a_mask_acc_32 | c_a_bits_a_mask_eq_32 & ~(auto_in_2_c_bits_address[0]), c_a_bits_a_mask_acc_31 | c_a_bits_a_mask_eq_31 & auto_in_2_c_bits_address[0], c_a_bits_a_mask_acc_31 | c_a_bits_a_mask_eq_31 & ~(auto_in_2_c_bits_address[0]), c_a_bits_a_mask_acc_30 | c_a_bits_a_mask_eq_30 & auto_in_2_c_bits_address[0], c_a_bits_a_mask_acc_30 | c_a_bits_a_mask_eq_30 & ~(auto_in_2_c_bits_address[0])} : 8'h0) | (muxStateEarly_4_1 ? auto_in_2_a_bits_mask : 8'h0);	// @[Arbiter.scala:117:30, Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_data = (muxStateEarly_4_0 ? auto_in_2_c_bits_data : 64'h0) | (muxStateEarly_4_1 ? auto_in_2_a_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_2_a_bits_corrupt = muxStateEarly_4_0 & auto_in_2_c_bits_corrupt | muxStateEarly_4_1 & auto_in_2_a_bits_corrupt;	// @[Arbiter.scala:117:30, Mux.scala:27:73]
  assign auto_out_2_d_ready = out_20_ready & (idle_5 | state_5_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
  assign auto_out_1_a_valid = out_9_valid;	// @[Arbiter.scala:125:29]
  assign auto_out_1_a_bits_opcode = muxStateEarly_2_1 ? out_8_bits_opcode : 3'h0;	// @[Arbiter.scala:117:30, CacheCork.scala:73:18, :77:86, :78:27, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_param = ~muxStateEarly_2_1 | _T_148 ? 3'h0 : auto_in_1_a_bits_param;	// @[Arbiter.scala:117:30, CacheCork.scala:77:49, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_size = (muxStateEarly_2_0 ? auto_in_1_c_bits_size : 3'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_source = (muxStateEarly_2_0 ? {auto_in_1_c_bits_source, 1'h0} : 4'h0) | (muxStateEarly_2_1 ? {auto_in_1_a_bits_source, _T_148 | auto_in_1_a_bits_opcode == 3'h0 | auto_in_1_a_bits_opcode == 3'h1} : 4'h0);	// @[Arbiter.scala:117:30, Bundles.scala:259:74, CacheCork.scala:67:{38,74}, :74:25, :77:{49,86}, :80:27, :95:41, :145:40, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_address = (muxStateEarly_2_0 ? auto_in_1_c_bits_address : 35'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_address : 35'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_mask = (muxStateEarly_2_0 ? {c_a_bits_a_mask_acc_19 | c_a_bits_a_mask_eq_19 & auto_in_1_c_bits_address[0], c_a_bits_a_mask_acc_19 | c_a_bits_a_mask_eq_19 & ~(auto_in_1_c_bits_address[0]), c_a_bits_a_mask_acc_18 | c_a_bits_a_mask_eq_18 & auto_in_1_c_bits_address[0], c_a_bits_a_mask_acc_18 | c_a_bits_a_mask_eq_18 & ~(auto_in_1_c_bits_address[0]), c_a_bits_a_mask_acc_17 | c_a_bits_a_mask_eq_17 & auto_in_1_c_bits_address[0], c_a_bits_a_mask_acc_17 | c_a_bits_a_mask_eq_17 & ~(auto_in_1_c_bits_address[0]), c_a_bits_a_mask_acc_16 | c_a_bits_a_mask_eq_16 & auto_in_1_c_bits_address[0], c_a_bits_a_mask_acc_16 | c_a_bits_a_mask_eq_16 & ~(auto_in_1_c_bits_address[0])} : 8'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_mask : 8'h0);	// @[Arbiter.scala:117:30, Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_data = (muxStateEarly_2_0 ? auto_in_1_c_bits_data : 64'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_1_a_bits_corrupt = muxStateEarly_2_0 & auto_in_1_c_bits_corrupt | muxStateEarly_2_1 & auto_in_1_a_bits_corrupt;	// @[Arbiter.scala:117:30, Mux.scala:27:73]
  assign auto_out_1_d_ready = out_13_ready & (idle_3 | state_3_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
  assign auto_out_0_a_valid = out_2_valid;	// @[Arbiter.scala:125:29]
  assign auto_out_0_a_bits_opcode = muxStateEarly_1 ? out_1_bits_opcode : 3'h0;	// @[Arbiter.scala:117:30, CacheCork.scala:73:18, :77:86, :78:27, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_param = ~muxStateEarly_1 | _T_2 ? 3'h0 : auto_in_0_a_bits_param;	// @[Arbiter.scala:117:30, CacheCork.scala:77:49, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_size = (muxStateEarly_0 ? auto_in_0_c_bits_size : 3'h0) | (muxStateEarly_1 ? auto_in_0_a_bits_size : 3'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_source = (muxStateEarly_0 ? {auto_in_0_c_bits_source, 1'h0} : 4'h0) | (muxStateEarly_1 ? {auto_in_0_a_bits_source, _T_2 | auto_in_0_a_bits_opcode == 3'h0 | auto_in_0_a_bits_opcode == 3'h1} : 4'h0);	// @[Arbiter.scala:117:30, Bundles.scala:259:74, CacheCork.scala:67:{38,74}, :74:25, :77:{49,86}, :80:27, :95:41, :145:40, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_address = (muxStateEarly_0 ? auto_in_0_c_bits_address : 35'h0) | (muxStateEarly_1 ? auto_in_0_a_bits_address : 35'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_mask = (muxStateEarly_0 ? {c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & auto_in_0_c_bits_address[0], c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & ~(auto_in_0_c_bits_address[0]), c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & auto_in_0_c_bits_address[0], c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & ~(auto_in_0_c_bits_address[0]), c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & auto_in_0_c_bits_address[0], c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & ~(auto_in_0_c_bits_address[0]), c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & auto_in_0_c_bits_address[0], c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & ~(auto_in_0_c_bits_address[0])} : 8'h0) | (muxStateEarly_1 ? auto_in_0_a_bits_mask : 8'h0);	// @[Arbiter.scala:117:30, Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_data = (muxStateEarly_0 ? auto_in_0_c_bits_data : 64'h0) | (muxStateEarly_1 ? auto_in_0_a_bits_data : 64'h0);	// @[Arbiter.scala:117:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_0_a_bits_corrupt = muxStateEarly_0 & auto_in_0_c_bits_corrupt | muxStateEarly_1 & auto_in_0_a_bits_corrupt;	// @[Arbiter.scala:117:30, Mux.scala:27:73]
  assign auto_out_0_d_ready = out_6_ready & (idle_1 | state_1_0);	// @[Arbiter.scala:88:28, :116:26, :121:24, :123:31, CacheCork.scala:127:34]
endmodule

