{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651147871777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651147871777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 21:11:11 2022 " "Processing started: Thu Apr 28 21:11:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651147871777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651147871777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_processor1 -c data_processor1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_processor1 -c data_processor1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651147871777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1651147872110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_processor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_processor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_processor1-sample " "Found design unit 1: data_processor1-sample" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872446 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_processor1 " "Found entity 1: data_processor1" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651147872446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_processor1 " "Elaborating entity \"data_processor1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651147872476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in data_processor1.vhd(65) " "VHDL Process Statement warning at data_processor1.vhd(65): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651147872478 "|data_processor1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 data_processor1.vhd(67) " "VHDL Process Statement warning at data_processor1.vhd(67): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651147872478 "|data_processor1"}
{ "Warning" "WSGN_SEARCH_FILE" "asynch_ram.vhd 2 1 " "Using design file asynch_ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asynch_ram-rtl " "Found design unit 1: asynch_ram-rtl" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872499 ""} { "Info" "ISGN_ENTITY_NAME" "1 asynch_ram " "Found entity 1: asynch_ram" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651147872499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asynch_ram asynch_ram:RAM " "Elaborating entity \"asynch_ram\" for hierarchy \"asynch_ram:RAM\"" {  } { { "data_processor1.vhd" "RAM" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651147872500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block asynch_ram.vhd(20) " "VHDL Process Statement warning at asynch_ram.vhd(20): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651147872501 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WSGN_SEARCH_FILE" "simple_alu.vhd 2 1 " "Using design file simple_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_alu-sample " "Found design unit 1: simple_alu-sample" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/simple_alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872512 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_alu " "Found entity 1: simple_alu" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/simple_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651147872512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651147872512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_alu simple_alu:ALU " "Elaborating entity \"simple_alu\" for hierarchy \"simple_alu:ALU\"" {  } { { "data_processor1.vhd" "ALU" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651147872513 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "asynch_ram:RAM\|data_out\[0\] simple_alu:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"asynch_ram:RAM\|data_out\[0\]\" to the node \"simple_alu:ALU\|Add0\" into an OR gate" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1651147872819 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "asynch_ram:RAM\|data_out\[1\] simple_alu:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"asynch_ram:RAM\|data_out\[1\]\" to the node \"simple_alu:ALU\|Add0\" into an OR gate" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1651147872819 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "asynch_ram:RAM\|data_out\[2\] simple_alu:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"asynch_ram:RAM\|data_out\[2\]\" to the node \"simple_alu:ALU\|Add0\" into an OR gate" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1651147872819 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "asynch_ram:RAM\|data_out\[3\] simple_alu:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"asynch_ram:RAM\|data_out\[3\]\" to the node \"simple_alu:ALU\|Add0\" into an OR gate" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1651147872819 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1651147872819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~8 " "Latch asynch_ram:RAM\|ram_block~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872819 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~4 " "Latch asynch_ram:RAM\|ram_block~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872819 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~0 " "Latch asynch_ram:RAM\|ram_block~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~12 " "Latch asynch_ram:RAM\|ram_block~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~20 " "Latch asynch_ram:RAM\|ram_block~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~24 " "Latch asynch_ram:RAM\|ram_block~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~16 " "Latch asynch_ram:RAM\|ram_block~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~28 " "Latch asynch_ram:RAM\|ram_block~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~9 " "Latch asynch_ram:RAM\|ram_block~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~5 " "Latch asynch_ram:RAM\|ram_block~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~1 " "Latch asynch_ram:RAM\|ram_block~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~13 " "Latch asynch_ram:RAM\|ram_block~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~21 " "Latch asynch_ram:RAM\|ram_block~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872820 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~25 " "Latch asynch_ram:RAM\|ram_block~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~17 " "Latch asynch_ram:RAM\|ram_block~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~29 " "Latch asynch_ram:RAM\|ram_block~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~10 " "Latch asynch_ram:RAM\|ram_block~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~6 " "Latch asynch_ram:RAM\|ram_block~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~2 " "Latch asynch_ram:RAM\|ram_block~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~14 " "Latch asynch_ram:RAM\|ram_block~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~22 " "Latch asynch_ram:RAM\|ram_block~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~26 " "Latch asynch_ram:RAM\|ram_block~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~18 " "Latch asynch_ram:RAM\|ram_block~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~30 " "Latch asynch_ram:RAM\|ram_block~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872821 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~11 " "Latch asynch_ram:RAM\|ram_block~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~7 " "Latch asynch_ram:RAM\|ram_block~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~3 " "Latch asynch_ram:RAM\|ram_block~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~15 " "Latch asynch_ram:RAM\|ram_block~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~23 " "Latch asynch_ram:RAM\|ram_block~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~27 " "Latch asynch_ram:RAM\|ram_block~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~19 " "Latch asynch_ram:RAM\|ram_block~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block~31 " "Latch asynch_ram:RAM\|ram_block~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram_load " "Ports D and ENA on the latch are fed by the same signal ram_load" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651147872822 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651147872822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1651147872925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651147873115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651147873115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651147873148 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651147873148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651147873148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651147873148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651147873168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 21:11:13 2022 " "Processing ended: Thu Apr 28 21:11:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651147873168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651147873168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651147873168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651147873168 ""}
