// Seed: 1938493499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = id_4;
  logic id_13, id_14;
  assign id_14 = id_13 + id_9;
  wire id_15;
  assign id_7 = id_9;
  wire  id_16;
  logic id_17 = -1;
  always @(-1 or posedge "") {1, 1'b0} <= 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_1
  );
  input wire id_3;
  output wire id_2;
  nor primCall (id_2, id_5, id_3, id_1, id_4);
  inout wire id_1;
  integer id_6;
  ;
endmodule
