Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 26 11:41:13 2024
| Host         : PC-Daniel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_divider_To_1Hz/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_divider_to_20hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_10kHz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.559        0.000                      0                  630        0.132        0.000                      0                  630        4.500        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.559        0.000                      0                  630        0.132        0.000                      0                  630        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.548ns (25.903%)  route 4.428ns (74.097%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.878    11.292    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[10]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    14.851    FSM_PB_R/t_reg[10]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.548ns (25.903%)  route 4.428ns (74.097%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.878    11.292    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[11]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    14.851    FSM_PB_R/t_reg[11]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.548ns (25.903%)  route 4.428ns (74.097%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.878    11.292    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    14.851    FSM_PB_R/t_reg[12]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.548ns (25.903%)  route 4.428ns (74.097%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.878    11.292    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.593    15.016    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[9]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y68          FDRE (Setup_fdre_C_R)       -0.429    14.851    FSM_PB_R/t_reg[9]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.548ns (26.517%)  route 4.290ns (73.483%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.739    11.154    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[5]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    FSM_PB_R/t_reg[5]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.548ns (26.517%)  route 4.290ns (73.483%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.739    11.154    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[6]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    FSM_PB_R/t_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.548ns (26.517%)  route 4.290ns (73.483%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.739    11.154    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[7]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    FSM_PB_R/t_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.548ns (26.517%)  route 4.290ns (73.483%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.739    11.154    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.595    15.018    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y67          FDRE                                         r  FSM_PB_R/t_reg[8]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    FSM_PB_R/t_reg[8]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.548ns (26.536%)  route 4.285ns (73.463%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.735    11.149    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  FSM_PB_R/t_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.592    15.015    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y70          FDRE                                         r  FSM_PB_R/t_reg[17]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.429    14.826    FSM_PB_R/t_reg[17]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 FSM_PB_R/t_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_R/t_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.548ns (26.536%)  route 4.285ns (73.463%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.713     5.316    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y68          FDRE                                         r  FSM_PB_R/t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  FSM_PB_R/t_reg[12]/Q
                         net (fo=3, routed)           0.971     6.743    FSM_PB_R/t_reg_n_0_[12]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153     6.896 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_8/O
                         net (fo=1, routed)           0.308     7.203    FSM_PB_R/FSM_sequential_CurrentState[1]_i_8_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.331     7.534 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_6/O
                         net (fo=1, routed)           0.781     8.315    FSM_PB_R/FSM_sequential_CurrentState[1]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     8.439 r  FSM_PB_R/FSM_sequential_CurrentState[1]_i_4/O
                         net (fo=2, routed)           0.647     9.086    FSM_PB_R/FSM_sequential_CurrentState[1]_i_4_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.238 r  FSM_PB_R/FSM_sequential_CurrentState[0]_i_2/O
                         net (fo=3, routed)           0.844    10.082    FSM_PB_R/FSM_sequential_CurrentState[0]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  FSM_PB_R/t[26]_i_1/O
                         net (fo=26, routed)          0.735    11.149    FSM_PB_R/t[26]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  FSM_PB_R/t_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.592    15.015    FSM_PB_R/FSM_sequential_CurrentState_reg[0]_1
    SLICE_X4Y70          FDRE                                         r  FSM_PB_R/t_reg[18]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.429    14.826    FSM_PB_R/t_reg[18]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 PB_Debouncer_R/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.596     1.515    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X3Y69          FDRE                                         r  PB_Debouncer_R/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  PB_Debouncer_R/PB_sync_reg/Q
                         net (fo=6, routed)           0.079     1.735    PB_Debouncer_R/PB_sync
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.780 r  PB_Debouncer_R/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    PB_Debouncer_R/next_state__0[4]
    SLICE_X2Y69          FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.867     2.032    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X2Y69          FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.120     1.648    PB_Debouncer_R/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y75          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Formato_Hora/Double_Dabble_segundos/shift_reg[3]/Q
                         net (fo=4, routed)           0.088     1.740    Formato_Hora/Double_Dabble_segundos/shift[3]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  Formato_Hora/Double_Dabble_segundos/shift[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.785    Formato_Hora/Double_Dabble_segundos/shift[4]_i_1__1_n_0
    SLICE_X2Y75          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.861     2.026    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X2Y75          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.644    Formato_Hora/Double_Dabble_segundos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_segundos/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.594     1.513    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y72          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Formato_Alarma/Double_Dabble_segundos/shift_reg[4]/Q
                         net (fo=6, routed)           0.140     1.794    Formato_Alarma/Double_Dabble_segundos/shift[4]
    SLICE_X5Y72          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.861     2.026    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X5Y72          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.066     1.612    Formato_Alarma/Double_Dabble_segundos/bcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.791%)  route 0.131ns (48.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.592     1.511    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Formato_Alarma/Double_Dabble_horas/shift_reg[3]/Q
                         net (fo=4, routed)           0.131     1.784    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[3]
    SLICE_X1Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.862     2.027    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X1Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[4]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.066     1.590    Formato_Alarma/Double_Dabble_horas/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PB_Debouncer_R/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB_Debouncer_R/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.596     1.515    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X2Y69          FDRE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  PB_Debouncer_R/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.093     1.773    PB_Debouncer_R/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  PB_Debouncer_R/FSM_onehot_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.818    PB_Debouncer_R/next_state__0[0]
    SLICE_X3Y69          FDSE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.867     2.032    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X3Y69          FDSE                                         r  PB_Debouncer_R/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y69          FDSE (Hold_fdse_C_D)         0.091     1.619    PB_Debouncer_R/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_PB_L/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/FSM_sequential_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.565     1.484    FSM_PB_L/t_reg[26]_0
    SLICE_X8Y71          FDRE                                         r  FSM_PB_L/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  FSM_PB_L/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.094     1.743    FSM_PB_L/CurrentState[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    FSM_PB_L/NextState__0[0]
    SLICE_X9Y71          FDRE                                         r  FSM_PB_L/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.834     1.999    FSM_PB_L/t_reg[26]_0
    SLICE_X9Y71          FDRE                                         r  FSM_PB_L/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.091     1.588    FSM_PB_L/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.629%)  route 0.161ns (53.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y75          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Formato_Hora/Double_Dabble_segundos/shift_reg[1]/Q
                         net (fo=5, routed)           0.161     1.813    Formato_Hora/Double_Dabble_segundos/shift[1]
    SLICE_X3Y74          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.861     2.026    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y74          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.066     1.612    Formato_Hora/Double_Dabble_segundos/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_segundos/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_segundos/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.595     1.514    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y70          FDSE                                         r  Formato_Alarma/Double_Dabble_segundos/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  Formato_Alarma/Double_Dabble_segundos/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.121     1.776    Formato_Alarma/Double_Dabble_segundos/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  Formato_Alarma/Double_Dabble_segundos/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.821    Formato_Alarma/Double_Dabble_segundos/counter[0]_i_1__3_n_0
    SLICE_X0Y70          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.866     2.031    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y70          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.092     1.619    Formato_Alarma/Double_Dabble_segundos/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.324%)  route 0.139ns (49.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.562     1.481    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X9Y75          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/Q
                         net (fo=5, routed)           0.139     1.762    Formato_Alarma/Double_Dabble_minutos/shift_reg_n_0_[5]
    SLICE_X8Y75          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y75          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.064     1.558    Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PB_Debouncer_L/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB_Debouncer_L/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.565     1.484    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X13Y72         FDRE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  PB_Debouncer_L/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.151     1.776    PB_Debouncer_L/FSM_onehot_state_reg_n_0_[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  PB_Debouncer_L/FSM_onehot_state[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.821    PB_Debouncer_L/next_state__0[0]
    SLICE_X12Y72         FDSE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.833     1.998    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X12Y72         FDSE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y72         FDSE (Hold_fdse_C_D)         0.120     1.617    PB_Debouncer_L/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     CLK_divider_To_1Hz/clkout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     CLK_divider_To_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     CLK_divider_To_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     CLK_divider_To_1Hz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.789ns  (logic 5.650ns (38.202%)  route 9.140ns (61.798%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.552     4.032    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     4.156 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     4.997    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     5.121 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     6.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     7.064    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830     8.017    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.141 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.098    11.239    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.789 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.789    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 5.888ns (40.875%)  route 8.517ns (59.125%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.552     4.032    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     4.156 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     4.997    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     5.121 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     6.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     7.064    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830     8.017    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.154     8.171 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.475    10.646    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    14.405 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.405    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.193ns  (logic 5.677ns (39.996%)  route 8.516ns (60.004%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.552     4.032    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     4.156 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     4.997    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     5.121 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     6.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     7.064    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     8.019    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.143 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.473    10.616    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.193 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.193    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 5.865ns (41.729%)  route 8.190ns (58.271%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.552     4.032    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     4.156 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     4.997    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     5.121 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     6.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     7.064    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666     7.854    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.150     8.004 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.312    10.316    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    14.055 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.055    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.976ns  (logic 5.829ns (41.706%)  route 8.147ns (58.294%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.368     3.847    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.971 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     4.404    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     4.528 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.003     5.532    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124     5.656 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.831     6.487    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     6.611 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.074     7.685    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.152     7.837 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.438    10.274    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    13.976 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.976    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.477ns  (logic 5.660ns (42.001%)  route 7.816ns (57.999%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.552     4.032    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.124     4.156 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     4.997    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     5.121 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     6.095    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     7.064    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666     7.854    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.124     7.978 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.938     9.916    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.477 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.477    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.029ns  (logic 5.633ns (43.236%)  route 7.396ns (56.764%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.368     3.847    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.971 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     4.404    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.003     5.532    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124     5.656 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.831     6.487    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     6.611 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.074     7.685    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.809 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.495    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.029 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.029    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_to_display/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.482ns  (logic 4.098ns (39.091%)  route 6.384ns (60.909%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  BCD_to_display/contador_anodos/count_reg[0]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  BCD_to_display/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          1.262     1.718    BCD_to_display/contador_anodos/count[0]
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     1.842 r  BCD_to_display/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           5.123     6.964    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.482 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.482    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 4.269ns (48.186%)  route 4.590ns (51.814%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  contador_segundos/count_reg[4]/Q
                         net (fo=20, routed)          1.553     1.972    contador_segundos/Q[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.297     2.269 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.037     5.306    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.859 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.859    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.391ns (51.741%)  route 4.096ns (48.259%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.742     1.161    contador_segundos/Q[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.296     1.457 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          0.852     2.308    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     2.432 r  contador_segundos/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.502     4.935    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.487 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.487    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.051%)  route 0.158ns (45.949%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.158     0.299    contador_segundos/Q[2]
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  contador_segundos/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    contador_segundos/p_0_in[5]
    SLICE_X4Y78          FDCE                                         r  contador_segundos/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[13]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[13]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[13]
    SLICE_X3Y77          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[13]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[13]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[3]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[3]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[3]
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[3]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[6]/C
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[6]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[6]
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[6]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[12]/C
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[12]
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[12]_i_1_n_0
    SLICE_X3Y76          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[4]/C
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[4]/Q
                         net (fo=2, routed)           0.183     0.324    ALARMA_LEDs/Q[4]
    SLICE_X4Y77          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ALARMA_LEDs/LEDsf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ALARMA_LEDs/LEDsf[4]_i_1_n_0
    SLICE_X4Y77          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[5]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[5]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[5]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[5]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.324%)  route 0.196ns (51.676%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.196     0.337    contador_segundos/Q[2]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.042     0.379 r  contador_segundos/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    contador_segundos/p_0_in[2]
    SLICE_X4Y78          FDCE                                         r  contador_segundos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[1]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ALARMA_LEDs/LEDsf_reg[1]/Q
                         net (fo=2, routed)           0.174     0.338    ALARMA_LEDs/Q[1]
    SLICE_X2Y78          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  ALARMA_LEDs/LEDsf[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    ALARMA_LEDs/LEDsf[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[10]/C
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  ALARMA_LEDs/LEDsf_reg[10]/Q
                         net (fo=2, routed)           0.175     0.339    ALARMA_LEDs/Q[10]
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  ALARMA_LEDs/LEDsf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ALARMA_LEDs/LEDsf[10]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.087ns  (logic 4.688ns (38.788%)  route 7.399ns (61.212%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.707     5.310    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X2Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 f  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.639    BCD_to_display/contador_anodos/alarma_display[24]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.763 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     7.604    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.728 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     8.702    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.826 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     9.671    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.795 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830    10.624    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124    10.748 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.098    13.846    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.397 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.397    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 4.926ns (42.098%)  route 6.776ns (57.902%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.707     5.310    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X2Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 f  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.639    BCD_to_display/contador_anodos/alarma_display[24]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.763 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     7.604    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.728 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     8.702    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.826 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     9.671    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.795 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830    10.624    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.154    10.778 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.475    13.254    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    17.012 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.012    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.490ns  (logic 4.715ns (41.035%)  route 6.775ns (58.965%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.707     5.310    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X2Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 f  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.639    BCD_to_display/contador_anodos/alarma_display[24]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.763 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     7.604    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.728 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     8.702    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.826 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     9.671    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.795 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831    10.626    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124    10.750 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.473    13.223    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.800 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.800    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.446ns  (logic 4.998ns (43.666%)  route 6.448ns (56.334%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.626     5.229    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y75          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     5.707 f  Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.669     6.375    BCD_to_display/contador_anodos/alarma_display[13]
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.295     6.670 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.104    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.003     8.231    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.355 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.831     9.186    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.310 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.074    10.384    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.152    10.536 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.438    12.974    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    16.675 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.675    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 4.903ns (43.193%)  route 6.449ns (56.807%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.707     5.310    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X2Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 f  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.639    BCD_to_display/contador_anodos/alarma_display[24]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.763 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     7.604    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.728 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     8.702    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.826 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     9.671    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.795 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666    10.461    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.150    10.611 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.312    12.923    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    16.662 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.662    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.774ns  (logic 4.699ns (43.612%)  route 6.075ns (56.388%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.707     5.310    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X2Y73          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 f  Formato_Alarma/Double_Dabble_horas/bcd_reg[7]/Q
                         net (fo=1, routed)           0.811     6.639    BCD_to_display/contador_anodos/alarma_display[24]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.763 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.842     7.604    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_28_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.728 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.974     8.702    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.826 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.845     9.671    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.795 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666    10.461    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.124    10.585 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.938    12.523    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.084 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.084    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.669ns  (logic 4.775ns (44.751%)  route 5.895ns (55.249%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.627     5.230    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y74         FDRE                                         r  Memoria_HORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  Memoria_HORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.230     6.879    Memoria_ALARMA/LEDs2_carry[2]
    SLICE_X10Y73         LUT6 (Prop_lut6_I4_O)        0.299     7.178 r  Memoria_ALARMA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     7.178    ALARMA_LEDs/S[2]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.627     9.185    contador_segundos/CO[0]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     9.309 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.037    12.346    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.899 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.899    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.499ns  (logic 4.803ns (45.742%)  route 5.697ns (54.258%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.626     5.229    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X8Y75          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     5.707 r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[4]/Q
                         net (fo=1, routed)           0.669     6.375    BCD_to_display/contador_anodos/alarma_display[13]
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.295     6.670 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.433     7.104    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.003     8.231    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.355 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.831     9.186    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.310 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.074    10.384    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124    10.508 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686    12.194    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.728 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.728    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.776ns (45.663%)  route 5.683ns (54.337%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.627     5.230    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y74         FDRE                                         r  Memoria_HORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  Memoria_HORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.230     6.879    Memoria_ALARMA/LEDs2_carry[2]
    SLICE_X10Y73         LUT6 (Prop_lut6_I4_O)        0.299     7.178 r  Memoria_ALARMA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     7.178    ALARMA_LEDs/S[2]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.943     9.501    contador_segundos/CO[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     9.625 r  contador_segundos/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.510    12.135    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    15.689 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.689    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 4.757ns (46.246%)  route 5.530ns (53.754%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.627     5.230    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y74         FDRE                                         r  Memoria_HORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  Memoria_HORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.230     6.879    Memoria_ALARMA/LEDs2_carry[2]
    SLICE_X10Y73         LUT6 (Prop_lut6_I4_O)        0.299     7.178 r  Memoria_ALARMA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     7.178    ALARMA_LEDs/S[2]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.682     9.240    contador_segundos/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     9.364 r  contador_segundos/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.617    11.981    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.517 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.517    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.947%)  route 0.358ns (66.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.170     1.822    FSM_tiempo/Q[3]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.043     1.865 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.188     2.052    contador_segundos/AR[0]
    SLICE_X4Y78          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.465ns (67.317%)  route 0.711ns (32.683%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y74          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.191     1.843    BCD_to_display/contador_anodos/hora_display[10]
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.169     2.056    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.453    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.687 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.687    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.362ns (62.148%)  route 0.830ns (37.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.590     1.509    Formato_Hora/shift_reg[7]
    SLICE_X4Y74          FDRE                                         r  Formato_Hora/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Formato_Hora/LED_reg/Q
                         net (fo=1, routed)           0.830     2.480    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.701 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.701    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/tipo_hora_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.492ns (63.807%)  route 0.846ns (36.193%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.590     1.509    Formato_Hora/shift_reg[7]
    SLICE_X5Y74          FDRE                                         r  Formato_Hora/tipo_hora_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  Formato_Hora/tipo_hora_reg[2]/Q
                         net (fo=2, routed)           0.164     1.814    BCD_to_display/contador_anodos/hora_display[0]
    SLICE_X1Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.229     2.089    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.045     2.134 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.587    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.848 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.848    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.496ns (59.001%)  route 1.040ns (40.999%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.591     1.510    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X3Y74          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  Formato_Hora/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.191     1.843    BCD_to_display/contador_anodos/hora_display[10]
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.169     2.056    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.049     2.105 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.680     2.785    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     4.046 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.046    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.755ns (23.423%)  route 5.738ns (76.577%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.876     7.493    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.517     4.940    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.755ns (23.423%)  route 5.738ns (76.577%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.876     7.493    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.517     4.940    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.755ns (23.423%)  route 5.738ns (76.577%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.876     7.493    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.517     4.940    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.755ns (23.423%)  route 5.738ns (76.577%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.876     7.493    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.517     4.940    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y68         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.755ns (23.577%)  route 5.689ns (76.423%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.827     7.444    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.755ns (23.577%)  route 5.689ns (76.423%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.827     7.444    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.755ns (23.577%)  route 5.689ns (76.423%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.827     7.444    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.755ns (23.577%)  route 5.689ns (76.423%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.827     7.444    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y69         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.343ns  (logic 1.755ns (23.902%)  route 5.588ns (76.098%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.726     7.343    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_L/delay_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.343ns  (logic 1.755ns (23.902%)  route 5.588ns (76.098%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          4.598     6.105    PB_Debouncer_L/CPU_RESETN_IBUF
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.229 r  PB_Debouncer_L/delay_timer[0]_i_4/O
                         net (fo=1, routed)           0.263     6.492    PB_Debouncer_L/delay_timer[0]_i_4_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  PB_Debouncer_L/delay_timer[0]_i_1/O
                         net (fo=17, routed)          0.726     7.343    PB_Debouncer_L/delay_timer[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.516     4.939    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y70         FDRE                                         r  PB_Debouncer_L/delay_timer_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.841%)  route 0.154ns (52.159%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.154     0.295    Memoria_HORA/T1_rom_reg[5]_1[0]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.812%)  route 0.232ns (62.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=21, routed)          0.232     0.373    Memoria_HORA/T1_rom_reg[5]_1[3]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.254%)  route 0.237ns (62.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.237     0.378    Memoria_HORA/T1_rom_reg[5]_1[5]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.107%)  route 0.250ns (63.893%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.250     0.391    Memoria_HORA/T1_rom_reg[5]_1[2]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.814%)  route 0.301ns (70.186%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.301     0.429    Memoria_HORA/T1_rom_reg[5]_1[1]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.123%)  route 0.312ns (70.877%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=20, routed)          0.312     0.440    Memoria_HORA/T1_rom_reg[5]_1[4]
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X4Y76          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.381%)  route 0.263ns (58.619%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.263     0.404    contador_segundos/Q[5]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.449 r  contador_segundos/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.449    FSM_tiempo/D[2]
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.859     2.024    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y76          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.235ns (33.043%)  route 0.477ns (66.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.477     0.712    PB_Debouncer_R/BTNR_IBUF
    SLICE_X3Y69          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.867     2.032    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X3Y69          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.231ns (29.131%)  route 0.562ns (70.869%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.281     0.422    contador_segundos/Q[2]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  contador_segundos/FSM_onehot_CurrentState[4]_i_2/O
                         net (fo=2, routed)           0.281     0.748    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.793 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.793    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X7Y74          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.858     2.023    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X7Y74          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            PB_Debouncer_L/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.256ns (27.039%)  route 0.690ns (72.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.946    PB_Debouncer_L/BTNL_IBUF
    SLICE_X13Y72         FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.833     1.998    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X13Y72         FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/C





