{
  "module_name": "sdm660.c",
  "hash_id": "f6ff90f2690fbd23d1b67e76ff91f521e669a2d02dc51857ec499d73005d7ab4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sdm660.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/interconnect/qcom,sdm660.h>\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/slab.h>\n\n#include \"icc-rpm.h\"\n\nenum {\n\tSDM660_MASTER_IPA = 1,\n\tSDM660_MASTER_CNOC_A2NOC,\n\tSDM660_MASTER_SDCC_1,\n\tSDM660_MASTER_SDCC_2,\n\tSDM660_MASTER_BLSP_1,\n\tSDM660_MASTER_BLSP_2,\n\tSDM660_MASTER_UFS,\n\tSDM660_MASTER_USB_HS,\n\tSDM660_MASTER_USB3,\n\tSDM660_MASTER_CRYPTO_C0,\n\tSDM660_MASTER_GNOC_BIMC,\n\tSDM660_MASTER_OXILI,\n\tSDM660_MASTER_MNOC_BIMC,\n\tSDM660_MASTER_SNOC_BIMC,\n\tSDM660_MASTER_PIMEM,\n\tSDM660_MASTER_SNOC_CNOC,\n\tSDM660_MASTER_QDSS_DAP,\n\tSDM660_MASTER_APPS_PROC,\n\tSDM660_MASTER_CNOC_MNOC_MMSS_CFG,\n\tSDM660_MASTER_CNOC_MNOC_CFG,\n\tSDM660_MASTER_CPP,\n\tSDM660_MASTER_JPEG,\n\tSDM660_MASTER_MDP_P0,\n\tSDM660_MASTER_MDP_P1,\n\tSDM660_MASTER_VENUS,\n\tSDM660_MASTER_VFE,\n\tSDM660_MASTER_QDSS_ETR,\n\tSDM660_MASTER_QDSS_BAM,\n\tSDM660_MASTER_SNOC_CFG,\n\tSDM660_MASTER_BIMC_SNOC,\n\tSDM660_MASTER_A2NOC_SNOC,\n\tSDM660_MASTER_GNOC_SNOC,\n\n\tSDM660_SLAVE_A2NOC_SNOC,\n\tSDM660_SLAVE_EBI,\n\tSDM660_SLAVE_HMSS_L3,\n\tSDM660_SLAVE_BIMC_SNOC,\n\tSDM660_SLAVE_CNOC_A2NOC,\n\tSDM660_SLAVE_MPM,\n\tSDM660_SLAVE_PMIC_ARB,\n\tSDM660_SLAVE_TLMM_NORTH,\n\tSDM660_SLAVE_TCSR,\n\tSDM660_SLAVE_PIMEM_CFG,\n\tSDM660_SLAVE_IMEM_CFG,\n\tSDM660_SLAVE_MESSAGE_RAM,\n\tSDM660_SLAVE_GLM,\n\tSDM660_SLAVE_BIMC_CFG,\n\tSDM660_SLAVE_PRNG,\n\tSDM660_SLAVE_SPDM,\n\tSDM660_SLAVE_QDSS_CFG,\n\tSDM660_SLAVE_CNOC_MNOC_CFG,\n\tSDM660_SLAVE_SNOC_CFG,\n\tSDM660_SLAVE_QM_CFG,\n\tSDM660_SLAVE_CLK_CTL,\n\tSDM660_SLAVE_MSS_CFG,\n\tSDM660_SLAVE_TLMM_SOUTH,\n\tSDM660_SLAVE_UFS_CFG,\n\tSDM660_SLAVE_A2NOC_CFG,\n\tSDM660_SLAVE_A2NOC_SMMU_CFG,\n\tSDM660_SLAVE_GPUSS_CFG,\n\tSDM660_SLAVE_AHB2PHY,\n\tSDM660_SLAVE_BLSP_1,\n\tSDM660_SLAVE_SDCC_1,\n\tSDM660_SLAVE_SDCC_2,\n\tSDM660_SLAVE_TLMM_CENTER,\n\tSDM660_SLAVE_BLSP_2,\n\tSDM660_SLAVE_PDM,\n\tSDM660_SLAVE_CNOC_MNOC_MMSS_CFG,\n\tSDM660_SLAVE_USB_HS,\n\tSDM660_SLAVE_USB3_0,\n\tSDM660_SLAVE_SRVC_CNOC,\n\tSDM660_SLAVE_GNOC_BIMC,\n\tSDM660_SLAVE_GNOC_SNOC,\n\tSDM660_SLAVE_CAMERA_CFG,\n\tSDM660_SLAVE_CAMERA_THROTTLE_CFG,\n\tSDM660_SLAVE_MISC_CFG,\n\tSDM660_SLAVE_VENUS_THROTTLE_CFG,\n\tSDM660_SLAVE_VENUS_CFG,\n\tSDM660_SLAVE_MMSS_CLK_XPU_CFG,\n\tSDM660_SLAVE_MMSS_CLK_CFG,\n\tSDM660_SLAVE_MNOC_MPU_CFG,\n\tSDM660_SLAVE_DISPLAY_CFG,\n\tSDM660_SLAVE_CSI_PHY_CFG,\n\tSDM660_SLAVE_DISPLAY_THROTTLE_CFG,\n\tSDM660_SLAVE_SMMU_CFG,\n\tSDM660_SLAVE_MNOC_BIMC,\n\tSDM660_SLAVE_SRVC_MNOC,\n\tSDM660_SLAVE_HMSS,\n\tSDM660_SLAVE_LPASS,\n\tSDM660_SLAVE_WLAN,\n\tSDM660_SLAVE_CDSP,\n\tSDM660_SLAVE_IPA,\n\tSDM660_SLAVE_SNOC_BIMC,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_IMEM,\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_QDSS_STM,\n\tSDM660_SLAVE_SRVC_SNOC,\n\n\tSDM660_A2NOC,\n\tSDM660_BIMC,\n\tSDM660_CNOC,\n\tSDM660_GNOC,\n\tSDM660_MNOC,\n\tSDM660_SNOC,\n};\n\nstatic const char * const mm_intf_clocks[] = {\n\t\"iface\",\n};\n\nstatic const char * const a2noc_intf_clocks[] = {\n\t\"ipa\",\n\t\"ufs_axi\",\n\t\"aggre2_ufs_axi\",\n\t\"aggre2_usb3_axi\",\n\t\"cfg_noc_usb2_axi\",\n};\n\nstatic const u16 mas_ipa_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_ipa = {\n\t.name = \"mas_ipa\",\n\t.id = SDM660_MASTER_IPA,\n\t.buswidth = 8,\n\t.mas_rpm_id = 59,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 3,\n\t.num_links = ARRAY_SIZE(mas_ipa_links),\n\t.links = mas_ipa_links,\n};\n\nstatic const u16 mas_cnoc_a2noc_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_cnoc_a2noc = {\n\t.name = \"mas_cnoc_a2noc\",\n\t.id = SDM660_MASTER_CNOC_A2NOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 146,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_cnoc_a2noc_links),\n\t.links = mas_cnoc_a2noc_links,\n};\n\nstatic const u16 mas_sdcc_1_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_sdcc_1 = {\n\t.name = \"mas_sdcc_1\",\n\t.id = SDM660_MASTER_SDCC_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 33,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_1_links),\n\t.links = mas_sdcc_1_links,\n};\n\nstatic const u16 mas_sdcc_2_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_sdcc_2 = {\n\t.name = \"mas_sdcc_2\",\n\t.id = SDM660_MASTER_SDCC_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 35,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_2_links),\n\t.links = mas_sdcc_2_links,\n};\n\nstatic const u16 mas_blsp_1_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_blsp_1 = {\n\t.name = \"mas_blsp_1\",\n\t.id = SDM660_MASTER_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = 41,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_blsp_1_links),\n\t.links = mas_blsp_1_links,\n};\n\nstatic const u16 mas_blsp_2_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_blsp_2 = {\n\t.name = \"mas_blsp_2\",\n\t.id = SDM660_MASTER_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = 39,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_blsp_2_links),\n\t.links = mas_blsp_2_links,\n};\n\nstatic const u16 mas_ufs_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_ufs = {\n\t.name = \"mas_ufs\",\n\t.id = SDM660_MASTER_UFS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 68,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 4,\n\t.num_links = ARRAY_SIZE(mas_ufs_links),\n\t.links = mas_ufs_links,\n};\n\nstatic const u16 mas_usb_hs_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_usb_hs = {\n\t.name = \"mas_usb_hs\",\n\t.id = SDM660_MASTER_USB_HS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 42,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_usb_hs_links),\n\t.links = mas_usb_hs_links,\n};\n\nstatic const u16 mas_usb3_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_usb3 = {\n\t.name = \"mas_usb3\",\n\t.id = SDM660_MASTER_USB3,\n\t.buswidth = 8,\n\t.mas_rpm_id = 32,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_usb3_links),\n\t.links = mas_usb3_links,\n};\n\nstatic const u16 mas_crypto_links[] = {\n\tSDM660_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_crypto = {\n\t.name = \"mas_crypto\",\n\t.id = SDM660_MASTER_CRYPTO_C0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 23,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 11,\n\t.num_links = ARRAY_SIZE(mas_crypto_links),\n\t.links = mas_crypto_links,\n};\n\nstatic const u16 mas_gnoc_bimc_links[] = {\n\tSDM660_SLAVE_EBI\n};\n\nstatic struct qcom_icc_node mas_gnoc_bimc = {\n\t.name = \"mas_gnoc_bimc\",\n\t.id = SDM660_MASTER_GNOC_BIMC,\n\t.buswidth = 4,\n\t.mas_rpm_id = 144,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_gnoc_bimc_links),\n\t.links = mas_gnoc_bimc_links,\n};\n\nstatic const u16 mas_oxili_links[] = {\n\tSDM660_SLAVE_HMSS_L3,\n\tSDM660_SLAVE_EBI,\n\tSDM660_SLAVE_BIMC_SNOC\n};\n\nstatic struct qcom_icc_node mas_oxili = {\n\t.name = \"mas_oxili\",\n\t.id = SDM660_MASTER_OXILI,\n\t.buswidth = 4,\n\t.mas_rpm_id = 6,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_oxili_links),\n\t.links = mas_oxili_links,\n};\n\nstatic const u16 mas_mnoc_bimc_links[] = {\n\tSDM660_SLAVE_HMSS_L3,\n\tSDM660_SLAVE_EBI,\n\tSDM660_SLAVE_BIMC_SNOC\n};\n\nstatic struct qcom_icc_node mas_mnoc_bimc = {\n\t.name = \"mas_mnoc_bimc\",\n\t.id = SDM660_MASTER_MNOC_BIMC,\n\t.buswidth = 4,\n\t.mas_rpm_id = 2,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_links),\n\t.links = mas_mnoc_bimc_links,\n};\n\nstatic const u16 mas_snoc_bimc_links[] = {\n\tSDM660_SLAVE_HMSS_L3,\n\tSDM660_SLAVE_EBI\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc = {\n\t.name = \"mas_snoc_bimc\",\n\t.id = SDM660_MASTER_SNOC_BIMC,\n\t.buswidth = 4,\n\t.mas_rpm_id = 3,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_links),\n\t.links = mas_snoc_bimc_links,\n};\n\nstatic const u16 mas_pimem_links[] = {\n\tSDM660_SLAVE_HMSS_L3,\n\tSDM660_SLAVE_EBI\n};\n\nstatic struct qcom_icc_node mas_pimem = {\n\t.name = \"mas_pimem\",\n\t.id = SDM660_MASTER_PIMEM,\n\t.buswidth = 4,\n\t.mas_rpm_id = 113,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 4,\n\t.num_links = ARRAY_SIZE(mas_pimem_links),\n\t.links = mas_pimem_links,\n};\n\nstatic const u16 mas_snoc_cnoc_links[] = {\n\tSDM660_SLAVE_CLK_CTL,\n\tSDM660_SLAVE_QDSS_CFG,\n\tSDM660_SLAVE_QM_CFG,\n\tSDM660_SLAVE_SRVC_CNOC,\n\tSDM660_SLAVE_UFS_CFG,\n\tSDM660_SLAVE_TCSR,\n\tSDM660_SLAVE_A2NOC_SMMU_CFG,\n\tSDM660_SLAVE_SNOC_CFG,\n\tSDM660_SLAVE_TLMM_SOUTH,\n\tSDM660_SLAVE_MPM,\n\tSDM660_SLAVE_CNOC_MNOC_MMSS_CFG,\n\tSDM660_SLAVE_SDCC_2,\n\tSDM660_SLAVE_SDCC_1,\n\tSDM660_SLAVE_SPDM,\n\tSDM660_SLAVE_PMIC_ARB,\n\tSDM660_SLAVE_PRNG,\n\tSDM660_SLAVE_MSS_CFG,\n\tSDM660_SLAVE_GPUSS_CFG,\n\tSDM660_SLAVE_IMEM_CFG,\n\tSDM660_SLAVE_USB3_0,\n\tSDM660_SLAVE_A2NOC_CFG,\n\tSDM660_SLAVE_TLMM_NORTH,\n\tSDM660_SLAVE_USB_HS,\n\tSDM660_SLAVE_PDM,\n\tSDM660_SLAVE_TLMM_CENTER,\n\tSDM660_SLAVE_AHB2PHY,\n\tSDM660_SLAVE_BLSP_2,\n\tSDM660_SLAVE_BLSP_1,\n\tSDM660_SLAVE_PIMEM_CFG,\n\tSDM660_SLAVE_GLM,\n\tSDM660_SLAVE_MESSAGE_RAM,\n\tSDM660_SLAVE_BIMC_CFG,\n\tSDM660_SLAVE_CNOC_MNOC_CFG\n};\n\nstatic struct qcom_icc_node mas_snoc_cnoc = {\n\t.name = \"mas_snoc_cnoc\",\n\t.id = SDM660_MASTER_SNOC_CNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 52,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_snoc_cnoc_links),\n\t.links = mas_snoc_cnoc_links,\n};\n\nstatic const u16 mas_qdss_dap_links[] = {\n\tSDM660_SLAVE_CLK_CTL,\n\tSDM660_SLAVE_QDSS_CFG,\n\tSDM660_SLAVE_QM_CFG,\n\tSDM660_SLAVE_SRVC_CNOC,\n\tSDM660_SLAVE_UFS_CFG,\n\tSDM660_SLAVE_TCSR,\n\tSDM660_SLAVE_A2NOC_SMMU_CFG,\n\tSDM660_SLAVE_SNOC_CFG,\n\tSDM660_SLAVE_TLMM_SOUTH,\n\tSDM660_SLAVE_MPM,\n\tSDM660_SLAVE_CNOC_MNOC_MMSS_CFG,\n\tSDM660_SLAVE_SDCC_2,\n\tSDM660_SLAVE_SDCC_1,\n\tSDM660_SLAVE_SPDM,\n\tSDM660_SLAVE_PMIC_ARB,\n\tSDM660_SLAVE_PRNG,\n\tSDM660_SLAVE_MSS_CFG,\n\tSDM660_SLAVE_GPUSS_CFG,\n\tSDM660_SLAVE_IMEM_CFG,\n\tSDM660_SLAVE_USB3_0,\n\tSDM660_SLAVE_A2NOC_CFG,\n\tSDM660_SLAVE_TLMM_NORTH,\n\tSDM660_SLAVE_USB_HS,\n\tSDM660_SLAVE_PDM,\n\tSDM660_SLAVE_TLMM_CENTER,\n\tSDM660_SLAVE_AHB2PHY,\n\tSDM660_SLAVE_BLSP_2,\n\tSDM660_SLAVE_BLSP_1,\n\tSDM660_SLAVE_PIMEM_CFG,\n\tSDM660_SLAVE_GLM,\n\tSDM660_SLAVE_MESSAGE_RAM,\n\tSDM660_SLAVE_CNOC_A2NOC,\n\tSDM660_SLAVE_BIMC_CFG,\n\tSDM660_SLAVE_CNOC_MNOC_CFG\n};\n\nstatic struct qcom_icc_node mas_qdss_dap = {\n\t.name = \"mas_qdss_dap\",\n\t.id = SDM660_MASTER_QDSS_DAP,\n\t.buswidth = 8,\n\t.mas_rpm_id = 49,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_qdss_dap_links),\n\t.links = mas_qdss_dap_links,\n};\n\nstatic const u16 mas_apss_proc_links[] = {\n\tSDM660_SLAVE_GNOC_SNOC,\n\tSDM660_SLAVE_GNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_apss_proc = {\n\t.name = \"mas_apss_proc\",\n\t.id = SDM660_MASTER_APPS_PROC,\n\t.buswidth = 16,\n\t.mas_rpm_id = 0,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_apss_proc_links),\n\t.links = mas_apss_proc_links,\n};\n\nstatic const u16 mas_cnoc_mnoc_mmss_cfg_links[] = {\n\tSDM660_SLAVE_VENUS_THROTTLE_CFG,\n\tSDM660_SLAVE_VENUS_CFG,\n\tSDM660_SLAVE_CAMERA_THROTTLE_CFG,\n\tSDM660_SLAVE_SMMU_CFG,\n\tSDM660_SLAVE_CAMERA_CFG,\n\tSDM660_SLAVE_CSI_PHY_CFG,\n\tSDM660_SLAVE_DISPLAY_THROTTLE_CFG,\n\tSDM660_SLAVE_DISPLAY_CFG,\n\tSDM660_SLAVE_MMSS_CLK_CFG,\n\tSDM660_SLAVE_MNOC_MPU_CFG,\n\tSDM660_SLAVE_MISC_CFG,\n\tSDM660_SLAVE_MMSS_CLK_XPU_CFG\n};\n\nstatic struct qcom_icc_node mas_cnoc_mnoc_mmss_cfg = {\n\t.name = \"mas_cnoc_mnoc_mmss_cfg\",\n\t.id = SDM660_MASTER_CNOC_MNOC_MMSS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = 4,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_cnoc_mnoc_mmss_cfg_links),\n\t.links = mas_cnoc_mnoc_mmss_cfg_links,\n};\n\nstatic const u16 mas_cnoc_mnoc_cfg_links[] = {\n\tSDM660_SLAVE_SRVC_MNOC\n};\n\nstatic struct qcom_icc_node mas_cnoc_mnoc_cfg = {\n\t.name = \"mas_cnoc_mnoc_cfg\",\n\t.id = SDM660_MASTER_CNOC_MNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = 5,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_cnoc_mnoc_cfg_links),\n\t.links = mas_cnoc_mnoc_cfg_links,\n};\n\nstatic const u16 mas_cpp_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_cpp = {\n\t.name = \"mas_cpp\",\n\t.id = SDM660_MASTER_CPP,\n\t.buswidth = 16,\n\t.mas_rpm_id = 115,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 4,\n\t.num_links = ARRAY_SIZE(mas_cpp_links),\n\t.links = mas_cpp_links,\n};\n\nstatic const u16 mas_jpeg_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_jpeg = {\n\t.name = \"mas_jpeg\",\n\t.id = SDM660_MASTER_JPEG,\n\t.buswidth = 16,\n\t.mas_rpm_id = 7,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 6,\n\t.num_links = ARRAY_SIZE(mas_jpeg_links),\n\t.links = mas_jpeg_links,\n};\n\nstatic const u16 mas_mdp_p0_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_mdp_p0 = {\n\t.name = \"mas_mdp_p0\",\n\t.id = SDM660_MASTER_MDP_P0,\n\t.buswidth = 16,\n\t.mas_rpm_id = 8,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_mdp_p0_links),\n\t.links = mas_mdp_p0_links,\n};\n\nstatic const u16 mas_mdp_p1_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_mdp_p1 = {\n\t.name = \"mas_mdp_p1\",\n\t.id = SDM660_MASTER_MDP_P1,\n\t.buswidth = 16,\n\t.mas_rpm_id = 61,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_mdp_p1_links),\n\t.links = mas_mdp_p1_links,\n};\n\nstatic const u16 mas_venus_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_venus = {\n\t.name = \"mas_venus\",\n\t.id = SDM660_MASTER_VENUS,\n\t.buswidth = 16,\n\t.mas_rpm_id = 9,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_venus_links),\n\t.links = mas_venus_links,\n};\n\nstatic const u16 mas_vfe_links[] = {\n\tSDM660_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_vfe = {\n\t.name = \"mas_vfe\",\n\t.id = SDM660_MASTER_VFE,\n\t.buswidth = 16,\n\t.mas_rpm_id = 11,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 5,\n\t.num_links = ARRAY_SIZE(mas_vfe_links),\n\t.links = mas_vfe_links,\n};\n\nstatic const u16 mas_qdss_etr_links[] = {\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_IMEM,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_SNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_qdss_etr = {\n\t.name = \"mas_qdss_etr\",\n\t.id = SDM660_MASTER_QDSS_ETR,\n\t.buswidth = 8,\n\t.mas_rpm_id = 31,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_qdss_etr_links),\n\t.links = mas_qdss_etr_links,\n};\n\nstatic const u16 mas_qdss_bam_links[] = {\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_IMEM,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_SNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_qdss_bam = {\n\t.name = \"mas_qdss_bam\",\n\t.id = SDM660_MASTER_QDSS_BAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = 19,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_qdss_bam_links),\n\t.links = mas_qdss_bam_links,\n};\n\nstatic const u16 mas_snoc_cfg_links[] = {\n\tSDM660_SLAVE_SRVC_SNOC\n};\n\nstatic struct qcom_icc_node mas_snoc_cfg = {\n\t.name = \"mas_snoc_cfg\",\n\t.id = SDM660_MASTER_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = 20,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_cfg_links),\n\t.links = mas_snoc_cfg_links,\n};\n\nstatic const u16 mas_bimc_snoc_links[] = {\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_IPA,\n\tSDM660_SLAVE_QDSS_STM,\n\tSDM660_SLAVE_LPASS,\n\tSDM660_SLAVE_HMSS,\n\tSDM660_SLAVE_CDSP,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_WLAN,\n\tSDM660_SLAVE_IMEM\n};\n\nstatic struct qcom_icc_node mas_bimc_snoc = {\n\t.name = \"mas_bimc_snoc\",\n\t.id = SDM660_MASTER_BIMC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 21,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_bimc_snoc_links),\n\t.links = mas_bimc_snoc_links,\n};\n\nstatic const u16 mas_gnoc_snoc_links[] = {\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_IPA,\n\tSDM660_SLAVE_QDSS_STM,\n\tSDM660_SLAVE_LPASS,\n\tSDM660_SLAVE_HMSS,\n\tSDM660_SLAVE_CDSP,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_WLAN,\n\tSDM660_SLAVE_IMEM\n};\n\nstatic struct qcom_icc_node mas_gnoc_snoc = {\n\t.name = \"mas_gnoc_snoc\",\n\t.id = SDM660_MASTER_GNOC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 150,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_gnoc_snoc_links),\n\t.links = mas_gnoc_snoc_links,\n};\n\nstatic const u16 mas_a2noc_snoc_links[] = {\n\tSDM660_SLAVE_PIMEM,\n\tSDM660_SLAVE_IPA,\n\tSDM660_SLAVE_QDSS_STM,\n\tSDM660_SLAVE_LPASS,\n\tSDM660_SLAVE_HMSS,\n\tSDM660_SLAVE_SNOC_BIMC,\n\tSDM660_SLAVE_CDSP,\n\tSDM660_SLAVE_SNOC_CNOC,\n\tSDM660_SLAVE_WLAN,\n\tSDM660_SLAVE_IMEM\n};\n\nstatic struct qcom_icc_node mas_a2noc_snoc = {\n\t.name = \"mas_a2noc_snoc\",\n\t.id = SDM660_MASTER_A2NOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = 112,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_a2noc_snoc_links),\n\t.links = mas_a2noc_snoc_links,\n};\n\nstatic const u16 slv_a2noc_snoc_links[] = {\n\tSDM660_MASTER_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node slv_a2noc_snoc = {\n\t.name = \"slv_a2noc_snoc\",\n\t.id = SDM660_SLAVE_A2NOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 143,\n\t.num_links = ARRAY_SIZE(slv_a2noc_snoc_links),\n\t.links = slv_a2noc_snoc_links,\n};\n\nstatic struct qcom_icc_node slv_ebi = {\n\t.name = \"slv_ebi\",\n\t.id = SDM660_SLAVE_EBI,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 0,\n};\n\nstatic struct qcom_icc_node slv_hmss_l3 = {\n\t.name = \"slv_hmss_l3\",\n\t.id = SDM660_SLAVE_HMSS_L3,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 160,\n};\n\nstatic const u16 slv_bimc_snoc_links[] = {\n\tSDM660_MASTER_BIMC_SNOC\n};\n\nstatic struct qcom_icc_node slv_bimc_snoc = {\n\t.name = \"slv_bimc_snoc\",\n\t.id = SDM660_SLAVE_BIMC_SNOC,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 2,\n\t.num_links = ARRAY_SIZE(slv_bimc_snoc_links),\n\t.links = slv_bimc_snoc_links,\n};\n\nstatic const u16 slv_cnoc_a2noc_links[] = {\n\tSDM660_MASTER_CNOC_A2NOC\n};\n\nstatic struct qcom_icc_node slv_cnoc_a2noc = {\n\t.name = \"slv_cnoc_a2noc\",\n\t.id = SDM660_SLAVE_CNOC_A2NOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 208,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_a2noc_links),\n\t.links = slv_cnoc_a2noc_links,\n};\n\nstatic struct qcom_icc_node slv_mpm = {\n\t.name = \"slv_mpm\",\n\t.id = SDM660_SLAVE_MPM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 62,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_pmic_arb = {\n\t.name = \"slv_pmic_arb\",\n\t.id = SDM660_SLAVE_PMIC_ARB,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 59,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_tlmm_north = {\n\t.name = \"slv_tlmm_north\",\n\t.id = SDM660_SLAVE_TLMM_NORTH,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 214,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_tcsr = {\n\t.name = \"slv_tcsr\",\n\t.id = SDM660_SLAVE_TCSR,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 50,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_pimem_cfg = {\n\t.name = \"slv_pimem_cfg\",\n\t.id = SDM660_SLAVE_PIMEM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 167,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_imem_cfg = {\n\t.name = \"slv_imem_cfg\",\n\t.id = SDM660_SLAVE_IMEM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 54,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_message_ram = {\n\t.name = \"slv_message_ram\",\n\t.id = SDM660_SLAVE_MESSAGE_RAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 55,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_glm = {\n\t.name = \"slv_glm\",\n\t.id = SDM660_SLAVE_GLM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 209,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_bimc_cfg = {\n\t.name = \"slv_bimc_cfg\",\n\t.id = SDM660_SLAVE_BIMC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 56,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_prng = {\n\t.name = \"slv_prng\",\n\t.id = SDM660_SLAVE_PRNG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 44,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_spdm = {\n\t.name = \"slv_spdm\",\n\t.id = SDM660_SLAVE_SPDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 60,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_qdss_cfg = {\n\t.name = \"slv_qdss_cfg\",\n\t.id = SDM660_SLAVE_QDSS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 63,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic const u16 slv_cnoc_mnoc_cfg_links[] = {\n\tSDM660_MASTER_CNOC_MNOC_CFG\n};\n\nstatic struct qcom_icc_node slv_cnoc_mnoc_cfg = {\n\t.name = \"slv_cnoc_mnoc_cfg\",\n\t.id = SDM660_SLAVE_CNOC_MNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 66,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_mnoc_cfg_links),\n\t.links = slv_cnoc_mnoc_cfg_links,\n};\n\nstatic struct qcom_icc_node slv_snoc_cfg = {\n\t.name = \"slv_snoc_cfg\",\n\t.id = SDM660_SLAVE_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 70,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_qm_cfg = {\n\t.name = \"slv_qm_cfg\",\n\t.id = SDM660_SLAVE_QM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 212,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_clk_ctl = {\n\t.name = \"slv_clk_ctl\",\n\t.id = SDM660_SLAVE_CLK_CTL,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 47,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_mss_cfg = {\n\t.name = \"slv_mss_cfg\",\n\t.id = SDM660_SLAVE_MSS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 48,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_tlmm_south = {\n\t.name = \"slv_tlmm_south\",\n\t.id = SDM660_SLAVE_TLMM_SOUTH,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 217,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_ufs_cfg = {\n\t.name = \"slv_ufs_cfg\",\n\t.id = SDM660_SLAVE_UFS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 92,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_a2noc_cfg = {\n\t.name = \"slv_a2noc_cfg\",\n\t.id = SDM660_SLAVE_A2NOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 150,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_a2noc_smmu_cfg = {\n\t.name = \"slv_a2noc_smmu_cfg\",\n\t.id = SDM660_SLAVE_A2NOC_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 152,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_gpuss_cfg = {\n\t.name = \"slv_gpuss_cfg\",\n\t.id = SDM660_SLAVE_GPUSS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 11,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_ahb2phy = {\n\t.name = \"slv_ahb2phy\",\n\t.id = SDM660_SLAVE_AHB2PHY,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 163,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_blsp_1 = {\n\t.name = \"slv_blsp_1\",\n\t.id = SDM660_SLAVE_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 39,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_sdcc_1 = {\n\t.name = \"slv_sdcc_1\",\n\t.id = SDM660_SLAVE_SDCC_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 31,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_sdcc_2 = {\n\t.name = \"slv_sdcc_2\",\n\t.id = SDM660_SLAVE_SDCC_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 33,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_tlmm_center = {\n\t.name = \"slv_tlmm_center\",\n\t.id = SDM660_SLAVE_TLMM_CENTER,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 218,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_blsp_2 = {\n\t.name = \"slv_blsp_2\",\n\t.id = SDM660_SLAVE_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 37,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_pdm = {\n\t.name = \"slv_pdm\",\n\t.id = SDM660_SLAVE_PDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 41,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic const u16 slv_cnoc_mnoc_mmss_cfg_links[] = {\n\tSDM660_MASTER_CNOC_MNOC_MMSS_CFG\n};\n\nstatic struct qcom_icc_node slv_cnoc_mnoc_mmss_cfg = {\n\t.name = \"slv_cnoc_mnoc_mmss_cfg\",\n\t.id = SDM660_SLAVE_CNOC_MNOC_MMSS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 58,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_mnoc_mmss_cfg_links),\n\t.links = slv_cnoc_mnoc_mmss_cfg_links,\n};\n\nstatic struct qcom_icc_node slv_usb_hs = {\n\t.name = \"slv_usb_hs\",\n\t.id = SDM660_SLAVE_USB_HS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 40,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_usb3_0 = {\n\t.name = \"slv_usb3_0\",\n\t.id = SDM660_SLAVE_USB3_0,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 22,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_srvc_cnoc = {\n\t.name = \"slv_srvc_cnoc\",\n\t.id = SDM660_SLAVE_SRVC_CNOC,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 76,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic const u16 slv_gnoc_bimc_links[] = {\n\tSDM660_MASTER_GNOC_BIMC\n};\n\nstatic struct qcom_icc_node slv_gnoc_bimc = {\n\t.name = \"slv_gnoc_bimc\",\n\t.id = SDM660_SLAVE_GNOC_BIMC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 210,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_gnoc_bimc_links),\n\t.links = slv_gnoc_bimc_links,\n};\n\nstatic const u16 slv_gnoc_snoc_links[] = {\n\tSDM660_MASTER_GNOC_SNOC\n};\n\nstatic struct qcom_icc_node slv_gnoc_snoc = {\n\t.name = \"slv_gnoc_snoc\",\n\t.id = SDM660_SLAVE_GNOC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 211,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_gnoc_snoc_links),\n\t.links = slv_gnoc_snoc_links,\n};\n\nstatic struct qcom_icc_node slv_camera_cfg = {\n\t.name = \"slv_camera_cfg\",\n\t.id = SDM660_SLAVE_CAMERA_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 3,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_camera_throttle_cfg = {\n\t.name = \"slv_camera_throttle_cfg\",\n\t.id = SDM660_SLAVE_CAMERA_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 154,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_misc_cfg = {\n\t.name = \"slv_misc_cfg\",\n\t.id = SDM660_SLAVE_MISC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_venus_throttle_cfg = {\n\t.name = \"slv_venus_throttle_cfg\",\n\t.id = SDM660_SLAVE_VENUS_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 178,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_venus_cfg = {\n\t.name = \"slv_venus_cfg\",\n\t.id = SDM660_SLAVE_VENUS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 10,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_mmss_clk_xpu_cfg = {\n\t.name = \"slv_mmss_clk_xpu_cfg\",\n\t.id = SDM660_SLAVE_MMSS_CLK_XPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 13,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_mmss_clk_cfg = {\n\t.name = \"slv_mmss_clk_cfg\",\n\t.id = SDM660_SLAVE_MMSS_CLK_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 12,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_mnoc_mpu_cfg = {\n\t.name = \"slv_mnoc_mpu_cfg\",\n\t.id = SDM660_SLAVE_MNOC_MPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 14,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_display_cfg = {\n\t.name = \"slv_display_cfg\",\n\t.id = SDM660_SLAVE_DISPLAY_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_csi_phy_cfg = {\n\t.name = \"slv_csi_phy_cfg\",\n\t.id = SDM660_SLAVE_CSI_PHY_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 224,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_display_throttle_cfg = {\n\t.name = \"slv_display_throttle_cfg\",\n\t.id = SDM660_SLAVE_DISPLAY_THROTTLE_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 156,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_smmu_cfg = {\n\t.name = \"slv_smmu_cfg\",\n\t.id = SDM660_SLAVE_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 205,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic const u16 slv_mnoc_bimc_links[] = {\n\tSDM660_MASTER_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node slv_mnoc_bimc = {\n\t.name = \"slv_mnoc_bimc\",\n\t.id = SDM660_SLAVE_MNOC_BIMC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_mnoc_bimc_links),\n\t.links = slv_mnoc_bimc_links,\n};\n\nstatic struct qcom_icc_node slv_srvc_mnoc = {\n\t.name = \"slv_srvc_mnoc\",\n\t.id = SDM660_SLAVE_SRVC_MNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 17,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_hmss = {\n\t.name = \"slv_hmss\",\n\t.id = SDM660_SLAVE_HMSS,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 20,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_lpass = {\n\t.name = \"slv_lpass\",\n\t.id = SDM660_SLAVE_LPASS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 21,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_wlan = {\n\t.name = \"slv_wlan\",\n\t.id = SDM660_SLAVE_WLAN,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 206,\n};\n\nstatic struct qcom_icc_node slv_cdsp = {\n\t.name = \"slv_cdsp\",\n\t.id = SDM660_SLAVE_CDSP,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 221,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic struct qcom_icc_node slv_ipa = {\n\t.name = \"slv_ipa\",\n\t.id = SDM660_SLAVE_IPA,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 183,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n};\n\nstatic const u16 slv_snoc_bimc_links[] = {\n\tSDM660_MASTER_SNOC_BIMC\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc = {\n\t.name = \"slv_snoc_bimc\",\n\t.id = SDM660_SLAVE_SNOC_BIMC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 24,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_links),\n\t.links = slv_snoc_bimc_links,\n};\n\nstatic const u16 slv_snoc_cnoc_links[] = {\n\tSDM660_MASTER_SNOC_CNOC\n};\n\nstatic struct qcom_icc_node slv_snoc_cnoc = {\n\t.name = \"slv_snoc_cnoc\",\n\t.id = SDM660_SLAVE_SNOC_CNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 25,\n\t.num_links = ARRAY_SIZE(slv_snoc_cnoc_links),\n\t.links = slv_snoc_cnoc_links,\n};\n\nstatic struct qcom_icc_node slv_imem = {\n\t.name = \"slv_imem\",\n\t.id = SDM660_SLAVE_IMEM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 26,\n};\n\nstatic struct qcom_icc_node slv_pimem = {\n\t.name = \"slv_pimem\",\n\t.id = SDM660_SLAVE_PIMEM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 166,\n};\n\nstatic struct qcom_icc_node slv_qdss_stm = {\n\t.name = \"slv_qdss_stm\",\n\t.id = SDM660_SLAVE_QDSS_STM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 30,\n};\n\nstatic struct qcom_icc_node slv_srvc_snoc = {\n\t.name = \"slv_srvc_snoc\",\n\t.id = SDM660_SLAVE_SRVC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 29,\n};\n\nstatic struct qcom_icc_node * const sdm660_a2noc_nodes[] = {\n\t[MASTER_IPA] = &mas_ipa,\n\t[MASTER_CNOC_A2NOC] = &mas_cnoc_a2noc,\n\t[MASTER_SDCC_1] = &mas_sdcc_1,\n\t[MASTER_SDCC_2] = &mas_sdcc_2,\n\t[MASTER_BLSP_1] = &mas_blsp_1,\n\t[MASTER_BLSP_2] = &mas_blsp_2,\n\t[MASTER_UFS] = &mas_ufs,\n\t[MASTER_USB_HS] = &mas_usb_hs,\n\t[MASTER_USB3] = &mas_usb3,\n\t[MASTER_CRYPTO_C0] = &mas_crypto,\n\t[SLAVE_A2NOC_SNOC] = &slv_a2noc_snoc,\n};\n\nstatic const struct regmap_config sdm660_a2noc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x20000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_a2noc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = sdm660_a2noc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_a2noc_nodes),\n\t.bus_clk_desc = &aggre2_clk,\n\t.intf_clocks = a2noc_intf_clocks,\n\t.num_intf_clocks = ARRAY_SIZE(a2noc_intf_clocks),\n\t.regmap_cfg = &sdm660_a2noc_regmap_config,\n};\n\nstatic struct qcom_icc_node * const sdm660_bimc_nodes[] = {\n\t[MASTER_GNOC_BIMC] = &mas_gnoc_bimc,\n\t[MASTER_OXILI] = &mas_oxili,\n\t[MASTER_MNOC_BIMC] = &mas_mnoc_bimc,\n\t[MASTER_SNOC_BIMC] = &mas_snoc_bimc,\n\t[MASTER_PIMEM] = &mas_pimem,\n\t[SLAVE_EBI] = &slv_ebi,\n\t[SLAVE_HMSS_L3] = &slv_hmss_l3,\n\t[SLAVE_BIMC_SNOC] = &slv_bimc_snoc,\n};\n\nstatic const struct regmap_config sdm660_bimc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x80000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_bimc = {\n\t.type = QCOM_ICC_BIMC,\n\t.nodes = sdm660_bimc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_bimc_nodes),\n\t.bus_clk_desc = &bimc_clk,\n\t.regmap_cfg = &sdm660_bimc_regmap_config,\n};\n\nstatic struct qcom_icc_node * const sdm660_cnoc_nodes[] = {\n\t[MASTER_SNOC_CNOC] = &mas_snoc_cnoc,\n\t[MASTER_QDSS_DAP] = &mas_qdss_dap,\n\t[SLAVE_CNOC_A2NOC] = &slv_cnoc_a2noc,\n\t[SLAVE_MPM] = &slv_mpm,\n\t[SLAVE_PMIC_ARB] = &slv_pmic_arb,\n\t[SLAVE_TLMM_NORTH] = &slv_tlmm_north,\n\t[SLAVE_TCSR] = &slv_tcsr,\n\t[SLAVE_PIMEM_CFG] = &slv_pimem_cfg,\n\t[SLAVE_IMEM_CFG] = &slv_imem_cfg,\n\t[SLAVE_MESSAGE_RAM] = &slv_message_ram,\n\t[SLAVE_GLM] = &slv_glm,\n\t[SLAVE_BIMC_CFG] = &slv_bimc_cfg,\n\t[SLAVE_PRNG] = &slv_prng,\n\t[SLAVE_SPDM] = &slv_spdm,\n\t[SLAVE_QDSS_CFG] = &slv_qdss_cfg,\n\t[SLAVE_CNOC_MNOC_CFG] = &slv_cnoc_mnoc_cfg,\n\t[SLAVE_SNOC_CFG] = &slv_snoc_cfg,\n\t[SLAVE_QM_CFG] = &slv_qm_cfg,\n\t[SLAVE_CLK_CTL] = &slv_clk_ctl,\n\t[SLAVE_MSS_CFG] = &slv_mss_cfg,\n\t[SLAVE_TLMM_SOUTH] = &slv_tlmm_south,\n\t[SLAVE_UFS_CFG] = &slv_ufs_cfg,\n\t[SLAVE_A2NOC_CFG] = &slv_a2noc_cfg,\n\t[SLAVE_A2NOC_SMMU_CFG] = &slv_a2noc_smmu_cfg,\n\t[SLAVE_GPUSS_CFG] = &slv_gpuss_cfg,\n\t[SLAVE_AHB2PHY] = &slv_ahb2phy,\n\t[SLAVE_BLSP_1] = &slv_blsp_1,\n\t[SLAVE_SDCC_1] = &slv_sdcc_1,\n\t[SLAVE_SDCC_2] = &slv_sdcc_2,\n\t[SLAVE_TLMM_CENTER] = &slv_tlmm_center,\n\t[SLAVE_BLSP_2] = &slv_blsp_2,\n\t[SLAVE_PDM] = &slv_pdm,\n\t[SLAVE_CNOC_MNOC_MMSS_CFG] = &slv_cnoc_mnoc_mmss_cfg,\n\t[SLAVE_USB_HS] = &slv_usb_hs,\n\t[SLAVE_USB3_0] = &slv_usb3_0,\n\t[SLAVE_SRVC_CNOC] = &slv_srvc_cnoc,\n};\n\nstatic const struct regmap_config sdm660_cnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x10000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_cnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = sdm660_cnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_cnoc_nodes),\n\t.bus_clk_desc = &bus_2_clk,\n\t.regmap_cfg = &sdm660_cnoc_regmap_config,\n};\n\nstatic struct qcom_icc_node * const sdm660_gnoc_nodes[] = {\n\t[MASTER_APSS_PROC] = &mas_apss_proc,\n\t[SLAVE_GNOC_BIMC] = &slv_gnoc_bimc,\n\t[SLAVE_GNOC_SNOC] = &slv_gnoc_snoc,\n};\n\nstatic const struct regmap_config sdm660_gnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xe000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_gnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = sdm660_gnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_gnoc_nodes),\n\t.regmap_cfg = &sdm660_gnoc_regmap_config,\n};\n\nstatic struct qcom_icc_node * const sdm660_mnoc_nodes[] = {\n\t[MASTER_CPP] = &mas_cpp,\n\t[MASTER_JPEG] = &mas_jpeg,\n\t[MASTER_MDP_P0] = &mas_mdp_p0,\n\t[MASTER_MDP_P1] = &mas_mdp_p1,\n\t[MASTER_VENUS] = &mas_venus,\n\t[MASTER_VFE] = &mas_vfe,\n\t[MASTER_CNOC_MNOC_MMSS_CFG] = &mas_cnoc_mnoc_mmss_cfg,\n\t[MASTER_CNOC_MNOC_CFG] = &mas_cnoc_mnoc_cfg,\n\t[SLAVE_CAMERA_CFG] = &slv_camera_cfg,\n\t[SLAVE_CAMERA_THROTTLE_CFG] = &slv_camera_throttle_cfg,\n\t[SLAVE_MISC_CFG] = &slv_misc_cfg,\n\t[SLAVE_VENUS_THROTTLE_CFG] = &slv_venus_throttle_cfg,\n\t[SLAVE_VENUS_CFG] = &slv_venus_cfg,\n\t[SLAVE_MMSS_CLK_XPU_CFG] = &slv_mmss_clk_xpu_cfg,\n\t[SLAVE_MMSS_CLK_CFG] = &slv_mmss_clk_cfg,\n\t[SLAVE_MNOC_MPU_CFG] = &slv_mnoc_mpu_cfg,\n\t[SLAVE_DISPLAY_CFG] = &slv_display_cfg,\n\t[SLAVE_CSI_PHY_CFG] = &slv_csi_phy_cfg,\n\t[SLAVE_DISPLAY_THROTTLE_CFG] = &slv_display_throttle_cfg,\n\t[SLAVE_SMMU_CFG] = &slv_smmu_cfg,\n\t[SLAVE_SRVC_MNOC] = &slv_srvc_mnoc,\n\t[SLAVE_MNOC_BIMC] = &slv_mnoc_bimc,\n};\n\nstatic const struct regmap_config sdm660_mnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x10000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_mnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = sdm660_mnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_mnoc_nodes),\n\t.bus_clk_desc = &mmaxi_0_clk,\n\t.intf_clocks = mm_intf_clocks,\n\t.num_intf_clocks = ARRAY_SIZE(mm_intf_clocks),\n\t.regmap_cfg = &sdm660_mnoc_regmap_config,\n};\n\nstatic struct qcom_icc_node * const sdm660_snoc_nodes[] = {\n\t[MASTER_QDSS_ETR] = &mas_qdss_etr,\n\t[MASTER_QDSS_BAM] = &mas_qdss_bam,\n\t[MASTER_SNOC_CFG] = &mas_snoc_cfg,\n\t[MASTER_BIMC_SNOC] = &mas_bimc_snoc,\n\t[MASTER_A2NOC_SNOC] = &mas_a2noc_snoc,\n\t[MASTER_GNOC_SNOC] = &mas_gnoc_snoc,\n\t[SLAVE_HMSS] = &slv_hmss,\n\t[SLAVE_LPASS] = &slv_lpass,\n\t[SLAVE_WLAN] = &slv_wlan,\n\t[SLAVE_CDSP] = &slv_cdsp,\n\t[SLAVE_IPA] = &slv_ipa,\n\t[SLAVE_SNOC_BIMC] = &slv_snoc_bimc,\n\t[SLAVE_SNOC_CNOC] = &slv_snoc_cnoc,\n\t[SLAVE_IMEM] = &slv_imem,\n\t[SLAVE_PIMEM] = &slv_pimem,\n\t[SLAVE_QDSS_STM] = &slv_qdss_stm,\n\t[SLAVE_SRVC_SNOC] = &slv_srvc_snoc,\n};\n\nstatic const struct regmap_config sdm660_snoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x20000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc sdm660_snoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = sdm660_snoc_nodes,\n\t.num_nodes = ARRAY_SIZE(sdm660_snoc_nodes),\n\t.bus_clk_desc = &bus_1_clk,\n\t.regmap_cfg = &sdm660_snoc_regmap_config,\n};\n\nstatic const struct of_device_id sdm660_noc_of_match[] = {\n\t{ .compatible = \"qcom,sdm660-a2noc\", .data = &sdm660_a2noc },\n\t{ .compatible = \"qcom,sdm660-bimc\", .data = &sdm660_bimc },\n\t{ .compatible = \"qcom,sdm660-cnoc\", .data = &sdm660_cnoc },\n\t{ .compatible = \"qcom,sdm660-gnoc\", .data = &sdm660_gnoc },\n\t{ .compatible = \"qcom,sdm660-mnoc\", .data = &sdm660_mnoc },\n\t{ .compatible = \"qcom,sdm660-snoc\", .data = &sdm660_snoc },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, sdm660_noc_of_match);\n\nstatic struct platform_driver sdm660_noc_driver = {\n\t.probe = qnoc_probe,\n\t.remove = qnoc_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sdm660\",\n\t\t.of_match_table = sdm660_noc_of_match,\n\t},\n};\nmodule_platform_driver(sdm660_noc_driver);\nMODULE_DESCRIPTION(\"Qualcomm sdm660 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}