

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Sat Jan 29 01:57:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    80129|   117761| 0.801 ms | 1.178 ms |  80130|  117762|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- LOOP_K_MOST_OUTER         |    80128|   117760| 20032 ~ 29440 |          -|          -|     4|    no    |
        | + LOOP_C_MOST_OUTER        |    20030|    29438| 20030 ~ 29438 |          -|          -|     1|    no    |
        |  ++ LOOP_H_MOST_OUTER      |    20028|    29436| 10014 ~ 14718 |          -|          -|     2|    no    |
        |   +++ LOOP_W_MOST_OUTER    |    10012|    14716|  5006 ~ 7358  |          -|          -|     2|    no    |
        |    ++++ LOOP_R_MOST_OUTER  |     5004|     7356|  5004 ~ 7356  |          -|          -|     1|    no    |
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_37"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem0, void"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem1, void"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem2, void"   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem3, void"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1184 %param"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_25, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_21, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_30, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_17, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv_out" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 31 'read' 'conv_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 32 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%weight_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 33 'read' 'weight_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%bias_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 34 'read' 'bias_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 35 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%param_L2_TILENUM_S = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 36 'partselect' 'param_L2_TILENUM_S' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln282_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 38 'partselect' 'trunc_ln282_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln282_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 39 'partselect' 'trunc_ln282_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln282_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 40 'partselect' 'trunc_ln282_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln282_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 41 'partselect' 'trunc_ln282_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "%br_ln282 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 42 'br' 'br_ln282' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kmo = phi i32, void %.lr.ph89, i32 %kmo_1, void %._crit_edge85.loopexit"   --->   Operation 43 'phi' 'kmo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 44 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln282 = icmp_eq  i32 %kmo, i32 %trunc_ln282_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 45 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%kmo_1 = add i32, i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 46 'add' 'kmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %.split28, void %._crit_edge90.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 47 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln282 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 49 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "%br_ln284 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 50 'br' 'br_ln284' <Predicate = (!icmp_ln282)> <Delay = 0.60>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln432 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:432]   --->   Operation 51 'ret' 'ret_ln432' <Predicate = (icmp_ln282)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cmo = phi i32, void %.split28, i32 %cmo_1, void %._crit_edge80.loopexit"   --->   Operation 52 'phi' 'cmo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln284 = icmp_eq  i32 %cmo, i32 %trunc_ln282_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 53 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%cmo_1 = add i32 %cmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 54 'add' 'cmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split26, void %._crit_edge85.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 55 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 57 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.60ns)   --->   "%br_ln286 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 58 'br' 'br_ln286' <Predicate = (!icmp_ln284)> <Delay = 0.60>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%hmo = phi i32, void %.split26, i32 %hmo_1, void %._crit_edge75.loopexit"   --->   Operation 60 'phi' 'hmo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 61 'trunc' 'trunc_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln286 = icmp_eq  i32 %hmo, i32 %trunc_ln282_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 62 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.88ns)   --->   "%hmo_1 = add i32, i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 63 'add' 'hmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %.split24, void %._crit_edge80.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 64 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln286 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 66 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.60ns)   --->   "%br_ln288 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 67 'br' 'br_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.60>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%wmo = phi i32, void %.split24, i32 %wmo_1, void %._crit_edge70.loopexit"   --->   Operation 69 'phi' 'wmo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 70 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln288 = icmp_eq  i32 %wmo, i32 %trunc_ln282_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 71 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.88ns)   --->   "%wmo_1 = add i32, i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 72 'add' 'wmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %.split22, void %._crit_edge75.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 73 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln288 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 75 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln290 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 76 'br' 'br_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.60>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%rmo = phi i32, void %.split22, i32 %rmo_1, void %.split20"   --->   Operation 78 'phi' 'rmo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln290 = icmp_eq  i32 %rmo, i32 %trunc_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 79 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.88ns)   --->   "%rmo_1 = add i32 %rmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 80 'add' 'rmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split20, void %._crit_edge70.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 81 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 82 'call' 'call_ln221' <Predicate = (!icmp_ln290)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln290 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 85 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 86 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'conv_out' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221) [81]  (1 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'phi' operation ('kmo') with incoming values : ('kmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282) [94]  (0 ns)
	'add' operation ('kmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282) [97]  (0.88 ns)
	blocking operation 0.189 ns on control path)

 <State 3>: 1.07ns
The critical path consists of the following:
	'phi' operation ('cmo') with incoming values : ('cmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [104]  (0 ns)
	'add' operation ('cmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284) [106]  (0.88 ns)
	blocking operation 0.189 ns on control path)

 <State 4>: 1.07ns
The critical path consists of the following:
	'phi' operation ('hmo') with incoming values : ('hmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) [113]  (0 ns)
	'add' operation ('hmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286) [116]  (0.88 ns)
	blocking operation 0.189 ns on control path)

 <State 5>: 1.07ns
The critical path consists of the following:
	'phi' operation ('wmo') with incoming values : ('wmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288) [123]  (0 ns)
	'add' operation ('wmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288) [126]  (0.88 ns)
	blocking operation 0.189 ns on control path)

 <State 6>: 1.07ns
The critical path consists of the following:
	'phi' operation ('rmo') with incoming values : ('rmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290) [133]  (0 ns)
	'add' operation ('rmo', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290) [135]  (0.88 ns)
	blocking operation 0.189 ns on control path)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
