library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity load_signal is
    Port (
        clk   : in  STD_LOGIC;      
        reset : in  STD_LOGIC;      
        load  : out STD_LOGIC       
end load_signal;

architecture Behavioral of load_signal is
    signal counter : INTEGER := 0;  
    signal active  : BOOLEAN := FALSE; 
begin

    process(clk, reset)
    begin
        if reset = '1' then
            load <= '0';            
            counter <= 0;          
            active <= FALSE;       
        elsif rising_edge(clk) then
            if active = FALSE then
                load <= '1';        
                counter <= counter + 1;
                if counter = 100000 then  
                    active <= TRUE;  
                    counter <= 0;    
                end if;
            else
                load <= '0';        
                if counter < 1 then
                    active <= FALSE; 
                end if;
            end if;
        end if;
    end process;

end Behavioral;
