# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.026/*         0.060/*         CLK_DIV_1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.037/*         0.060/*         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.094/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.097/*         0.057/*         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.097/*         0.057/*         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.099/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.100/*         0.061/*         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.102/*         0.057/*         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.102/*         0.052/*         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.104/*         0.056/*         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.106/*         0.052/*         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.107/*         0.052/*         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.108/*         0.052/*         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.109/*         0.053/*         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.109/*         0.060/*         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.110/*         0.060/*         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.110/*         0.060/*         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.112/*         0.064/*         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.112/*         0.053/*         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.113/*         0.060/*         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.113/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.114/*         0.054/*         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.114/*         0.060/*         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.115/*         0.053/*         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.115/*         0.060/*         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.116/*         0.060/*         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.116/*         0.060/*         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[5][1] /SI    1
@(R)->SCAN_CLK(R)	0.751    0.116/*         0.071/*         RST_SYNC_1/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.117/*         0.060/*         FIFO/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.117/*         0.057/*         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.119/*         0.061/*         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.119/*         0.061/*         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.119/*         0.057/*         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.119/*         0.060/*         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[0][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.120/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.120/*         0.058/*         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.120/*         0.054/*         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.120/*         0.061/*         UART_RX/DUT5/stp_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.121/*         0.061/*         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.121/*         0.060/*         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.121/*         0.057/*         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.121/*         0.058/*         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.121/*         0.053/*         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.121/*         0.057/*         FIFO/DUT4/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.121/*         0.057/*         FIFO/DUT4/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.121/*         0.062/*         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.121/*         0.060/*         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.121/*         0.053/*         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.122/*         0.060/*         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.122/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.122/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.122/*         0.061/*         FIFO/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.122/*         0.048/*         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.123/*         0.061/*         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.123/*         0.057/*         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.123/*         0.057/*         FIFO/DUT4/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.123/*         0.057/*         FIFO/DUT4/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.123/*         0.061/*         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.123/*         0.061/*         UART_TX/DUT0/\counter_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.123/*         0.060/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.123/*         0.057/*         FIFO/DUT4/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.123/*         0.060/*         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.124/*         0.061/*         UART_TX/DUT2/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.124/*         0.057/*         FIFO/DUT4/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.124/*         0.060/*         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.124/*         0.061/*         FIFO/DUT0/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.125/*         0.061/*         UART_TX/DUT2/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.125/*         0.061/*         UART_TX/DUT2/\REG_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.125/*         0.057/*         FIFO/DUT4/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.125/*         0.061/*         UART_RX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.125/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.125/*         0.060/*         Reg_file/\REG_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.125/*         0.057/*         FIFO/DUT4/\MEM_reg[4][7] /SI    1
@(R)->SCAN_CLK(R)	0.741    0.126/*         0.073/*         RST_SYNC_2/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.126/*         0.061/*         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.126/*         0.061/*         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.126/*         0.061/*         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.126/*         0.055/*         FIFO/DUT1/\REG_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.126/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.741    0.126/*         0.073/*         RST_SYNC_2/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.126/*         0.056/*         RST_SYNC_1/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.126/*         0.057/*         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.126/*         0.061/*         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.127/*         0.061/*         PULSE_GEN/FLOP_OUT_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.127/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.127/*         0.055/*         RST_SYNC_2/SYNC_RST_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.127/*         0.060/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.127/*         0.061/*         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.127/*         0.060/*         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.127/*         0.060/*         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.127/*         0.054/*         FIFO/DUT0/\REG_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.127/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.127/*         0.061/*         Reg_file/\REG_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.128/*         0.061/*         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.128/*         0.061/*         Reg_file/\REG_reg[11][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.128/*         0.061/*         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.128/*         0.062/*         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.128/*         0.061/*         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.128/*         0.061/*         UART_RX/DUT2/sample_3_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.128/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.128/*         0.061/*         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.129/*         0.061/*         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.129/*         0.061/*         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.129/*         0.061/*         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.129/*         0.061/*         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.129/*         0.061/*         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.129/*         0.061/*         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.129/*         0.061/*         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.129/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.129/*         0.060/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.129/*         0.060/*         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.129/*         0.054/*         DATA_SYNC/SYNC_BUS_EN_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.130/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.130/*         0.061/*         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.130/*         0.058/*         FIFO/DUT4/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.130/*         0.061/*         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.130/*         0.061/*         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.130/*         0.061/*         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.130/*         0.062/*         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.130/*         0.064/*         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.130/*         0.061/*         Reg_file/\REG_reg[7][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.130/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.130/*         0.061/*         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.130/*         0.061/*         UART_TX/DUT2/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.130/*         0.061/*         Reg_file/\REG_reg[10][3] /SI    1
@(R)->SCAN_CLK(R)	0.737    0.130/*         0.077/*         RST_SYNC_2/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.130/*         0.061/*         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.130/*         0.061/*         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.130/*         0.055/*         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.130/*         0.061/*         Reg_file/\REG_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.131/*         0.055/*         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.131/*         0.061/*         Reg_file/\REG_reg[5][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.131/*         0.061/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.060/*         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.131/*         0.059/*         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.131/*         0.061/*         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.131/*         0.064/*         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.131/*         0.060/*         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.131/*         0.061/*         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.131/*         0.061/*         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.131/*         0.061/*         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.061/*         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.132/*         0.061/*         Reg_file/\REG_reg[14][1] /SI    1
@(R)->SCAN_CLK(R)	0.735    0.132/*         0.071/*         RST_SYNC_1/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.132/*         0.064/*         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.132/*         0.060/*         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.132/*         0.061/*         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.132/*         0.061/*         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.132/*         0.061/*         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.133/*         0.065/*         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.133/*         0.061/*         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.133/*         0.061/*         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.133/*         0.061/*         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.133/*         0.061/*         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.133/*         0.061/*         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.133/*         0.061/*         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.133/*         0.057/*         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.133/*         0.061/*         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.133/*         0.061/*         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.133/*         0.063/*         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.133/*         0.061/*         UART_RX/DUT6/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.134/*         0.061/*         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.134/*         0.061/*         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.134/*         0.061/*         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.134/*         0.061/*         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.134/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.134/*         0.061/*         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.134/*         0.061/*         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.134/*         0.061/*         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.134/*         0.061/*         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.134/*         0.061/*         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.134/*         0.061/*         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.134/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.134/*         0.061/*         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.135/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.135/*         0.061/*         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.135/*         0.061/*         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.135/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.135/*         0.061/*         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.135/*         0.061/*         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.135/*         0.061/*         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.135/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.136/*         0.061/*         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.136/*         0.061/*         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.136/*         0.056/*         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.136/*         0.061/*         Reg_file/\REG_reg[4][2] /SI    1
@(R)->SCAN_CLK(R)	0.731    0.136/*         0.075/*         RST_SYNC_1/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.136/*         0.062/*         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.136/*         0.066/*         UART_TX/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.136/*         0.061/*         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.136/*         0.064/*         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.136/*         0.061/*         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.136/*         0.061/*         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.137/*         0.061/*         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.137/*         0.061/*         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.137/*         0.057/*         FIFO/DUT4/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.137/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.137/*         0.061/*         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.137/*         0.061/*         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.137/*         0.061/*         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.137/*         0.061/*         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.137/*         0.062/*         UART_RX/DUT6/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.137/*         0.061/*         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.137/*         0.061/*         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.137/*         0.061/*         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.137/*         0.061/*         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.137/*         0.061/*         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.138/*         0.061/*         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.138/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.138/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.138/*         0.061/*         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.138/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    0.138/*         0.061/*         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.138/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.138/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.138/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.138/*         0.061/*         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.139/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.139/*         0.061/*         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.139/*         0.062/*         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.139/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.139/*         0.064/*         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.139/*         0.061/*         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.140/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.140/*         0.061/*         Reg_file/\RD_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.140/*         0.062/*         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.140/*         0.061/*         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.140/*         0.061/*         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.140/*         0.061/*         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.140/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.140/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.140/*         0.061/*         UART_TX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.140/*         0.061/*         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.140/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.141/*         0.056/*         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.141/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.141/*         0.062/*         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.141/*         0.062/*         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.141/*         0.062/*         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.141/*         0.061/*         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.141/*         0.057/*         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.142/*         0.061/*         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.142/*         0.061/*         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.142/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.143/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.143/*         0.062/*         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.144/*         0.062/*         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.144/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.144/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.145/*         0.063/*         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.145/*         0.063/*         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.146/*         0.063/*         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.146/*         0.062/*         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.146/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.147/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.148/*         0.063/*         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.148/*         0.061/*         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.148/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.148/*         0.063/*         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.148/*         0.056/*         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.149/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.149/*         0.063/*         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.149/*         0.066/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.150/*         0.064/*         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.151/*         0.061/*         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.151/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.151/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.152/*         0.057/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.152/*         0.063/*         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.152/*         0.063/*         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.153/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.153/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.153/*         0.061/*         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.154/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.154/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.154/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.154/*         0.056/*         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.155/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.155/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.156/*         0.063/*         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.156/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.156/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.157/*         0.057/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.157/*         0.061/*         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.157/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.158/*         0.056/*         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.158/*         0.069/*         UART_RX/DUT0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.159/*         0.056/*         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.159/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.159/*         0.056/*         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.160/*         0.064/*         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.160/*         0.064/*         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.161/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.161/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.161/*         0.063/*         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.161/*         0.057/*         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.161/*         0.064/*         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.161/*         0.064/*         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.162/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.162/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.162/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.162/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.162/*         0.056/*         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.163/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.163/*         0.049/*         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.163/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.164/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.164/*         0.057/*         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    */0.165         */0.081         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.165/*         0.052/*         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.166/*         0.062/*         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.167/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.168/*         0.050/*         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.168/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.168/*         0.052/*         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.168/*         0.050/*         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.169/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.169/*         0.052/*         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.170/*         0.050/*         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    */0.170         */0.086         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.170/*         0.052/*         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.170/*         0.050/*         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.171/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.171/*         0.050/*         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.172/*         0.060/*         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.172/*         0.049/*         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.172/*         0.050/*         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.172/*         0.049/*         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.172/*         0.049/*         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.172/*         0.049/*         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.172/*         0.050/*         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.172/*         0.050/*         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.173/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.173/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.173/*         0.057/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.173/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */0.173         */0.091         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.173/*         0.050/*         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.173/*         0.070/*         UART_RX/DUT6/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.173/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.173/*         0.064/*         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.173/*         0.052/*         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.174/*         0.049/*         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */0.174         */0.091         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.174/*         0.049/*         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.174/*         0.050/*         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.174/*         0.050/*         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.174/*         0.049/*         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.174/*         0.052/*         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.175/*         0.049/*         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.175/*         0.049/*         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.175/*         0.049/*         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.175/*         0.049/*         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.176/*         0.050/*         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.176/*         0.049/*         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.176/*         0.049/*         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.176/*         0.052/*         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.177/*         0.052/*         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.177/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.177/*         0.050/*         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.177/*         0.050/*         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.177/*         0.052/*         UART_TX/DUT0/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.177/*         0.051/*         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.177/*         0.050/*         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.177/*         0.052/*         UART_TX/DUT2/PAR_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.177/*         0.049/*         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.178/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.178/*         0.057/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.178/*         0.052/*         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.178/*         0.050/*         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.178/*         0.052/*         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.179/*         0.052/*         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.179/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.180/*         0.052/*         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.180/*         0.052/*         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.180/*         0.052/*         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.180/*         0.052/*         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.180/*         0.052/*         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.180/*         0.052/*         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.180/*         0.052/*         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.180/*         0.066/*         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.181/*         0.052/*         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.181/*         0.052/*         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.181/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.181/*         0.049/*         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.181/*         0.052/*         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.181/*         0.053/*         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.181/*         0.052/*         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.181/*         0.052/*         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.181/*         0.052/*         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.181/*         0.052/*         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.182/*         0.052/*         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.182/*         0.052/*         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.182/*         0.052/*         Reg_file/\REG_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.182/*         0.052/*         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.182/*         0.052/*         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.182/*         0.052/*         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.182/*         0.052/*         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.182/*         0.052/*         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.182/*         0.052/*         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.182/*         0.052/*         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.182/*         0.052/*         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.183/*         0.065/*         UART_RX/DUT2/sample_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.183/*         0.052/*         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.183/*         0.052/*         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.183/*         0.052/*         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.183/*         0.052/*         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.183/*         0.050/*         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.183/*         0.052/*         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.183/*         0.052/*         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.183/*         0.052/*         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.183/*         0.052/*         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.183/*         0.052/*         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.183/*         0.052/*         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.183/*         0.053/*         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.183/*         0.052/*         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.183/*         0.052/*         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.183/*         0.052/*         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.183/*         0.052/*         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.184/*         0.052/*         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.184/*         0.053/*         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.184/*         0.052/*         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.184/*         0.052/*         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.184/*         0.052/*         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.184/*         0.052/*         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.184/*         0.053/*         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.184/*         0.066/*         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.184/*         0.052/*         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.184/*         0.052/*         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */0.185         */0.092         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.185/*         0.052/*         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.185/*         0.052/*         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.185/*         0.053/*         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.185/*         0.052/*         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.185/*         0.066/*         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.185/*         0.052/*         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    */0.185         */0.086         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.185/*         0.052/*         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.186/*         0.052/*         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.186/*         0.052/*         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.186/*         0.052/*         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.186/*         0.052/*         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.186/*         0.053/*         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.186/*         0.053/*         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.186/*         0.052/*         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.186/*         0.052/*         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.187/*         0.053/*         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.187/*         0.052/*         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.187/*         0.053/*         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.187/*         0.052/*         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.187/*         0.052/*         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.187/*         0.052/*         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.187/*         0.052/*         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.187/*         0.053/*         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.187/*         0.052/*         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.188/*         0.053/*         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.188/*         0.052/*         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.188/*         0.052/*         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.188/*         0.052/*         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.188/*         0.053/*         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.188/*         0.053/*         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.188/*         0.052/*         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.188/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.893    0.189/*         -0.065/*        Reg_file/\REG_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.189/*         0.053/*         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.189/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.189/*         0.053/*         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.189/*         0.053/*         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.189/*         0.053/*         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.189/*         0.052/*         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.189/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.190/*         0.052/*         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.190/*         0.052/*         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.190/*         0.053/*         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.190/*         0.053/*         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.190/*         0.052/*         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.190/*         0.052/*         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.190/*         0.052/*         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.190/*         0.052/*         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.190/*         0.053/*         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.190/*         0.052/*         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.191/*         0.052/*         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.191/*         0.052/*         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.191/*         0.052/*         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.191/*         0.052/*         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.192/*         0.052/*         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.192/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.192/*         0.053/*         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.192/*         0.053/*         FIFO/DUT2/\WR_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.193/*         0.053/*         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.193/*         0.053/*         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.193/*         0.052/*         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.193/*         0.066/*         Reg_file/\REG_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.193/*         0.052/*         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.194/*         0.066/*         Reg_file/\REG_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.194/*         0.052/*         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */0.194         */0.093         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.194/*         0.052/*         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.194/*         0.052/*         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.195/*         0.052/*         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.196/*         0.052/*         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.196/*         0.053/*         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.196/*         0.056/*         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.197/*         0.052/*         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.197/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */0.197         */0.084         UART_TX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.197/*         0.051/*         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.198/*         0.052/*         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.198/*         0.053/*         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.199/*         0.052/*         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.199/*         0.052/*         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.199/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.200/*         0.052/*         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.200/*         0.065/*         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.200/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.201/*         0.052/*         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.201/*         0.052/*         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.201/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.201/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.201/*         0.053/*         FIFO/DUT2/\WR_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.201/*         0.053/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.202/*         0.052/*         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.202/*         0.052/*         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.202/*         0.052/*         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.203/*         0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.203/*         0.053/*         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.204/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.204/*         0.052/*         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.207/*         0.053/*         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.207/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.207/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.207/*         0.052/*         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.208/*         0.066/*         Reg_file/\REG_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.208/*         0.048/*         UART_TX/DUT0/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.209/*         0.053/*         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.209/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.209/*         0.052/*         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.209/*         0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.210/*         0.052/*         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.210/*         0.052/*         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.211/*         0.052/*         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    */0.212         */0.086         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */0.212         */0.084         UART_TX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.212/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.212/*         0.053/*         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.213/*         0.052/*         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.213/*         0.065/*         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.214/*         0.061/*         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.214/*         0.052/*         UART_RX/DUT1/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.214/*         0.062/*         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */0.216         */0.084         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.217/*         0.053/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.217/*         0.062/*         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.218/*         0.052/*         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.219/*         0.061/*         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */0.219         */0.085         UART_TX/DUT0/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.220/*         0.061/*         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.221/*         0.061/*         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.221/*         0.067/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    */0.222         */0.114         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.741    0.223/*         0.066/*         Reg_file/\REG_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.225/*         0.067/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.226/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.226/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.227/*         0.066/*         Reg_file/\REG_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.228/*         0.051/*         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.229/*         0.053/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.230/*         0.052/*         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.231/*         0.052/*         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.234/*         0.052/*         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.235/*         0.064/*         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.236/*         0.065/*         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    */0.237         */0.085         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    0.238/*         0.062/*         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.239/*         0.064/*         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    0.239/*         0.065/*         Reg_file/\REG_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.241/*         0.063/*         UART_RX/DUT6/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.241/*         0.064/*         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.242/*         0.052/*         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.242/*         0.064/*         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.243/*         0.063/*         UART_RX/DUT1/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.243/*         0.064/*         Reg_file/\REG_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.244/*         0.053/*         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.245/*         0.052/*         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.245/*         0.063/*         UART_RX/DUT6/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.245/*         0.063/*         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.246/*         0.054/*         UART_TX/DUT0/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.246/*         0.052/*         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.246/*         0.052/*         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.246/*         0.048/*         Reg_file/\REG_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.246/*         0.052/*         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.247/*         0.052/*         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.248/*         0.063/*         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.248/*         0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.250/*         0.050/*         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.251/*         0.052/*         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.253/*         0.063/*         Reg_file/\REG_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.256/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.256/*         0.052/*         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.257/*         0.052/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.257/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.259/*         0.063/*         Reg_file/\REG_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.259/*         0.052/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.261/*         0.063/*         UART_TX/DUT0/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.261/*         0.052/*         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.262/*         0.063/*         Reg_file/\REG_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.322    0.263/*         0.054/*         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.264/*         0.062/*         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.266/*         0.052/*         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.267/*         0.045/*         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.269/*         0.063/*         Reg_file/\REG_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.269/*         0.063/*         Reg_file/\REG_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.271/*         0.062/*         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.323    0.274/*         0.054/*         CLK_DIV_2/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.280/*         0.062/*         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.282/*         0.062/*         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.282/*         0.065/*         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.283/*         0.052/*         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.285/*         0.052/*         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.285/*         0.063/*         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.286/*         0.053/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.286/*         0.050/*         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.287/*         0.052/*         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    0.288/*         0.062/*         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.288/*         0.052/*         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.289/*         0.062/*         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.289/*         0.062/*         Reg_file/\REG_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    */0.290         */0.087         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.291/*         0.052/*         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.292/*         0.062/*         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.293/*         0.061/*         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */0.294         */0.084         DATA_SYNC/\stages_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.295/*         0.062/*         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    */0.297         */0.083         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.300/*         0.052/*         Reg_file/\REG_reg[1][7] /D    1
@(R)->SCAN_CLK(R)	0.762    0.302/*         0.061/*         DATA_SYNC/EN_PULSE_reg/RN    1
@(R)->SCAN_CLK(R)	0.764    0.303/*         0.061/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.303/*         0.061/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.303/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.303/*         0.061/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.303/*         0.061/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.763    0.304/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.304/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    0.304/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.762    0.304/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.304/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.305/*         0.061/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.759    0.306/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.306/*         0.052/*         Reg_file/\REG_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.767    0.307/*         0.061/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.307/*         0.061/*         Reg_file/\RD_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.307/*         0.063/*         CLK_DIV_2/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.308/*         0.063/*         CLK_DIV_2/flag_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.308/*         0.053/*         Reg_file/\REG_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.309/*         0.053/*         Reg_file/\REG_reg[1][6] /D    1
@(R)->SCAN_CLK(R)	0.767    0.309/*         0.061/*         Reg_file/\RD_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.309/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.311/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.311/*         0.068/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.312/*         0.061/*         DATA_SYNC/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    */0.312         */0.086         SYS_CTRL/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.756    0.312/*         0.068/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.312/*         0.061/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.312/*         0.061/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.313/*         0.061/*         Reg_file/\RD_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.313/*         0.068/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.314/*         0.061/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.314/*         0.061/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.314/*         0.061/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.314/*         0.052/*         Reg_file/\REG_reg[2][5] /D    1
@(R)->SCAN_CLK(R)	0.768    0.314/*         0.061/*         Reg_file/\REG_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.315/*         0.061/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.315/*         0.061/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.315/*         0.061/*         Reg_file/\REG_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.315/*         0.061/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	0.768    0.315/*         0.061/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.315/*         0.068/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.315/*         0.061/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.316/*         0.061/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.317/*         0.062/*         CLK_DIV_2/\counter_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.317/*         0.054/*         Reg_file/\REG_reg[14][1] /D    1
@(R)->SCAN_CLK(R)	0.752    0.318/*         0.062/*         CLK_DIV_2/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.318/*         0.061/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.318/*         0.061/*         Reg_file/\REG_reg[15][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.319/*         0.052/*         Reg_file/\REG_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	0.752    0.319/*         0.061/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.061/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.320/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    */0.320         */0.098         UART_RX/DUT0/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.062/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.062/*         CLK_DIV_2/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.062/*         CLK_DIV_2/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.320/*         0.062/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.320/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.320/*         0.061/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.321/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.321/*         0.061/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.321/*         0.061/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.321/*         0.061/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.321/*         0.061/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.321/*         0.061/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.322/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.745    0.322/*         0.061/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.323/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.324/*         0.066/*         SYS_CTRL/\current_state_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.753    0.325/*         0.062/*         CLK_DIV_2/\counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    0.326/*         0.052/*         Reg_file/\REG_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.747    0.328/*         0.061/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.328/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.328/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.747    0.328/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.329/*         0.061/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.329/*         0.061/*         Reg_file/\RD_DATA_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.329/*         0.052/*         Reg_file/\REG_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.329/*         0.052/*         Reg_file/\REG_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.739    0.330/*         0.069/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.330/*         0.052/*         Reg_file/\REG_reg[2][3] /D    1
@(R)->SCAN_CLK(R)	0.746    0.331/*         0.061/*         Reg_file/\RD_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.332/*         0.052/*         Reg_file/\REG_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.332/*         0.057/*         UART_RX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.333/*         0.051/*         SYS_CTRL/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.748    0.335/*         0.061/*         FIFO/DUT0/\REG_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.335/*         0.050/*         Reg_file/\REG_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.337/*         0.053/*         Reg_file/\REG_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.337/*         0.052/*         Reg_file/\REG_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.751    0.340/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.340/*         0.061/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.340/*         0.061/*         FIFO/DUT0/\REG_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.341/*         0.053/*         Reg_file/\REG_reg[0][4] /D    1
@(R)->SCAN_CLK(R)	0.750    0.341/*         0.061/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.342/*         0.061/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.342/*         0.061/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.342/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.342/*         0.061/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.343/*         0.061/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.343/*         0.061/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.343/*         0.061/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.343/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.344/*         0.053/*         Reg_file/\REG_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.747    0.345/*         0.061/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.745    0.350/*         0.068/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.350/*         0.068/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.351/*         0.061/*         PULSE_GEN/FLOP_OUT_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    */0.357         */0.086         FIFO/DUT4/\MEM_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.743    0.361/*         0.061/*         PULSE_GEN/FLOP_IN_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.363/*         0.054/*         Reg_file/\REG_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */0.376         */0.149         UART_RX/DUT6/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.753    0.377/*         0.061/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.377/*         0.061/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.378/*         0.061/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.378/*         0.061/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.378/*         0.061/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.379/*         0.061/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.379/*         0.061/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.381/*         0.061/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.752    0.381/*         0.061/*         CLK_DIV_1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.383/*         0.061/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.383/*         0.061/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.386/*         0.061/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.386/*         0.061/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.386/*         0.061/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.386/*         0.061/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.386/*         0.061/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.723    0.387/*         0.061/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    */0.392         */0.162         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.723    0.395/*         0.061/*         UART_RX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.723    0.396/*         0.061/*         UART_RX/DUT2/sample_3_reg/RN    1
@(R)->SCAN_CLK(R)	0.715    0.398/*         0.069/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.398/*         0.061/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	0.724    0.399/*         0.061/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.400/*         0.061/*         UART_RX/DUT2/sample_2_reg/RN    1
@(R)->SCAN_CLK(R)	0.725    0.401/*         0.061/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.402/*         0.061/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.402/*         0.061/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.402/*         0.061/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.404/*         0.061/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.404/*         0.061/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    */0.558         */0.143         PULSE_GEN/FLOP_IN_reg/D    1
@(R)->SCAN_CLK(R)	0.761    0.587/*         0.064/*         Reg_file/\REG_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.592/*         0.062/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.592/*         0.062/*         Reg_file/\REG_reg[12][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.312    0.592/*         0.065/*         CLK_DIV_2/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.311    0.593/*         0.065/*         CLK_DIV_1/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.763    0.595/*         0.062/*         Reg_file/\REG_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.600/*         0.062/*         Reg_file/\REG_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.603/*         0.062/*         Reg_file/\REG_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.603/*         0.062/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.605/*         0.062/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.609/*         0.061/*         Reg_file/\REG_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.610/*         0.061/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.610/*         0.061/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.610/*         0.061/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.610/*         0.061/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.610/*         0.061/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.610/*         0.061/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.610/*         0.061/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.611/*         0.061/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.614/*         0.061/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.614/*         0.061/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.615/*         0.061/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.873    0.616/*         -0.062/*        UART_TX/DUT0/\counter_reg[3] /SN    1
@(R)->SCAN_CLK(R)	0.762    0.617/*         0.061/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.866    0.620/*         -0.062/*        UART_TX/DUT3/TX_OUT_reg/SN    1
@(R)->SCAN_CLK(R)	0.761    0.621/*         0.061/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.625/*         0.061/*         Reg_file/\REG_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.625/*         0.061/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.625/*         0.061/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.625/*         0.061/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.625/*         0.061/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.760    0.625/*         0.061/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.625/*         0.061/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.626/*         0.061/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.761    0.626/*         0.061/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.629/*         0.061/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.630/*         0.061/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.631/*         0.061/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.632/*         0.061/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.632/*         0.061/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.633/*         0.061/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.634/*         0.061/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.634/*         0.061/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.635/*         0.061/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.636/*         0.061/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.636/*         0.061/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.636/*         0.061/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.636/*         0.061/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.637/*         0.061/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.637/*         0.061/*         Reg_file/\REG_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.763    0.638/*         0.061/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.638/*         0.061/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.762    0.638/*         0.061/*         Reg_file/\REG_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.640/*         0.061/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.641/*         0.061/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.641/*         0.061/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.641/*         0.061/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.641/*         0.061/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.641/*         0.061/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.642/*         0.061/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.642/*         0.061/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.642/*         0.061/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.643/*         0.061/*         Reg_file/\REG_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.644/*         0.061/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.645/*         0.061/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.646/*         0.061/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.646/*         0.061/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.646/*         0.061/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.646/*         0.061/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.752    0.647/*         0.061/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.647/*         0.062/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.648/*         0.061/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.649/*         0.061/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.744    0.655/*         0.061/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.720/*         0.060/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.721/*         0.060/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.721/*         0.060/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.726/*         0.060/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	0.747    0.737/*         0.060/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.737/*         0.060/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.738/*         0.060/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.738/*         0.060/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.738/*         0.060/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.738/*         0.060/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.739/*         0.060/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.739/*         0.060/*         UART_TX/DUT0/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	0.749    0.739/*         0.060/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.739/*         0.060/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.739/*         0.060/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.740/*         0.060/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.740/*         0.060/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.740/*         0.060/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.746/*         0.060/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.746/*         0.060/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.746/*         0.060/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.746/*         0.067/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.746/*         0.067/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.746/*         0.067/*         UART_TX/DUT0/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.747/*         0.060/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.747/*         0.067/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.747/*         0.067/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.747/*         0.067/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.316    0.748/*         0.061/*         CLK_DIV_2/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.727    0.750/*         0.060/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.727    0.752/*         0.060/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.719    0.753/*         0.068/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.754/*         0.061/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.727    0.754/*         0.060/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.755/*         0.060/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.756/*         0.060/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.871    0.800/*         -0.063/*        Reg_file/\REG_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.872    0.805/*         -0.063/*        Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.317    0.816/*         0.060/*         CLK_DIV_1/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.764    0.898/*         0.061/*         Reg_file/\REG_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.916/*         0.061/*         Reg_file/\REG_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.746    0.921/*         0.061/*         Reg_file/\REG_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.925/*         0.061/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.929/*         0.061/*         Reg_file/\REG_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.931/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.932/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.932/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.932/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.748    0.933/*         0.061/*         Reg_file/\REG_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.933/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.933/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.934/*         0.061/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.935/*         0.061/*         Reg_file/\REG_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.942/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.943/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.944/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.741    0.944/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.945/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.946/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.946/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.947/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.742    0.948/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.980/*         0.058/*         Reg_file/\REG_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.983/*         0.058/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.988/*         0.058/*         Reg_file/\REG_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.989/*         0.058/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.989/*         0.058/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.990/*         0.058/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.991/*         0.058/*         Reg_file/\REG_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.994/*         0.058/*         Reg_file/\REG_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.995/*         0.058/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.768    0.998/*         0.058/*         Reg_file/\REG_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.999/*         0.058/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.769    0.999/*         0.058/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.999/*         0.058/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.999/*         0.058/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.999/*         0.058/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.770    0.999/*         0.058/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.000/*         0.058/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.000/*         0.058/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.000/*         0.058/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.768    1.000/*         0.058/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.000/*         0.058/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.000/*         0.058/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.771    1.000/*         0.058/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.000/*         0.058/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.769    1.000/*         0.058/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.001/*         0.058/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.002/*         0.058/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.765    1.003/*         0.058/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.004/*         0.058/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.764    1.005/*         0.058/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.006/*         0.058/*         Reg_file/\REG_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.007/*         0.058/*         Reg_file/\REG_reg[0][1] /RN    1
@(R)->ALU_CLK(R)	0.044    1.641/*         0.060/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	0.044    1.641/*         0.060/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	0.044    1.642/*         0.060/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	0.044    1.642/*         0.060/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	0.043    1.642/*         0.060/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	0.043    1.643/*         0.060/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	0.043    1.643/*         0.060/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	0.043    1.643/*         0.060/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	0.043    1.644/*         0.060/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	0.043    1.644/*         0.060/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	0.043    1.647/*         0.060/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	0.042    1.647/*         0.060/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	0.042    1.647/*         0.060/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	0.042    1.648/*         0.060/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	0.041    1.649/*         0.060/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	0.041    1.650/*         0.060/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	0.041    1.650/*         0.060/*         ALU/OUT_VALID_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    19.264/*        0.061/*         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.303/*        0.059/*         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    19.304/*        0.062/*         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    */19.751        */0.120         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    */19.751        */0.120         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    */19.751        */0.120         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    */19.751        */0.120         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    */19.751        */0.120         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    */19.754        */0.120         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    */19.754        */0.120         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    */19.767        */0.123         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.769        */0.137         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.771        */0.131         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    */19.772        */0.122         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    */19.772        */0.131         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    */19.775        */0.120         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    */19.776        */0.120         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    */19.776        */0.120         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    */19.776        */0.120         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.776        */0.126         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    */19.777        */0.123         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    */19.778        */0.120         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    */19.778        */0.120         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.780        */0.127         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.780        */0.122         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    */19.780        */0.123         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    */19.780        */0.128         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    */19.780        */0.120         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    19.781/*        0.060/*         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    */19.781        */0.120         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    */19.781        */0.120         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    */19.781        */0.132         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    19.782/*        0.060/*         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.128         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.783        */0.129         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.784        */0.129         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.784        */0.128         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.784        */0.129         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.784        */0.129         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.784        */0.128         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.785        */0.129         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.786/*        0.060/*         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.786/*        0.070/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    19.786/*        0.060/*         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.787        */0.129         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    */19.787        */0.129         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.787/*        0.060/*         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.788        */0.129         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.788        */0.129         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    */19.788        */0.124         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.788        */0.124         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    */19.789        */0.130         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.789        */0.130         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.789        */0.130         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    */19.789        */0.130         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    */19.789        */0.130         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    */19.789        */0.130         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.789        */0.124         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.789        */0.124         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    */19.790        */0.124         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    */19.790        */0.130         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    */19.790        */0.130         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    */19.790        */0.124         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.790        */0.130         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.790        */0.130         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.790        */0.130         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    */19.790        */0.124         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    */19.790        */0.130         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    */19.790        */0.124         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    */19.790        */0.124         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.790/*        0.060/*         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.790/*        0.060/*         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.790/*        0.060/*         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.790/*        0.060/*         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.791        */0.131         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    19.792/*        0.070/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */19.792        */0.120         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.792        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    */19.792        */0.121         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    */19.793        */0.121         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    */19.793        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    19.793/*        0.060/*         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.793        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */19.793        */0.121         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    19.793/*        0.060/*         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    19.794/*        0.060/*         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.794/*        0.060/*         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.794/*        0.060/*         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    19.794/*        0.054/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    */19.795        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */19.795        */0.121         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */19.795        */0.121         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    */19.795        */0.121         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.795        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.796/*        0.053/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    */19.796        */0.132         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.797/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.797/*        0.053/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.797/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    19.797/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    19.797/*        0.053/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    19.798/*        0.053/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.798/*        0.053/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    19.798/*        0.053/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.798/*        0.060/*         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    19.798/*        0.060/*         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.798/*        0.053/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    19.799/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    19.799/*        0.053/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.800/*        0.053/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    */19.800        */0.121         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.749    19.800/*        0.060/*         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.800/*        0.053/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    */19.800        */0.121         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    19.800/*        0.053/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    19.800/*        0.053/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    19.800/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    19.801/*        0.053/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.801/*        0.053/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.801/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.801/*        0.053/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.802/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    */19.802        */0.142         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    19.802/*        0.053/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    19.802/*        0.053/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.802/*        0.053/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.802/*        0.060/*         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.802/*        0.053/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    19.803/*        0.053/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    19.804/*        0.053/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.804/*        0.053/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    19.804/*        0.060/*         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    19.805/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    19.805/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    19.805/*        0.053/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    19.806/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.806/*        0.053/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    19.806/*        0.053/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.806/*        0.053/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.807/*        0.053/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.807/*        0.053/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.807/*        0.053/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.808/*        0.053/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    */19.808        */0.133         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.808/*        0.053/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.808/*        0.053/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.808/*        0.053/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    19.809/*        0.053/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    19.809/*        0.053/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.809        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    19.809/*        0.059/*         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    */19.809        */0.130         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    */19.810        */0.130         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    */19.810        */0.130         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.810/*        0.060/*         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.759    19.810/*        0.053/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.810        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.131         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.811/*        0.060/*         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.131         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    */19.811        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    */19.812        */0.131         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    */19.812        */0.131         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    19.812/*        0.060/*         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.815/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.819/*        0.060/*         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    19.819/*        0.060/*         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.820/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    19.820/*        0.044/*         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.820/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    */19.820        */0.123         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.820/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.820/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.821/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    19.821/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    19.822/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.823/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.823/*        0.053/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.823/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    19.823/*        0.053/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    */19.823        */0.143         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    */19.823        */0.143         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    19.824/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    19.824/*        0.059/*         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    */19.825        */0.143         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.826/*        0.060/*         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    */19.828        */0.149         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    */19.828        */0.149         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.743    19.830/*        0.070/*         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.832/*        0.060/*         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.742    19.832/*        0.070/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.832/*        0.060/*         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.833/*        0.060/*         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.833/*        0.060/*         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    19.833/*        0.060/*         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    19.833/*        0.059/*         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    19.834/*        0.060/*         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.834/*        0.059/*         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.834/*        0.060/*         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    19.835/*        0.059/*         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.835/*        0.059/*         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    19.835/*        0.059/*         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    19.835/*        0.059/*         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    19.835/*        0.059/*         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    19.835/*        0.060/*         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.836/*        0.060/*         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    19.837/*        0.059/*         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    19.840/*        0.060/*         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    19.842/*        0.059/*         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    19.843/*        0.070/*         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    19.846/*        0.070/*         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    19.846/*        0.070/*         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    19.846/*        0.070/*         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    19.846/*        0.070/*         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.939        */0.094         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.940        */0.094         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    */19.940        */0.094         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */19.943        */0.094         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */19.944        */0.094         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    */19.946        */0.094         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    */19.946        */0.094         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    */19.946        */0.094         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    */19.946        */0.094         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.947        */0.094         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.947        */0.094         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.947        */0.094         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.947        */0.094         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */19.947        */0.094         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */19.947        */0.094         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */19.948        */0.094         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    */19.948        */0.094         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    */19.948        */0.094         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    */19.949        */0.094         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    */19.949        */0.094         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    */19.949        */0.094         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */19.949        */0.094         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */19.949        */0.094         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */19.950        */0.094         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */19.950        */0.094         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */19.950        */0.094         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */19.950        */0.094         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */19.950        */0.094         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    */19.950        */0.094         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    */19.950        */0.094         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */19.950        */0.094         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    */19.951        */0.094         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    */19.951        */0.094         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    */19.951        */0.094         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    */19.951        */0.094         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    */19.952        */0.094         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    */19.953        */0.094         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    */19.953        */0.094         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    */19.953        */0.094         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    */19.954        */0.094         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    */19.959        */0.095         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    20.027/*        0.055/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    20.027/*        0.055/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    20.029/*        0.055/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    20.029/*        0.055/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    20.039/*        0.048/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    20.051/*        0.061/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.745    20.053/*        0.061/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    20.054/*        0.061/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    20.054/*        0.061/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    20.054/*        0.061/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    20.056/*        0.061/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    20.057/*        0.061/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    20.058/*        0.061/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    20.058/*        0.061/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    20.058/*        0.061/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    20.058/*        0.061/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.750    20.058/*        0.061/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    20.062/*        0.070/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    20.062/*        0.070/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    20.063/*        0.061/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.065/*        0.061/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.077/*        0.061/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.077/*        0.061/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.078/*        0.061/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.080/*        0.061/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.083/*        0.061/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.084/*        0.061/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    20.086/*        0.061/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.086/*        0.061/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    20.086/*        0.061/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    20.086/*        0.061/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    20.086/*        0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    20.087/*        0.061/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    20.087/*        0.061/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    20.088/*        0.061/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    20.091/*        0.070/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.116        */0.091         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.116        */0.091         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */20.118        */0.091         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.121        */0.091         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.121        */0.091         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.123        */0.092         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.124        */0.093         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.124        */0.093         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.124        */0.093         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.124        */0.093         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.124        */0.093         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */20.125        */0.091         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    */20.125        */0.092         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    */20.126        */0.092         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */20.126        */0.093         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.126        */0.093         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */20.127        */0.093         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.127        */0.092         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */20.127        */0.093         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.127        */0.093         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.128        */0.094         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.128        */0.094         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.128        */0.094         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.128        */0.094         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    */20.128        */0.092         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.128        */0.094         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.129        */0.094         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    */20.129        */0.094         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.129        */0.094         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.129        */0.094         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    */20.129        */0.092         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.130        */0.094         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */20.130        */0.094         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    */20.131        */0.093         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.134        */0.094         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.135        */0.094         Reg_file/\REG_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.135        */0.094         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.135        */0.094         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    */20.135        */0.094         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    */20.135        */0.094         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.259    */20.211        */0.118         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.314    20.235/*        0.062/*         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.931        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.944        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.949        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.953        */20.000        SO[2]    1
