/***************************************************************************//**
* \file cyreg_lpddr4.h
*
* \brief
* LPDDR4 register definition header
*
* \note
* Generator version: 1.6.0.453
* Database revision: TVIIC2D6MDDR_A0_CMR2
*
********************************************************************************
* \copyright
* Copyright 2016-2021, Cypress Semiconductor Corporation. All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/

#ifndef _CYREG_LPDDR4_H_
#define _CYREG_LPDDR4_H_

#include "cyip_lpddr4.h"

/**
  * \brief HOBTO specific wrapper (LPDDR4_LPDDR4_WRAPPER0)
  */
#define CYREG_LPDDR40_LPDDR4_WRAPPER_CTL ((volatile un_LPDDR4_LPDDR4_WRAPPER_CTL_t*) 0x404A0000UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_PLL800_CLOCK_CTL ((volatile un_LPDDR4_LPDDR4_WRAPPER_PLL800_CLOCK_CTL_t*) 0x404A0004UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_PLL800_CONFIG ((volatile un_LPDDR4_LPDDR4_WRAPPER_PLL800_CONFIG_t*) 0x404A0010UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_PLL800_CONFIG2 ((volatile un_LPDDR4_LPDDR4_WRAPPER_PLL800_CONFIG2_t*) 0x404A0014UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_PLL800_STATUS ((volatile un_LPDDR4_LPDDR4_WRAPPER_PLL800_STATUS_t*) 0x404A0020UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_QOS_CPUSS ((volatile un_LPDDR4_LPDDR4_WRAPPER_QOS_CPUSS_t*) 0x404A0040UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_QOS_VIDEOSS_RD ((volatile un_LPDDR4_LPDDR4_WRAPPER_QOS_VIDEOSS_RD_t*) 0x404A0044UL)
#define CYREG_LPDDR40_LPDDR4_WRAPPER_QOS_VIDEOSS_WR ((volatile un_LPDDR4_LPDDR4_WRAPPER_QOS_VIDEOSS_WR_t*) 0x404A0048UL)

/**
  * \brief Measurement unit (LPDDR4_AXI_PERF_CNT_MU0)
  */
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_TMR_CTL ((volatile un_LPDDR4_AXI_PERF_CNT_MU_TMR_CTL_t*) 0x404A0600UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_TMR_STATUS ((volatile un_LPDDR4_AXI_PERF_CNT_MU_TMR_STATUS_t*) 0x404A0604UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_PORT_SELECT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_PORT_SELECT_t*) 0x404A0608UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_FILTER ((volatile un_LPDDR4_AXI_PERF_CNT_MU_FILTER_t*) 0x404A0610UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_FILTER_MASK ((volatile un_LPDDR4_AXI_PERF_CNT_MU_FILTER_MASK_t*) 0x404A0614UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_OT_AC ((volatile un_LPDDR4_AXI_PERF_CNT_MU_OT_AC_t*) 0x404A0618UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_ADDR_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_ADDR_CNT_t*) 0x404A0620UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_ADDR_STALL_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_ADDR_STALL_CNT_t*) 0x404A0624UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_DATA_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_DATA_CNT_t*) 0x404A0628UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU0_DATA_STALL_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_DATA_STALL_CNT_t*) 0x404A062CUL)

/**
  * \brief Measurement unit (LPDDR4_AXI_PERF_CNT_MU1)
  */
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_TMR_CTL ((volatile un_LPDDR4_AXI_PERF_CNT_MU_TMR_CTL_t*) 0x404A0640UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_TMR_STATUS ((volatile un_LPDDR4_AXI_PERF_CNT_MU_TMR_STATUS_t*) 0x404A0644UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_PORT_SELECT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_PORT_SELECT_t*) 0x404A0648UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_FILTER ((volatile un_LPDDR4_AXI_PERF_CNT_MU_FILTER_t*) 0x404A0650UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_FILTER_MASK ((volatile un_LPDDR4_AXI_PERF_CNT_MU_FILTER_MASK_t*) 0x404A0654UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_OT_AC ((volatile un_LPDDR4_AXI_PERF_CNT_MU_OT_AC_t*) 0x404A0658UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_ADDR_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_ADDR_CNT_t*) 0x404A0660UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_ADDR_STALL_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_ADDR_STALL_CNT_t*) 0x404A0664UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_DATA_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_DATA_CNT_t*) 0x404A0668UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_MU1_DATA_STALL_CNT ((volatile un_LPDDR4_AXI_PERF_CNT_MU_DATA_STALL_CNT_t*) 0x404A066CUL)

/**
  * \brief AXI performance counter (LPDDR4_AXI_PERF_CNT0)
  */
#define CYREG_LPDDR40_AXI_PERF_CNT_CTL  ((volatile un_LPDDR4_AXI_PERF_CNT_CTL_t*) 0x404A0400UL)
#define CYREG_LPDDR40_AXI_PERF_CNT_TMR_CMD ((volatile un_LPDDR4_AXI_PERF_CNT_TMR_CMD_t*) 0x404A0404UL)

/**
  * \brief LPDDR4 core (3PIP) (LPDDR4_LPDDR4_CORE0)
  */
#define CYREG_LPDDR40_LPDDR4_CORE_UCI   ((volatile un_LPDDR4_LPDDR4_CORE_UCI_t*) 0x404A100CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DMCTL ((volatile un_LPDDR4_LPDDR4_CORE_DMCTL_t*) 0x404A1100UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DMCFG ((volatile un_LPDDR4_LPDDR4_CORE_DMCFG_t*) 0x404A1104UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR1 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR1_t*) 0x404A1108UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR2 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR2_t*) 0x404A110CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR3 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR3_t*) 0x404A1110UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR11 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR11_t*) 0x404A1114UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR12 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR12_t*) 0x404A1118UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR13 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR13_t*) 0x404A111CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR14 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR14_t*) 0x404A1120UL)
#define CYREG_LPDDR40_LPDDR4_CORE_LPMR22 ((volatile un_LPDDR4_LPDDR4_CORE_LPMR22_t*) 0x404A1124UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG0_RT0 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG0_RT0_t*) 0x404A1128UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG0_RT1 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG0_RT1_t*) 0x404A112CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG0_RT2 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG0_RT2_t*) 0x404A1130UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG0_RT3 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG0_RT3_t*) 0x404A1134UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG1_RT0 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG1_RT0_t*) 0x404A1138UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG1_RT1 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG1_RT1_t*) 0x404A113CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG1_RT2 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG1_RT2_t*) 0x404A1140UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTCFG1_RT3 ((volatile un_LPDDR4_LPDDR4_CORE_RTCFG1_RT3_t*) 0x404A1144UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR0 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR0_t*) 0x404A1148UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR1 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR1_t*) 0x404A114CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR2 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR2_t*) 0x404A1150UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR3 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR3_t*) 0x404A1154UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR4 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR4_t*) 0x404A1158UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADDR5 ((volatile un_LPDDR4_LPDDR4_CORE_ADDR5_t*) 0x404A115CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PHY   ((volatile un_LPDDR4_LPDDR4_CORE_PHY_t*) 0x404A1160UL)
#define CYREG_LPDDR40_LPDDR4_CORE_POM   ((volatile un_LPDDR4_LPDDR4_CORE_POM_t*) 0x404A1164UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLCA_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLCA_CH0_t*) 0x404A1168UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLCA_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLCA_CH1_t*) 0x404A116CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLDQ_SL0 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLDQ_SL0_t*) 0x404A1170UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLDQ_SL1 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLDQ_SL1_t*) 0x404A1174UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLDQ_SL2 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLDQ_SL2_t*) 0x404A1178UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLCTLDQ_SL3 ((volatile un_LPDDR4_LPDDR4_CORE_DLLCTLDQ_SL3_t*) 0x404A117CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTGC0 ((volatile un_LPDDR4_LPDDR4_CORE_RTGC0_t*) 0x404A1180UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RTGC1 ((volatile un_LPDDR4_LPDDR4_CORE_RTGC1_t*) 0x404A1184UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTAR  ((volatile un_LPDDR4_LPDDR4_CORE_PTAR_t*) 0x404A1188UL)
#define CYREG_LPDDR40_LPDDR4_CORE_VTGC  ((volatile un_LPDDR4_LPDDR4_CORE_VTGC_t*) 0x404A118CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PBCR  ((volatile un_LPDDR4_LPDDR4_CORE_PBCR_t*) 0x404A1190UL)
#define CYREG_LPDDR40_LPDDR4_CORE_CIOR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_CIOR_CH0_t*) 0x404A1194UL)
#define CYREG_LPDDR40_LPDDR4_CORE_CIOR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_CIOR_CH1_t*) 0x404A1198UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DIOR_SL0 ((volatile un_LPDDR4_LPDDR4_CORE_DIOR_SL0_t*) 0x404A119CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DIOR_SL1 ((volatile un_LPDDR4_LPDDR4_CORE_DIOR_SL1_t*) 0x404A11A0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DIOR_SL2 ((volatile un_LPDDR4_LPDDR4_CORE_DIOR_SL2_t*) 0x404A11A4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DIOR_SL3 ((volatile un_LPDDR4_LPDDR4_CORE_DIOR_SL3_t*) 0x404A11A8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PCCR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_PCCR_CH0_t*) 0x404A11ACUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PCCR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_PCCR_CH1_t*) 0x404A11B0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DQSDQCR ((volatile un_LPDDR4_LPDDR4_CORE_DQSDQCR_t*) 0x404A11B4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR0 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR0_t*) 0x404A11B8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR1 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR1_t*) 0x404A11BCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR2 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR2_t*) 0x404A11C0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR3 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR3_t*) 0x404A11C4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR4 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR4_t*) 0x404A11C8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR5 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR5_t*) 0x404A11CCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR6 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR6_t*) 0x404A11D0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR7 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR7_t*) 0x404A11D4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR8 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR8_t*) 0x404A11D8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR9 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR9_t*) 0x404A11DCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR10 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR10_t*) 0x404A11E0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR11 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR11_t*) 0x404A11E4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR12 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR12_t*) 0x404A11E8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR13 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR13_t*) 0x404A11ECUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR14 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR14_t*) 0x404A11F0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR15 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR15_t*) 0x404A11F4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR16 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR16_t*) 0x404A11F8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR17 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR17_t*) 0x404A11FCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR18 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR18_t*) 0x404A1200UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR19 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR19_t*) 0x404A1204UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR20 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR20_t*) 0x404A1208UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR21 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR21_t*) 0x404A120CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR22 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR22_t*) 0x404A1210UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR23 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR23_t*) 0x404A1214UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR24 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR24_t*) 0x404A1218UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTSR25 ((volatile un_LPDDR4_LPDDR4_CORE_PTSR25_t*) 0x404A121CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG0 ((volatile un_LPDDR4_LPDDR4_CORE_TREG0_t*) 0x404A1220UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG1 ((volatile un_LPDDR4_LPDDR4_CORE_TREG1_t*) 0x404A1224UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG2 ((volatile un_LPDDR4_LPDDR4_CORE_TREG2_t*) 0x404A1228UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG3 ((volatile un_LPDDR4_LPDDR4_CORE_TREG3_t*) 0x404A122CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG4 ((volatile un_LPDDR4_LPDDR4_CORE_TREG4_t*) 0x404A1230UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG5 ((volatile un_LPDDR4_LPDDR4_CORE_TREG5_t*) 0x404A1234UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG6 ((volatile un_LPDDR4_LPDDR4_CORE_TREG6_t*) 0x404A1238UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG7 ((volatile un_LPDDR4_LPDDR4_CORE_TREG7_t*) 0x404A123CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG8 ((volatile un_LPDDR4_LPDDR4_CORE_TREG8_t*) 0x404A1240UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG9 ((volatile un_LPDDR4_LPDDR4_CORE_TREG9_t*) 0x404A1244UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG10 ((volatile un_LPDDR4_LPDDR4_CORE_TREG10_t*) 0x404A1248UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG11 ((volatile un_LPDDR4_LPDDR4_CORE_TREG11_t*) 0x404A124CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG12 ((volatile un_LPDDR4_LPDDR4_CORE_TREG12_t*) 0x404A1250UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG13 ((volatile un_LPDDR4_LPDDR4_CORE_TREG13_t*) 0x404A1254UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG14 ((volatile un_LPDDR4_LPDDR4_CORE_TREG14_t*) 0x404A1258UL)
#define CYREG_LPDDR40_LPDDR4_CORE_TREG15 ((volatile un_LPDDR4_LPDDR4_CORE_TREG15_t*) 0x404A125CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTCFG_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTCFG_CH0_t*) 0x404A1260UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTCFG_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTCFG_CH1_t*) 0x404A1264UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTSTADDR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTSTADDR_CH0_t*) 0x404A1268UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTSTADDR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTSTADDR_CH1_t*) 0x404A126CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTEDADDR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTEDADDR_CH0_t*) 0x404A1270UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTEDADDR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTEDADDR_CH1_t*) 0x404A1274UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM0_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM0_CH0_t*) 0x404A1278UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM0_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM0_CH1_t*) 0x404A127CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM1_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM1_CH0_t*) 0x404A1280UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM1_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM1_CH1_t*) 0x404A1284UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM2_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM2_CH0_t*) 0x404A1288UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM2_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM2_CH1_t*) 0x404A128CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM3_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM3_CH0_t*) 0x404A1290UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM3_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM3_CH1_t*) 0x404A1294UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM4_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM4_CH0_t*) 0x404A1298UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM4_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM4_CH1_t*) 0x404A129CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM5_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM5_CH0_t*) 0x404A12A0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM5_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM5_CH1_t*) 0x404A12A4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM6_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM6_CH0_t*) 0x404A12A8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM6_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM6_CH1_t*) 0x404A12ACUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM7_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM7_CH0_t*) 0x404A12B0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM7_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM7_CH1_t*) 0x404A12B4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM8_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM8_CH0_t*) 0x404A12B8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM8_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM8_CH1_t*) 0x404A12BCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM9_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM9_CH0_t*) 0x404A12C0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM9_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM9_CH1_t*) 0x404A12C4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM10_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM10_CH0_t*) 0x404A12C8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM10_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM10_CH1_t*) 0x404A12CCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM11_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM11_CH0_t*) 0x404A12D0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM11_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM11_CH1_t*) 0x404A12D4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM12_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM12_CH0_t*) 0x404A12D8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM12_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM12_CH1_t*) 0x404A12DCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM13_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM13_CH0_t*) 0x404A12E0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM13_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM13_CH1_t*) 0x404A12E4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM14_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM14_CH0_t*) 0x404A12E8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM14_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM14_CH1_t*) 0x404A12ECUL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM15_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM15_CH0_t*) 0x404A12F0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTM15_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTM15_CH1_t*) 0x404A12F4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_ADFT  ((volatile un_LPDDR4_LPDDR4_CORE_ADFT_t*) 0x404A12F8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_OUTBYPEN0 ((volatile un_LPDDR4_LPDDR4_CORE_OUTBYPEN0_t*) 0x404A12FCUL)
#define CYREG_LPDDR40_LPDDR4_CORE_OUTBYPEN1 ((volatile un_LPDDR4_LPDDR4_CORE_OUTBYPEN1_t*) 0x404A1300UL)
#define CYREG_LPDDR40_LPDDR4_CORE_OUTD0 ((volatile un_LPDDR4_LPDDR4_CORE_OUTD0_t*) 0x404A1304UL)
#define CYREG_LPDDR40_LPDDR4_CORE_OUTD1 ((volatile un_LPDDR4_LPDDR4_CORE_OUTD1_t*) 0x404A1308UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECC0 ((volatile un_LPDDR4_LPDDR4_CORE_INECC0_t*) 0x404A130CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECC1 ((volatile un_LPDDR4_LPDDR4_CORE_INECC1_t*) 0x404A1310UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECC2 ((volatile un_LPDDR4_LPDDR4_CORE_INECC2_t*) 0x404A1314UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DVSTT0 ((volatile un_LPDDR4_LPDDR4_CORE_DVSTT0_t*) 0x404A1E00UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DVSTT1 ((volatile un_LPDDR4_LPDDR4_CORE_DVSTT1_t*) 0x404A1E04UL)
#define CYREG_LPDDR40_LPDDR4_CORE_OPSTT_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_OPSTT_CH0_t*) 0x404A1E08UL)
#define CYREG_LPDDR40_LPDDR4_CORE_OPSTT_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_OPSTT_CH1_t*) 0x404A1E0CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_INTSTT_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_INTSTT_CH0_t*) 0x404A1E10UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INTSTT_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_INTSTT_CH1_t*) 0x404A1E14UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTSTT0 ((volatile un_LPDDR4_LPDDR4_CORE_BISTSTT0_t*) 0x404A1E18UL)
#define CYREG_LPDDR40_LPDDR4_CORE_BISTSTT1 ((volatile un_LPDDR4_LPDDR4_CORE_BISTSTT1_t*) 0x404A1E1CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DDRBISTSTT_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_DDRBISTSTT_CH0_t*) 0x404A1E20UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DDRBISTSTT_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_DDRBISTSTT_CH1_t*) 0x404A1E24UL)
#define CYREG_LPDDR40_LPDDR4_CORE_POS   ((volatile un_LPDDR4_LPDDR4_CORE_POS_t*) 0x404A1E28UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTS0  ((volatile un_LPDDR4_LPDDR4_CORE_PTS0_t*) 0x404A1E2CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTS1  ((volatile un_LPDDR4_LPDDR4_CORE_PTS1_t*) 0x404A1E30UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTS2  ((volatile un_LPDDR4_LPDDR4_CORE_PTS2_t*) 0x404A1E34UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PTS3  ((volatile un_LPDDR4_LPDDR4_CORE_PTS3_t*) 0x404A1E38UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLSTTCA ((volatile un_LPDDR4_LPDDR4_CORE_DLLSTTCA_t*) 0x404A1E3CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLSTTDQ0 ((volatile un_LPDDR4_LPDDR4_CORE_DLLSTTDQ0_t*) 0x404A1E40UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DLLSTTDQ1 ((volatile un_LPDDR4_LPDDR4_CORE_DLLSTTDQ1_t*) 0x404A1E44UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PBSR  ((volatile un_LPDDR4_LPDDR4_CORE_PBSR_t*) 0x404A1E48UL)
#define CYREG_LPDDR40_LPDDR4_CORE_PCSR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_PCSR_CH0_t*) 0x404A1E4CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_PCSR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_PCSR_CH1_t*) 0x404A1E50UL)
#define CYREG_LPDDR40_LPDDR4_CORE_MRR_CH0 ((volatile un_LPDDR4_LPDDR4_CORE_MRR_CH0_t*) 0x404A1E54UL)
#define CYREG_LPDDR40_LPDDR4_CORE_MRR_CH1 ((volatile un_LPDDR4_LPDDR4_CORE_MRR_CH1_t*) 0x404A1E58UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR1 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR1_t*) 0x404A1E5CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR2 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR2_t*) 0x404A1E60UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR3 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR3_t*) 0x404A1E64UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR11 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR11_t*) 0x404A1E68UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR12 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR12_t*) 0x404A1E6CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR13 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR13_t*) 0x404A1E70UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR14 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR14_t*) 0x404A1E74UL)
#define CYREG_LPDDR40_LPDDR4_CORE_SHAD_LPMR22 ((volatile un_LPDDR4_LPDDR4_CORE_SHAD_LPMR22_t*) 0x404A1E78UL)
#define CYREG_LPDDR40_LPDDR4_CORE_RESP  ((volatile un_LPDDR4_LPDDR4_CORE_RESP_t*) 0x404A1E7CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA0 ((volatile un_LPDDR4_LPDDR4_CORE_DATA0_t*) 0x404A1E80UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA1 ((volatile un_LPDDR4_LPDDR4_CORE_DATA1_t*) 0x404A1E84UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA2 ((volatile un_LPDDR4_LPDDR4_CORE_DATA2_t*) 0x404A1E88UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA3 ((volatile un_LPDDR4_LPDDR4_CORE_DATA3_t*) 0x404A1E8CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA4 ((volatile un_LPDDR4_LPDDR4_CORE_DATA4_t*) 0x404A1E90UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA5 ((volatile un_LPDDR4_LPDDR4_CORE_DATA5_t*) 0x404A1E94UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA6 ((volatile un_LPDDR4_LPDDR4_CORE_DATA6_t*) 0x404A1E98UL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA7 ((volatile un_LPDDR4_LPDDR4_CORE_DATA7_t*) 0x404A1E9CUL)
#define CYREG_LPDDR40_LPDDR4_CORE_DATA8 ((volatile un_LPDDR4_LPDDR4_CORE_DATA8_t*) 0x404A1EA0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECCSTT0 ((volatile un_LPDDR4_LPDDR4_CORE_INECCSTT0_t*) 0x404A1EA4UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECCSTT1 ((volatile un_LPDDR4_LPDDR4_CORE_INECCSTT1_t*) 0x404A1EA8UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECCSTT2 ((volatile un_LPDDR4_LPDDR4_CORE_INECCSTT2_t*) 0x404A1EACUL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECCSTT3 ((volatile un_LPDDR4_LPDDR4_CORE_INECCSTT3_t*) 0x404A1EB0UL)
#define CYREG_LPDDR40_LPDDR4_CORE_INECCSTT4 ((volatile un_LPDDR4_LPDDR4_CORE_INECCSTT4_t*) 0x404A1EB4UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT0)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT0_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6000UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT0_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6004UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT0_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A6020UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT0_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A6024UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT1)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT1_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6040UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT1_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6044UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT1_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A6060UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT1_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A6064UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT2)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT2_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6080UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT2_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6084UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT2_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A60A0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT2_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A60A4UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT3)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT3_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A60C0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT3_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A60C4UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT3_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A60E0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT3_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A60E4UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT4)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT4_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6100UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT4_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6104UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT4_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A6120UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT4_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A6124UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT5)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT5_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6140UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT5_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6144UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT5_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A6160UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT5_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A6164UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT6)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT6_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A6180UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT6_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A6184UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT6_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A61A0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT6_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A61A4UL)

/**
  * \brief EMPU structures. (LPDDR4_EMPU_EMPU_STRUCT7)
  */
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT7_ADDR0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR0_t*) 0x404A61C0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT7_ATT0 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT0_t*) 0x404A61C4UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT7_ADDR1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ADDR1_t*) 0x404A61E0UL)
#define CYREG_LPDDR40_EMPU_EMPU_STRUCT7_ATT1 ((volatile un_LPDDR4_EMPU_EMPU_STRUCT_ATT1_t*) 0x404A61E4UL)

#endif /* _CYREG_LPDDR4_H_ */


/* [] END OF FILE */
