Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jan 12 17:14:51 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.731        0.000                      0                  812        0.047        0.000                      0                  769        3.000        0.000                       0                   359


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.041        0.000                      0                  434        0.047        0.000                      0                  429        9.500        0.000                       0                   280
  clk_out2_clk_wiz_0       11.731        0.000                      0                   80        0.115        0.000                      0                   75        7.192        0.000                       0                    75
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       17.948        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.807        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.442        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       14.466        0.000                      0                  230        0.522        0.000                      0                  230
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       13.018        0.000                      0                   35        0.317        0.000                      0                   35


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.041ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.314%)  route 0.647ns (60.686%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
    SLICE_X107Y96        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, routed)           0.647     1.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
    SLICE_X107Y96        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y96        FDPE (Setup_fdpe_C_D)       -0.278    15.107    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107
                         arrival time                          -1.066
  -------------------------------------------------------------------
                         slack                                 14.041

Slack (MET) :             14.041ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.314%)  route 0.647ns (60.686%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
    SLICE_X103Y99        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/Q
                         net (fo=1, routed)           0.647     1.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[0]
    SLICE_X103Y99        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y99        FDPE (Setup_fdpe_C_D)       -0.278    15.107    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107
                         arrival time                          -1.066
  -------------------------------------------------------------------
                         slack                                 14.041

Slack (MET) :             14.079ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.653%)  route 0.788ns (63.347%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
    SLICE_X107Y96        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/Q
                         net (fo=1, routed)           0.788     1.244    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[1]
    SLICE_X107Y96        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y96        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -1.244
  -------------------------------------------------------------------
                         slack                                 14.079

Slack (MET) :             14.269ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
    SLICE_X103Y99        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/Q
                         net (fo=1, routed)           0.598     1.054    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[1]
    SLICE_X103Y99        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y99        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -1.054
  -------------------------------------------------------------------
                         slack                                 14.269

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.101%)  route 3.137ns (77.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X108Y105       FDCE                                         r  inst_uart/tx_byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_fdce_C_Q)         0.518    -1.544 r  inst_uart/tx_byte_count_reg[1]/Q
                         net (fo=10, routed)          1.331    -0.213    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_1
    SLICE_X109Y102       LUT6 (Prop_lut6_I3_O)        0.124    -0.089 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_7/O
                         net (fo=2, routed)           0.991     0.902    inst_uart/inst_uart_tx/reg_tx_data[7]_i_7_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.124     1.026 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.815     1.841    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X110Y104       LUT6 (Prop_lut6_I3_O)        0.124     1.965 r  inst_uart/inst_uart_tx/reg_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    inst_uart/inst_uart_tx/reg_tx_data0_in[2]
    SLICE_X110Y104       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_uart/inst_uart_tx/clk_out1
    SLICE_X110Y104       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X110Y104       FDPE (Setup_fdpe_C_D)        0.029    17.833    inst_uart/inst_uart_tx/reg_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.833
                         arrival time                          -1.965
  -------------------------------------------------------------------
                         slack                                 15.867

Slack (MET) :             15.880ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.890ns (22.163%)  route 3.126ns (77.837%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X108Y105       FDCE                                         r  inst_uart/tx_byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_fdce_C_Q)         0.518    -1.544 r  inst_uart/tx_byte_count_reg[1]/Q
                         net (fo=10, routed)          1.331    -0.213    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_1
    SLICE_X109Y102       LUT6 (Prop_lut6_I3_O)        0.124    -0.089 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_7/O
                         net (fo=2, routed)           0.991     0.902    inst_uart/inst_uart_tx/reg_tx_data[7]_i_7_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I3_O)        0.124     1.026 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.804     1.830    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X110Y104       LUT6 (Prop_lut6_I1_O)        0.124     1.954 r  inst_uart/inst_uart_tx/reg_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.954    inst_uart/inst_uart_tx/reg_tx_data0_in[3]
    SLICE_X110Y104       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_uart/inst_uart_tx/clk_out1
    SLICE_X110Y104       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X110Y104       FDPE (Setup_fdpe_C_D)        0.031    17.835    inst_uart/inst_uart_tx/reg_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.835
                         arrival time                          -1.954
  -------------------------------------------------------------------
                         slack                                 15.880

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.478ns (14.203%)  route 2.887ns (85.797%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.887     1.227    inst_olo_intf_sync/Rst
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.606    17.199    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.199
                         arrival time                          -1.227
  -------------------------------------------------------------------
                         slack                                 15.972

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.478ns (14.203%)  route 2.887ns (85.797%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.887     1.227    inst_olo_intf_sync/Rst
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.606    17.199    inst_olo_intf_sync/RegN_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.199
                         arrival time                          -1.227
  -------------------------------------------------------------------
                         slack                                 15.972

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.478ns (14.203%)  route 2.887ns (85.797%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.887     1.227    inst_olo_intf_sync/Rst
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.606    17.199    inst_olo_intf_sync/RegN_reg[1][1]
  -------------------------------------------------------------------
                         required time                         17.199
                         arrival time                          -1.227
  -------------------------------------------------------------------
                         slack                                 15.972

Slack (MET) :             15.986ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.828ns (20.932%)  route 3.128ns (79.068%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X106Y103       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDCE (Prop_fdce_C_Q)         0.456    -1.606 r  inst_uart/O_WRITE_ADDR_reg[2]/Q
                         net (fo=51, routed)          1.549    -0.056    inst_uart/O_WRITE_ADDR_reg_n_0_[2]
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     0.068 r  inst_uart/reg_read[0]_i_4/O
                         net (fo=1, routed)           0.842     0.910    inst_uart/reg_read[0]_i_4_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  inst_uart/reg_read[0]_i_3/O
                         net (fo=1, routed)           0.736     1.770    inst_uart/reg_read[0]_i_3_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I5_O)        0.124     1.894 r  inst_uart/reg_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    inst_regfile/D[0]
    SLICE_X112Y103       FDCE                                         r  inst_regfile/reg_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X112Y103       FDCE                                         r  inst_regfile/reg_read_reg[0]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.077    17.881    inst_regfile/reg_read_reg[0]
  -------------------------------------------------------------------
                         required time                         17.881
                         arrival time                          -1.894
  -------------------------------------------------------------------
                         slack                                 15.986





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.947%)  route 0.129ns (44.053%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X108Y100       FDPE                                         r  inst_regfile/reg_vga_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164    -0.242 r  inst_regfile/reg_vga_ctrl_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.113    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[4]
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/C
                         clock pessimism              0.033    -0.223
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.063    -0.160    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160
                         arrival time                          -0.113
  -------------------------------------------------------------------
                         slack                                  0.047

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.420%)  route 0.169ns (54.580%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X106Y101       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.096    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[11]
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/C
                         clock pessimism              0.033    -0.223
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.076    -0.147    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]
  -------------------------------------------------------------------
                         required time                          0.147
                         arrival time                          -0.096
  -------------------------------------------------------------------
                         slack                                  0.052

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.029%)  route 0.179ns (55.971%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X106Y101       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[10]/Q
                         net (fo=2, routed)           0.179    -0.086    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[10]
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/C
                         clock pessimism              0.033    -0.223
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.075    -0.148    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.148
                         arrival time                          -0.086
  -------------------------------------------------------------------
                         slack                                  0.062

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.567%)  route 0.183ns (56.433%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X109Y100       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[1]/Q
                         net (fo=2, routed)           0.183    -0.083    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[1]
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]/C
                         clock pessimism              0.033    -0.223
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.076    -0.147    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.147
                         arrival time                          -0.083
  -------------------------------------------------------------------
                         slack                                  0.065

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.277%)  route 0.185ns (56.723%))
  Logic Levels:           0
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_regfile/CLK
    SLICE_X110Y101       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_regfile/reg_vga_ctrl_reg[2]/Q
                         net (fo=2, routed)           0.185    -0.079    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[2]
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/C
                         clock pessimism              0.033    -0.223
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.066    -0.157    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.157
                         arrival time                          -0.079
  -------------------------------------------------------------------
                         slack                                  0.078

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X109Y100       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.081    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[0]
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                         clock pessimism              0.033    -0.223
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.046    -0.177    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177
                         arrival time                          -0.081
  -------------------------------------------------------------------
                         slack                                  0.096

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.411%)  route 0.191ns (57.589%))
  Logic Levels:           0
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_regfile/CLK
    SLICE_X110Y100       FDCE                                         r  inst_regfile/reg_spi_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_regfile/reg_spi_tx_reg[1]/Q
                         net (fo=2, routed)           0.191    -0.073    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[1]
    SLICE_X109Y96        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.907    -0.257    inst_spi_master/CLK
    SLICE_X109Y96        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[1]/C
                         clock pessimism              0.033    -0.224
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.047    -0.177    inst_spi_master/reg_i_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177
                         arrival time                          -0.073
  -------------------------------------------------------------------
                         slack                                  0.105

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.175%)  route 0.219ns (60.825%))
  Logic Levels:           0
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_regfile/CLK
    SLICE_X110Y101       FDPE                                         r  inst_regfile/reg_vga_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141    -0.264 r  inst_regfile/reg_vga_ctrl_reg[5]/Q
                         net (fo=2, routed)           0.219    -0.045    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[5]
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X109Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
                         clock pessimism              0.033    -0.223
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.072    -0.151    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.151
                         arrival time                          -0.045
  -------------------------------------------------------------------
                         slack                                  0.106

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_o_rx_data_sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.639    -0.488    inst_spi_master/CLK
    SLICE_X113Y98        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_spi_master/reg_o_rx_data_sr_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.280    inst_spi_master/reg_o_rx_data_sr[1]
    SLICE_X112Y98        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_spi_master/CLK
    SLICE_X112Y98        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/C
                         clock pessimism             -0.222    -0.475
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.076    -0.399    inst_spi_master/O_RX_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399
                         arrival time                          -0.280
  -------------------------------------------------------------------
                         slack                                  0.118

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    inst_olo_intf_sync/Reg0[0]
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.075    -0.331    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.331
                         arrival time                          -0.209
  -------------------------------------------------------------------
                         slack                                  0.122





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X113Y103  inst_olo_intf_sync/Reg0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X113Y102  inst_olo_intf_sync/Reg0_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X105Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X104Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.731ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.704ns (21.277%)  route 2.605ns (78.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.683 r  inst_vga/horizontal_count_reg[8]/Q
                         net (fo=8, routed)           1.166    -0.516    inst_vga/horizontal_count_reg[8]
    SLICE_X104Y98        LUT6 (Prop_lut6_I0_O)        0.124    -0.392 r  inst_vga/O_RED[3]_i_3/O
                         net (fo=12, routed)          1.439     1.046    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_0
    SLICE_X104Y96        LUT6 (Prop_lut6_I4_O)        0.124     1.170 r  inst_vga/inst_olo_base_cc_status/O_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.170    inst_vga/inst_olo_base_cc_status_n_10
    SLICE_X104Y96        FDCE                                         r  inst_vga/O_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X104Y96        FDCE                                         r  inst_vga/O_RED_reg[1]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)        0.079    12.901    inst_vga/O_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         12.901
                         arrival time                          -1.170
  -------------------------------------------------------------------
                         slack                                 11.731

Slack (MET) :             11.750ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.704ns (21.400%)  route 2.586ns (78.600%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.683 r  inst_vga/horizontal_count_reg[8]/Q
                         net (fo=8, routed)           1.166    -0.516    inst_vga/horizontal_count_reg[8]
    SLICE_X104Y98        LUT6 (Prop_lut6_I0_O)        0.124    -0.392 r  inst_vga/O_RED[3]_i_3/O
                         net (fo=12, routed)          1.420     1.027    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_0
    SLICE_X104Y96        LUT6 (Prop_lut6_I4_O)        0.124     1.151 r  inst_vga/inst_olo_base_cc_status/O_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.151    inst_vga/inst_olo_base_cc_status_n_5
    SLICE_X104Y96        FDCE                                         r  inst_vga/O_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X104Y96        FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)        0.079    12.901    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.901
                         arrival time                          -1.151
  -------------------------------------------------------------------
                         slack                                 11.750

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.642ns (21.478%)  route 2.347ns (78.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.518    -1.621 r  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          1.127    -0.494    inst_vga/horizontal_count_reg[9]
    SLICE_X103Y99        LUT6 (Prop_lut6_I4_O)        0.124    -0.370 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          1.220     0.850    inst_vga/sel
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[7]/C
                         clock pessimism             -0.514    12.888
                         clock uncertainty           -0.069    12.819
    SLICE_X105Y88        FDCE (Setup_fdce_C_CE)      -0.205    12.614    inst_vga/vertical_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.614
                         arrival time                          -0.850
  -------------------------------------------------------------------
                         slack                                 11.763

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.642ns (21.478%)  route 2.347ns (78.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.518    -1.621 r  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          1.127    -0.494    inst_vga/horizontal_count_reg[9]
    SLICE_X103Y99        LUT6 (Prop_lut6_I4_O)        0.124    -0.370 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          1.220     0.850    inst_vga/sel
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[8]/C
                         clock pessimism             -0.514    12.888
                         clock uncertainty           -0.069    12.819
    SLICE_X105Y88        FDCE (Setup_fdce_C_CE)      -0.205    12.614    inst_vga/vertical_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.614
                         arrival time                          -0.850
  -------------------------------------------------------------------
                         slack                                 11.763

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.642ns (21.478%)  route 2.347ns (78.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.518    -1.621 r  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          1.127    -0.494    inst_vga/horizontal_count_reg[9]
    SLICE_X103Y99        LUT6 (Prop_lut6_I4_O)        0.124    -0.370 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          1.220     0.850    inst_vga/sel
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[9]/C
                         clock pessimism             -0.514    12.888
                         clock uncertainty           -0.069    12.819
    SLICE_X105Y88        FDCE (Setup_fdce_C_CE)      -0.205    12.614    inst_vga/vertical_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.614
                         arrival time                          -0.850
  -------------------------------------------------------------------
                         slack                                 11.763

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.890ns (24.969%)  route 2.674ns (75.031%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    -2.334    inst_vga/CLK
    SLICE_X104Y89        FDCE                                         r  inst_vga/vertical_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518    -1.816 f  inst_vga/vertical_count_reg[4]/Q
                         net (fo=6, routed)           1.184    -0.632    inst_vga/vertical_count_reg[4]
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124    -0.508 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.658     0.150    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y88        LUT5 (Prop_lut5_I2_O)        0.124     0.274 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.833     1.107    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.231 r  inst_vga/vertical_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.231    inst_vga/p_0_in__0[5]
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[5]/C
                         clock pessimism             -0.377    13.025
                         clock uncertainty           -0.069    12.956
    SLICE_X104Y88        FDCE (Setup_fdce_C_D)        0.077    13.033    inst_vga/vertical_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.033
                         arrival time                          -1.231
  -------------------------------------------------------------------
                         slack                                 11.802

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.912ns (25.429%)  route 2.674ns (74.571%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    -2.334    inst_vga/CLK
    SLICE_X104Y89        FDCE                                         r  inst_vga/vertical_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518    -1.816 f  inst_vga/vertical_count_reg[4]/Q
                         net (fo=6, routed)           1.184    -0.632    inst_vga/vertical_count_reg[4]
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124    -0.508 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.658     0.150    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y88        LUT5 (Prop_lut5_I2_O)        0.124     0.274 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.833     1.107    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.146     1.253 r  inst_vga/vertical_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.253    inst_vga/p_0_in__0[6]
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[6]/C
                         clock pessimism             -0.377    13.025
                         clock uncertainty           -0.069    12.956
    SLICE_X104Y88        FDCE (Setup_fdce_C_D)        0.118    13.074    inst_vga/vertical_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.074
                         arrival time                          -1.253
  -------------------------------------------------------------------
                         slack                                 11.821

Slack (MET) :             11.837ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.021ns (29.263%)  route 2.468ns (70.737%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    -2.334    inst_vga/CLK
    SLICE_X104Y89        FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.478    -1.856 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           0.855    -1.000    inst_vga/vertical_count_reg[1]
    SLICE_X103Y88        LUT6 (Prop_lut6_I3_O)        0.295    -0.705 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.407    -0.299    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y88        LUT5 (Prop_lut5_I2_O)        0.124    -0.175 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.206     1.031    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I1_O)        0.124     1.155 r  inst_vga/inst_olo_base_cc_status/O_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     1.155    inst_vga/inst_olo_base_cc_status_n_8
    SLICE_X105Y97        FDCE                                         r  inst_vga/O_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X105Y97        FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.377    13.029
                         clock uncertainty           -0.069    12.960
    SLICE_X105Y97        FDCE (Setup_fdce_C_D)        0.032    12.992    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.992
                         arrival time                          -1.155
  -------------------------------------------------------------------
                         slack                                 11.837

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.704ns (22.785%)  route 2.386ns (77.215%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.683 r  inst_vga/horizontal_count_reg[8]/Q
                         net (fo=8, routed)           1.166    -0.516    inst_vga/horizontal_count_reg[8]
    SLICE_X104Y98        LUT6 (Prop_lut6_I0_O)        0.124    -0.392 r  inst_vga/O_RED[3]_i_3/O
                         net (fo=12, routed)          1.220     0.827    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I4_O)        0.124     0.951 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X105Y96        FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y96        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X105Y96        FDCE (Setup_fdce_C_D)        0.032    12.854    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.854
                         arrival time                          -0.951
  -------------------------------------------------------------------
                         slack                                 11.903

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.890ns (26.691%)  route 2.444ns (73.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    -2.334    inst_vga/CLK
    SLICE_X104Y89        FDCE                                         r  inst_vga/vertical_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDCE (Prop_fdce_C_Q)         0.518    -1.816 f  inst_vga/vertical_count_reg[4]/Q
                         net (fo=6, routed)           1.184    -0.632    inst_vga/vertical_count_reg[4]
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124    -0.508 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.658     0.150    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y88        LUT5 (Prop_lut5_I2_O)        0.124     0.274 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.603     0.877    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y88        LUT4 (Prop_lut4_I0_O)        0.124     1.001 r  inst_vga/vertical_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.001    inst_vga/p_0_in__0[7]
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[7]/C
                         clock pessimism             -0.377    13.025
                         clock uncertainty           -0.069    12.956
    SLICE_X105Y88        FDCE (Setup_fdce_C_D)        0.031    12.987    inst_vga/vertical_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.987
                         arrival time                          -1.001
  -------------------------------------------------------------------
                         slack                                 11.986





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.987%)  route 0.230ns (62.013%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/Q
                         net (fo=2, routed)           0.230    -0.035    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOut
    SLICE_X111Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.911    -0.253    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/Out_Clk
    SLICE_X111Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/C
                         clock pessimism              0.033    -0.220
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.070    -0.150    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]
  -------------------------------------------------------------------
                         required time                          0.150
                         arrival time                          -0.035
  -------------------------------------------------------------------
                         slack                                  0.115

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.319    inst_olo_base_vga_reset_gen/DsSync[0]
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.233    -0.516
    SLICE_X103Y97        FDRE (Hold_fdre_C_D)         0.075    -0.441    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441
                         arrival time                          -0.319
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.231ns (35.397%)  route 0.422ns (64.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.375 f  inst_vga/horizontal_count_reg[5]/Q
                         net (fo=4, routed)           0.166    -0.208    inst_vga/horizontal_count_reg[5]
    SLICE_X102Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.255     0.092    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y101       LUT6 (Prop_lut6_I3_O)        0.045     0.137 r  inst_vga/horizontal_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.137    inst_vga/p_0_in[9]
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.121    -0.042    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.042
                         arrival time                           0.137
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.231ns (35.289%)  route 0.424ns (64.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.375 f  inst_vga/horizontal_count_reg[5]/Q
                         net (fo=4, routed)           0.166    -0.208    inst_vga/horizontal_count_reg[5]
    SLICE_X102Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.257     0.094    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y101       LUT6 (Prop_lut6_I3_O)        0.045     0.139 r  inst_vga/horizontal_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.139    inst_vga/p_0_in[7]
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y101       FDCE (Hold_fdce_C_D)         0.120    -0.043    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.043
                         arrival time                           0.139
  -------------------------------------------------------------------
                         slack                                  0.182

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X103Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.251    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0
    SLICE_X103Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X103Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.433
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)        -0.008    -0.441    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.441
                         arrival time                          -0.251
  -------------------------------------------------------------------
                         slack                                  0.190

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.638    -0.489    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.306    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
                         clock pessimism             -0.233    -0.489
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)        -0.008    -0.497    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.497
                         arrival time                          -0.306
  -------------------------------------------------------------------
                         slack                                  0.190

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.226ns (35.470%)  route 0.411ns (64.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.411     0.024    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/B_RstIn
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.098     0.122 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_i_1/O
                         net (fo=1, routed)           0.000     0.122    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_i_1_n_0
    SLICE_X105Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/B_Clk
    SLICE_X105Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                         clock pessimism              0.033    -0.163
    SLICE_X105Y101       FDRE (Hold_fdre_C_D)         0.091    -0.072    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg
  -------------------------------------------------------------------
                         required time                          0.072
                         arrival time                           0.122
  -------------------------------------------------------------------
                         slack                                  0.194

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.216    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.994    -0.170    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.406
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)        -0.008    -0.414    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.414
                         arrival time                          -0.216
  -------------------------------------------------------------------
                         slack                                  0.198

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.261%)  route 0.310ns (59.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.164    -0.269 r  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          0.310     0.041    inst_vga/horizontal_count_reg[9]
    SLICE_X104Y98        LUT4 (Prop_lut4_I1_O)        0.045     0.086 r  inst_vga/O_HSYNC_i_1/O
                         net (fo=1, routed)           0.000     0.086    inst_vga/O_HSYNC_i_1_n_0
    SLICE_X104Y98        FDCE                                         r  inst_vga/O_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y98        FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism              0.033    -0.249
    SLICE_X104Y98        FDCE (Hold_fdce_C_D)         0.120    -0.129    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.129
                         arrival time                           0.086
  -------------------------------------------------------------------
                         slack                                  0.215

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.268    inst_olo_base_vga_reset_gen/DsSync[1]
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                         clock pessimism             -0.233    -0.516
    SLICE_X103Y97        FDRE (Hold_fdre_C_D)         0.017    -0.499    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499
                         arrival time                          -0.268
  -------------------------------------------------------------------
                         slack                                  0.230





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1   inst_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X105Y97   inst_vga/O_BLUE_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X105Y96   inst_vga/O_BLUE_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y97   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y97   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.948ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.948ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_1
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.957ns  (logic 0.954ns (48.758%)  route 1.003ns (51.242%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  PAD_I_SWITCH_1 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  PAD_I_SWITCH_1_IBUF_inst/O
                         net (fo=1, routed)           1.003     1.957    inst_olo_intf_sync/DataAsync[1]
    SLICE_X113Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.957
  -------------------------------------------------------------------
                         slack                                 17.948

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.825ns  (logic 0.972ns (53.237%)  route 0.854ns (46.763%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.825    inst_olo_intf_sync/DataAsync[0]
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.825
  -------------------------------------------------------------------
                         slack                                 18.080

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_2
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.796ns  (logic 0.941ns (52.405%)  route 0.855ns (47.595%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PAD_I_SWITCH_2 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  PAD_I_SWITCH_2_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.796    inst_olo_intf_sync/DataAsync[2]
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y101       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.796
  -------------------------------------------------------------------
                         slack                                 18.109





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.419%)  route 0.763ns (62.581%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.763     1.219    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X103Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.219
  -------------------------------------------------------------------
                         slack                                 13.807

Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.419%)  route 0.763ns (62.581%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.763     1.219    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X103Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.219
  -------------------------------------------------------------------
                         slack                                 13.807

Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.419%)  route 0.763ns (62.581%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.763     1.219    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X103Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.219
  -------------------------------------------------------------------
                         slack                                 13.807

Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.987%)  route 0.744ns (62.013%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.744     1.200    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X107Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.200
  -------------------------------------------------------------------
                         slack                                 13.826

Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.987%)  route 0.744ns (62.013%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.744     1.200    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X107Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.200
  -------------------------------------------------------------------
                         slack                                 13.826

Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.987%)  route 0.744ns (62.013%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.744     1.200    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X107Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.200
  -------------------------------------------------------------------
                         slack                                 13.826

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn
    SLICE_X108Y97        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn
    SLICE_X102Y102       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387

Slack (MET) :             14.405ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.758ns  (logic 0.419ns (55.242%)  route 0.339ns (44.758%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
    SLICE_X106Y97        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.339     0.758    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn
    SLICE_X106Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y98        FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.758
  -------------------------------------------------------------------
                         slack                                 14.405





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.442ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.795%)  route 1.128ns (71.205%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           1.128     1.584    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.584
  -------------------------------------------------------------------
                         slack                                 13.442

Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.795%)  route 1.128ns (71.205%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           1.128     1.584    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.584
  -------------------------------------------------------------------
                         slack                                 13.442

Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.795%)  route 1.128ns (71.205%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           1.128     1.584    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.584
  -------------------------------------------------------------------
                         slack                                 13.442

Slack (MET) :             13.646ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.519ns  (logic 0.478ns (31.474%)  route 1.041ns (68.526%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/Q
                         net (fo=1, routed)           1.041     1.519    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[7]
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y99        FDRE (Setup_fdre_C_D)       -0.220    15.165    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.165
                         arrival time                          -1.519
  -------------------------------------------------------------------
                         slack                                 13.646

Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.729%)  route 0.896ns (66.271%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/Q
                         net (fo=1, routed)           0.896     1.352    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[0]
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y99        FDRE (Setup_fdre_C_D)       -0.095    15.290    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290
                         arrival time                          -1.352
  -------------------------------------------------------------------
                         slack                                 13.938

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.603%)  route 0.901ns (66.397%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/Q
                         net (fo=1, routed)           0.901     1.357    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[5]
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y99        FDRE (Setup_fdre_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -1.357
  -------------------------------------------------------------------
                         slack                                 13.966

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.293%)  route 0.836ns (64.707%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/Q
                         net (fo=1, routed)           0.836     1.292    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[3]
    SLICE_X108Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y98        FDRE (Setup_fdre_C_D)       -0.045    15.340    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.340
                         arrival time                          -1.292
  -------------------------------------------------------------------
                         slack                                 14.048

Slack (MET) :             14.069ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.242%)  route 0.768ns (62.758%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/Q
                         net (fo=1, routed)           0.768     1.224    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[2]
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y99        FDRE (Setup_fdre_C_D)       -0.092    15.293    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293
                         arrival time                          -1.224
  -------------------------------------------------------------------
                         slack                                 14.069

Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.366%)  route 0.673ns (61.634%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn_reg[0]/C
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.673     1.092    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y100       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -1.092
  -------------------------------------------------------------------
                         slack                                 14.071

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.077ns  (logic 0.419ns (38.921%)  route 0.658ns (61.080%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/Q
                         net (fo=1, routed)           0.658     1.077    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[9]
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y99        FDRE (Setup_fdre_C_D)       -0.215    15.170    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.170
                         arrival time                          -1.077
  -------------------------------------------------------------------
                         slack                                 14.093





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.478ns (10.384%)  route 4.125ns (89.616%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         4.125     2.465    inst_spi_master/AR[0]
    SLICE_X110Y99        FDCE                                         f  inst_spi_master/reg_i_tx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[6]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X110Y99        FDCE (Recov_fdce_C_CLR)     -0.582    16.930    inst_spi_master/reg_i_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         16.930
                         arrival time                          -2.465
  -------------------------------------------------------------------
                         slack                                 14.466

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.478ns (10.384%)  route 4.125ns (89.616%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         4.125     2.465    inst_spi_master/AR[0]
    SLICE_X110Y99        FDCE                                         f  inst_spi_master/reg_i_tx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[7]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X110Y99        FDCE (Recov_fdce_C_CLR)     -0.582    16.930    inst_spi_master/reg_i_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.930
                         arrival time                          -2.465
  -------------------------------------------------------------------
                         slack                                 14.466

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/half_period_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/half_period_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/half_period_tick_reg/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/half_period_tick_reg
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[0]/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/spi_half_period_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[1]/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/spi_half_period_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[2]/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/spi_half_period_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[3]/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/spi_half_period_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.478ns (10.806%)  route 3.945ns (89.194%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.945     2.285    inst_spi_master/AR[0]
    SLICE_X109Y98        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.687    18.095    inst_spi_master/CLK
    SLICE_X109Y98        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[4]/C
                         clock pessimism             -0.514    17.581
                         clock uncertainty           -0.072    17.509
    SLICE_X109Y98        FDCE (Recov_fdce_C_CLR)     -0.582    16.927    inst_spi_master/spi_half_period_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.927
                         arrival time                          -2.285
  -------------------------------------------------------------------
                         slack                                 14.643

Slack (MET) :             14.937ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.478ns (11.568%)  route 3.654ns (88.432%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.654     1.994    inst_spi_master/AR[0]
    SLICE_X110Y97        FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X110Y97        FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X110Y97        FDCE (Recov_fdce_C_CLR)     -0.582    16.930    inst_spi_master/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         16.930
                         arrival time                          -1.994
  -------------------------------------------------------------------
                         slack                                 14.937

Slack (MET) :             14.937ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.478ns (11.568%)  route 3.654ns (88.432%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.654     1.994    inst_spi_master/AR[0]
    SLICE_X110Y97        FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X110Y97        FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X110Y97        FDCE (Recov_fdce_C_CLR)     -0.582    16.930    inst_spi_master/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         16.930
                         arrival time                          -1.994
  -------------------------------------------------------------------
                         slack                                 14.937





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.763%)  route 0.244ns (62.237%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.244    -0.041    inst_uart/RstOut
    SLICE_X105Y102       FDCE                                         f  inst_uart/O_WRITE_DATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_uart/clk_out1
    SLICE_X105Y102       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[4]/C
                         clock pessimism             -0.221    -0.417
    SLICE_X105Y102       FDCE (Remov_fdce_C_CLR)     -0.146    -0.563    inst_uart/O_WRITE_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.563
                         arrival time                          -0.041
  -------------------------------------------------------------------
                         slack                                  0.522

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.763%)  route 0.244ns (62.237%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.244    -0.041    inst_uart/RstOut
    SLICE_X105Y102       FDCE                                         f  inst_uart/O_WRITE_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_uart/clk_out1
    SLICE_X105Y102       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[5]/C
                         clock pessimism             -0.221    -0.417
    SLICE_X105Y102       FDCE (Remov_fdce_C_CLR)     -0.146    -0.563    inst_uart/O_WRITE_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.563
                         arrival time                          -0.041
  -------------------------------------------------------------------
                         slack                                  0.522

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.763%)  route 0.244ns (62.237%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.244    -0.041    inst_uart/RstOut
    SLICE_X105Y102       FDCE                                         f  inst_uart/O_WRITE_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_uart/clk_out1
    SLICE_X105Y102       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[6]/C
                         clock pessimism             -0.221    -0.417
    SLICE_X105Y102       FDCE (Remov_fdce_C_CLR)     -0.146    -0.563    inst_uart/O_WRITE_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.563
                         arrival time                          -0.041
  -------------------------------------------------------------------
                         slack                                  0.522

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.763%)  route 0.244ns (62.237%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.244    -0.041    inst_uart/RstOut
    SLICE_X105Y102       FDCE                                         f  inst_uart/O_WRITE_DATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_uart/clk_out1
    SLICE_X105Y102       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[7]/C
                         clock pessimism             -0.221    -0.417
    SLICE_X105Y102       FDCE (Remov_fdce_C_CLR)     -0.146    -0.563    inst_uart/O_WRITE_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563
                         arrival time                          -0.041
  -------------------------------------------------------------------
                         slack                                  0.522

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_tx_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.229%)  route 0.297ns (66.771%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.297     0.012    inst_regfile/AR[0]
    SLICE_X107Y100       FDCE                                         f  inst_regfile/reg_spi_tx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_regfile/CLK
    SLICE_X107Y100       FDCE                                         r  inst_regfile/reg_spi_tx_reg[4]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y100       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_regfile/reg_spi_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.012
  -------------------------------------------------------------------
                         slack                                  0.528

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_tx_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.229%)  route 0.297ns (66.771%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.297     0.012    inst_regfile/AR[0]
    SLICE_X107Y100       FDCE                                         f  inst_regfile/reg_spi_tx_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_regfile/CLK
    SLICE_X107Y100       FDCE                                         r  inst_regfile/reg_spi_tx_reg[8]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y100       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_regfile/reg_spi_tx_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.012
  -------------------------------------------------------------------
                         slack                                  0.528

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.964%)  route 0.363ns (71.036%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.363     0.078    inst_uart/RstOut
    SLICE_X107Y101       FDCE                                         f  inst_uart/O_WRITE_ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_uart/clk_out1
    SLICE_X107Y101       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[4]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_uart/O_WRITE_ADDR_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.078
  -------------------------------------------------------------------
                         slack                                  0.594

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.964%)  route 0.363ns (71.036%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.363     0.078    inst_uart/RstOut
    SLICE_X107Y101       FDCE                                         f  inst_uart/O_WRITE_ADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_uart/clk_out1
    SLICE_X107Y101       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_uart/O_WRITE_ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.078
  -------------------------------------------------------------------
                         slack                                  0.594

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.964%)  route 0.363ns (71.036%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.363     0.078    inst_uart/RstOut
    SLICE_X107Y101       FDCE                                         f  inst_uart/O_WRITE_ADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_uart/clk_out1
    SLICE_X107Y101       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_uart/O_WRITE_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.078
  -------------------------------------------------------------------
                         slack                                  0.594

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.148ns (28.964%)  route 0.363ns (71.036%))
  Logic Levels:           0
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X104Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.363     0.078    inst_uart/RstOut
    SLICE_X107Y101       FDCE                                         f  inst_uart/O_WRITE_ADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_uart/clk_out1
    SLICE_X107Y101       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[7]/C
                         clock pessimism             -0.200    -0.370
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.516    inst_uart/O_WRITE_ADDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.516
                         arrival time                           0.078
  -------------------------------------------------------------------
                         slack                                  0.594





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.419ns (24.181%)  route 1.314ns (75.819%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 13.580 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.314    -0.598    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.787    13.580    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.514    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X103Y102       FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.598
  -------------------------------------------------------------------
                         slack                                 13.018

Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.419ns (24.181%)  route 1.314ns (75.819%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 13.580 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.314    -0.598    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.787    13.580    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism             -0.514    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X103Y102       FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.598
  -------------------------------------------------------------------
                         slack                                 13.018

Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.419ns (24.181%)  route 1.314ns (75.819%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 13.580 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.314    -0.598    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.787    13.580    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
                         clock pessimism             -0.514    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X103Y102       FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/horizontal_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.598
  -------------------------------------------------------------------
                         slack                                 13.018

Slack (MET) :             13.218ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.419ns (28.803%)  route 1.036ns (71.197%))
  Logic Levels:           0
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.036    -0.876    inst_vga/AR[0]
    SLICE_X105Y88        FDCE                                         f  inst_vga/vertical_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[7]/C
                         clock pessimism             -0.414    12.988
                         clock uncertainty           -0.069    12.919
    SLICE_X105Y88        FDCE (Recov_fdce_C_CLR)     -0.577    12.342    inst_vga/vertical_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.342
                         arrival time                           0.876
  -------------------------------------------------------------------
                         slack                                 13.218

Slack (MET) :             13.218ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.419ns (28.803%)  route 1.036ns (71.197%))
  Logic Levels:           0
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.036    -0.876    inst_vga/AR[0]
    SLICE_X105Y88        FDCE                                         f  inst_vga/vertical_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[8]/C
                         clock pessimism             -0.414    12.988
                         clock uncertainty           -0.069    12.919
    SLICE_X105Y88        FDCE (Recov_fdce_C_CLR)     -0.577    12.342    inst_vga/vertical_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.342
                         arrival time                           0.876
  -------------------------------------------------------------------
                         slack                                 13.218

Slack (MET) :             13.218ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.419ns (28.803%)  route 1.036ns (71.197%))
  Logic Levels:           0
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.036    -0.876    inst_vga/AR[0]
    SLICE_X105Y88        FDCE                                         f  inst_vga/vertical_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X105Y88        FDCE                                         r  inst_vga/vertical_count_reg[9]/C
                         clock pessimism             -0.414    12.988
                         clock uncertainty           -0.069    12.919
    SLICE_X105Y88        FDCE (Recov_fdce_C_CLR)     -0.577    12.342    inst_vga/vertical_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.342
                         arrival time                           0.876
  -------------------------------------------------------------------
                         slack                                 13.218

Slack (MET) :             13.246ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_VSYNC_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.419ns (28.626%)  route 1.045ns (71.374%))
  Logic Levels:           0
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.045    -0.867    inst_vga/AR[0]
    SLICE_X103Y88        FDCE                                         f  inst_vga/O_VSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X103Y88        FDCE                                         r  inst_vga/O_VSYNC_reg/C
                         clock pessimism             -0.377    13.025
                         clock uncertainty           -0.069    12.956
    SLICE_X103Y88        FDCE (Recov_fdce_C_CLR)     -0.577    12.379    inst_vga/O_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         12.379
                         arrival time                           0.867
  -------------------------------------------------------------------
                         slack                                 13.246

Slack (MET) :             13.262ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.419ns (28.803%)  route 1.036ns (71.197%))
  Logic Levels:           0
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.036    -0.876    inst_vga/AR[0]
    SLICE_X104Y88        FDCE                                         f  inst_vga/vertical_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[6]/C
                         clock pessimism             -0.414    12.988
                         clock uncertainty           -0.069    12.919
    SLICE_X104Y88        FDCE (Recov_fdce_C_CLR)     -0.533    12.386    inst_vga/vertical_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.386
                         arrival time                           0.876
  -------------------------------------------------------------------
                         slack                                 13.262

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.419ns (28.803%)  route 1.036ns (71.197%))
  Logic Levels:           0
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 13.402 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.036    -0.876    inst_vga/AR[0]
    SLICE_X104Y88        FDCE                                         f  inst_vga/vertical_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.609    13.402    inst_vga/CLK
    SLICE_X104Y88        FDCE                                         r  inst_vga/vertical_count_reg[5]/C
                         clock pessimism             -0.414    12.988
                         clock uncertainty           -0.069    12.919
    SLICE_X104Y88        FDCE (Recov_fdce_C_CLR)     -0.491    12.428    inst_vga/vertical_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.428
                         arrival time                           0.876
  -------------------------------------------------------------------
                         slack                                 13.304

Slack (MET) :             13.318ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.419ns (30.019%)  route 0.977ns (69.981%))
  Logic Levels:           0
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.977    -0.935    inst_vga/AR[0]
    SLICE_X103Y98        FDCE                                         f  inst_vga/horizontal_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
                         clock pessimism             -0.377    13.029
                         clock uncertainty           -0.069    12.960
    SLICE_X103Y98        FDCE (Recov_fdce_C_CLR)     -0.577    12.383    inst_vga/horizontal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.383
                         arrival time                           0.935
  -------------------------------------------------------------------
                         slack                                 13.318





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.309%)  route 0.421ns (76.691%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.421     0.034    inst_vga/AR[0]
    SLICE_X104Y101       FDCE                                         f  inst_vga/horizontal_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y101       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                           0.034
  -------------------------------------------------------------------
                         slack                                  0.317

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.309%)  route 0.421ns (76.691%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.421     0.034    inst_vga/AR[0]
    SLICE_X104Y101       FDCE                                         f  inst_vga/horizontal_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y101       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                           0.034
  -------------------------------------------------------------------
                         slack                                  0.317

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.215%)  route 0.216ns (62.785%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.216    -0.172    inst_vga/AR[0]
    SLICE_X104Y98        FDCE                                         f  inst_vga/O_HSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y98        FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism             -0.197    -0.479
    SLICE_X104Y98        FDCE (Remov_fdce_C_CLR)     -0.120    -0.599    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.599
                         arrival time                          -0.172
  -------------------------------------------------------------------
                         slack                                  0.427

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.371%)  route 0.533ns (80.629%))
  Logic Levels:           0
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.533     0.145    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y102       FDCE (Remov_fdce_C_CLR)     -0.145    -0.309    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.309
                         arrival time                           0.145
  -------------------------------------------------------------------
                         slack                                  0.454

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.371%)  route 0.533ns (80.629%))
  Logic Levels:           0
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.533     0.145    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y102       FDCE (Remov_fdce_C_CLR)     -0.145    -0.309    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309
                         arrival time                           0.145
  -------------------------------------------------------------------
                         slack                                  0.454

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.371%)  route 0.533ns (80.629%))
  Logic Levels:           0
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.533     0.145    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/horizontal_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y102       FDCE (Remov_fdce_C_CLR)     -0.145    -0.309    inst_vga/horizontal_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309
                         arrival time                           0.145
  -------------------------------------------------------------------
                         slack                                  0.454

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.213%)  route 0.269ns (67.787%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.269    -0.118    inst_vga/AR[0]
    SLICE_X104Y99        FDCE                                         f  inst_vga/horizontal_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y99        FDCE                                         r  inst_vga/horizontal_count_reg[0]/C
                         clock pessimism             -0.197    -0.479
    SLICE_X104Y99        FDCE (Remov_fdce_C_CLR)     -0.120    -0.599    inst_vga/horizontal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599
                         arrival time                          -0.118
  -------------------------------------------------------------------
                         slack                                  0.480

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.213%)  route 0.269ns (67.787%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.269    -0.118    inst_vga/AR[0]
    SLICE_X104Y99        FDCE                                         f  inst_vga/horizontal_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y99        FDCE                                         r  inst_vga/horizontal_count_reg[1]/C
                         clock pessimism             -0.197    -0.479
    SLICE_X104Y99        FDCE (Remov_fdce_C_CLR)     -0.120    -0.599    inst_vga/horizontal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599
                         arrival time                          -0.118
  -------------------------------------------------------------------
                         slack                                  0.480

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.213%)  route 0.269ns (67.787%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.269    -0.118    inst_vga/AR[0]
    SLICE_X104Y99        FDCE                                         f  inst_vga/horizontal_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y99        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
                         clock pessimism             -0.197    -0.479
    SLICE_X104Y99        FDCE (Remov_fdce_C_CLR)     -0.120    -0.599    inst_vga/horizontal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.599
                         arrival time                          -0.118
  -------------------------------------------------------------------
                         slack                                  0.480

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.213%)  route 0.269ns (67.787%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y97        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.269    -0.118    inst_vga/AR[0]
    SLICE_X104Y99        FDCE                                         f  inst_vga/horizontal_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/CLK
    SLICE_X104Y99        FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
                         clock pessimism             -0.197    -0.479
    SLICE_X104Y99        FDCE (Remov_fdce_C_CLR)     -0.120    -0.599    inst_vga/horizontal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.599
                         arrival time                          -0.118
  -------------------------------------------------------------------
                         slack                                  0.480





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     9.861 (r) | SLOW    |    -3.484 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     7.124 (r) | SLOW    |    -2.019 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDRE    | -     |     1.920 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDRE    | -     |     2.052 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDRE    | -     |     1.891 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     9.529 (r) | SLOW    |    -3.237 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.863 (r) | SLOW    |    -1.905 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS_N         | FDPE   | -     |      8.937 (r) | SLOW    |      3.746 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0        | FDPE   | -     |      5.926 (r) | SLOW    |      2.072 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI         | FDCE   | -     |      8.450 (r) | SLOW    |      3.600 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK         | FDCE   | -     |      7.925 (r) | SLOW    |      3.167 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX      | FDPE   | -     |      9.338 (r) | SLOW    |      3.952 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[0]  | FDCE   | -     |      5.498 (r) | SLOW    |      1.914 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[1]  | FDCE   | -     |      5.449 (r) | SLOW    |      1.882 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[2]  | FDCE   | -     |      6.103 (r) | SLOW    |      2.208 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[3]  | FDCE   | -     |      5.882 (r) | SLOW    |      2.140 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[0] | FDCE   | -     |      5.768 (r) | SLOW    |      2.080 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[1] | FDCE   | -     |      5.697 (r) | SLOW    |      2.048 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[2] | FDCE   | -     |      6.062 (r) | SLOW    |      2.209 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[3] | FDCE   | -     |      6.082 (r) | SLOW    |      2.224 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_HSYNC    | FDCE   | -     |      5.770 (r) | SLOW    |      2.026 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[0]   | FDCE   | -     |      5.847 (r) | SLOW    |      2.105 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[1]   | FDCE   | -     |      5.860 (r) | SLOW    |      2.124 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[2]   | FDCE   | -     |      5.809 (r) | SLOW    |      2.084 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[3]   | FDCE   | -     |      5.800 (r) | SLOW    |      2.075 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_VSYNC    | FDCE   | -     |      5.831 (r) | SLOW    |      2.121 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         5.534 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.654 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_BLUE[0]  |   5.498 (r) | SLOW    |   1.914 (r) | FAST    |    0.049 |
PAD_O_VGA_BLUE[1]  |   5.449 (r) | SLOW    |   1.882 (r) | FAST    |    0.000 |
PAD_O_VGA_BLUE[2]  |   6.103 (r) | SLOW    |   2.208 (r) | FAST    |    0.654 |
PAD_O_VGA_BLUE[3]  |   5.882 (r) | SLOW    |   2.140 (r) | FAST    |    0.433 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.103 (r) | SLOW    |   1.882 (r) | FAST    |    0.654 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.385 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_GREEN[0] |   5.768 (r) | SLOW    |   2.080 (r) | FAST    |    0.071 |
PAD_O_VGA_GREEN[1] |   5.697 (r) | SLOW    |   2.048 (r) | FAST    |    0.000 |
PAD_O_VGA_GREEN[2] |   6.062 (r) | SLOW    |   2.209 (r) | FAST    |    0.364 |
PAD_O_VGA_GREEN[3] |   6.082 (r) | SLOW    |   2.224 (r) | FAST    |    0.385 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.082 (r) | SLOW    |   2.048 (r) | FAST    |    0.385 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_RED[0]   |   5.847 (r) | SLOW    |   2.105 (r) | FAST    |    0.047 |
PAD_O_VGA_RED[1]   |   5.860 (r) | SLOW    |   2.124 (r) | FAST    |    0.060 |
PAD_O_VGA_RED[2]   |   5.809 (r) | SLOW    |   2.084 (r) | FAST    |    0.009 |
PAD_O_VGA_RED[3]   |   5.800 (r) | SLOW    |   2.075 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.860 (r) | SLOW    |   2.075 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
