

================================================================
== Vitis HLS Report for 'first_swap_8_s'
================================================================
* Date:           Thu Apr 28 15:57:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.551 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [prueba_booth/src/premults.cpp:5]   --->   Operation 2 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [prueba_booth/src/premults.cpp:5]   --->   Operation 3 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 0" [prueba_booth/src/premults.cpp:5]   --->   Operation 4 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.58ns)   --->   "%icmp_ln870 = icmp_eq  i8 %p_read_2, i8 0"   --->   Operation 5 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i8 %output_r, i64 0, i64 1" [prueba_booth/src/premults.cpp:9]   --->   Operation 6 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.30ns)   --->   "%select_ln7 = select i1 %icmp_ln870, i8 %p_read_1, i8 %p_read_2" [prueba_booth/src/premults.cpp:7]   --->   Operation 7 'select' 'select_ln7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.30ns)   --->   "%select_ln7_1 = select i1 %icmp_ln870, i8 0, i8 %p_read_1" [prueba_booth/src/premults.cpp:7]   --->   Operation 8 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.66ns)   --->   "%store_ln12 = store i8 %select_ln7, i1 %output_addr" [prueba_booth/src/premults.cpp:12]   --->   Operation 9 'store' 'store_ln12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 10 [1/1] (0.66ns)   --->   "%store_ln9 = store i8 %select_ln7_1, i1 %output_addr_1" [prueba_booth/src/premults.cpp:9]   --->   Operation 10 'store' 'store_ln9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln16 = ret i1 %icmp_ln870" [prueba_booth/src/premults.cpp:16]   --->   Operation 11 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1      (read         ) [ 00]
p_read_2      (read         ) [ 00]
output_addr   (getelementptr) [ 00]
icmp_ln870    (icmp         ) [ 00]
output_addr_1 (getelementptr) [ 00]
select_ln7    (select       ) [ 00]
select_ln7_1  (select       ) [ 00]
store_ln12    (store        ) [ 00]
store_ln9     (store        ) [ 00]
ret_ln16      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="p_read_1_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="8" slack="0"/>
<pin id="16" dir="0" index="1" bw="8" slack="0"/>
<pin id="17" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="p_read_2_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="8" slack="0"/>
<pin id="23" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="output_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="1" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="output_addr_1_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="47" dir="0" index="4" bw="1" slack="0"/>
<pin id="48" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="49" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="50" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 store_ln9/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="icmp_ln870_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="select_ln7_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="select_ln7_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="51"><net_src comp="26" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="52"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="57"><net_src comp="20" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="53" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="20" pin="2"/><net_sink comp="59" pin=2"/></net>

<net id="67"><net_src comp="59" pin="3"/><net_sink comp="42" pin=4"/></net>

<net id="73"><net_src comp="53" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="14" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="68" pin="3"/><net_sink comp="42" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {1 }
 - Input state : 
	Port: first_swap<8> : p_read | {1 }
	Port: first_swap<8> : p_read1 | {1 }
  - Chain level:
	State 1
		select_ln7 : 1
		select_ln7_1 : 1
		store_ln12 : 2
		store_ln9 : 2
		ret_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  |   select_ln7_fu_59  |    0    |    8    |
|          |  select_ln7_1_fu_68 |    0    |    8    |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln870_fu_53  |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   | p_read_1_read_fu_14 |    0    |    0    |
|          | p_read_2_read_fu_20 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    27   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   27   |
+-----------+--------+--------+
