/*
 * Copyright 2014 Vodalys
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/ {

	/* these are used by bootloader for disabling nodes */
	aliases {
		usdhc2 = &usdhc3;
	};

	chosen {
		bootargs = "console=ttymxc1,115200";
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";

		led0_red {
			gpios = <&gpio6 11 0>;
			default-state = "off";
        };
		led0_green {
			gpios = <&gpio6 14 0>;
			default-state = "on";
        };
		led1_red {
			gpios = <&gpio6 15 0>;
			default-state = "off";
		};
		led1_green {
			gpios = <&gpio6 16 0>;
			default-state = "on";
		};
	};

	sound {
		compatible = "fsl,imx6q-vbx3-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-vbx3-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"LINE_IN", "Line In Jack";
		mux-int-port = <1>;
		mux-ext-port = <5>;
	};

	v4l2cap0: v4l2cap@ipu1 {
		compatible = "fsl,imx6-v4l2-capture";
		#address-cells = <1>;
		#size-cells = <0>;
		ipu = <&ipu1>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_csi0>;
		status = "okay";

		/* CSI0 */
		port@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* Parallel bus */
			csi0: endpoint@0 {
				reg = <0>;
				//remote-endpoint = <&hdmi0_out>;
				remote-endpoint = <&csi0_fpga_out>;
				bus-width = <16>;
				//data-shift = <4>; /* Lines 19:4 used */
			};
		};
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 30 0>;
	status = "okay";
};

&hdmi {
	ddc-i2c-bus = <&i2c2>;
	status = "okay";
};

&ecspi3 {
	fsl,spi-num-chipselects = <4>;
	cs-gpios = <&gpio4 24 0>,<&gpio4 25 0>,<&gpio4 28 0>,<&gpio4 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	spi@0 { /* CDCM6208 */
		compatible = "spidev";
		reg = <0>;
		spi-max-frequency = <20000000>;
	};
	spi@1 {
		compatible = "ti,lmh0395";
		reg = <1>;
		spi-max-frequency = <20000000>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
			};
			port@1 {
				reg = <1>;
				sdi0_out0: endpoint {
					remote-endpoint = <&sdi0_fpga_in>;
				};
			};
			port@2 {
				reg = <2>;
			};
		};
	};
	spi@2 {
		compatible = "ti,lmh0395";
		reg = <2>;
		spi-max-frequency = <20000000>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
			};
			port@1 {
				reg = <1>;
				sdi1_out0: endpoint {
					remote-endpoint = <&sdi1_fpga_in>;
				};
			};
			port@2 {
				reg = <2>;
				/* Output disabled */
			};
		};
	};
	lattice-ecp3@3 { /* FPGA */
		compatible = "arm,ecp3-35";
		reg = <3>;
		spi-max-frequency = <20000000>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&vgen6_reg>;
		VDDIO-supply = <&vgen6_reg>;
		sysclk = <24000000>;
	};

	hdmiin1: adv7611@4c {
		compatible = "adi,adv7611";
		reset-gpios = <&gpio1 20 0>;
		reg = <0x4c 0x68 0x66 0x64 0x62
			0x60 0x5e 0x5c 0x5a 0x58 0x56
			0x54 0x52>;
		reg-names = "main", "avlink", "cec", "infoframe", "esdp",
				"dpp", "afe", "rep", "edid", "hdmi", "test",
				"cp", "vdp";
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
			};
			port@1 {
				reg = <1>;
				hdmi0_out: endpoint@1 {
					remote-endpoint = <&hdmi0_fpga_in>;
					//remote-endpoint = <&csi0>;
					bus-width = <16>;
				};
			};
		};
	};

	hdmiin2: adv7604@20 {
		compatible = "adi,adv7604";
		reset-gpios = <&gpio1 18 0>;
		reg = <0x20>;
		hpd-gpios = <&gpio2 1 0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
			};
			port@1 {
				reg = <1>;
			};
			port@2 {
				reg = <2>;
			};
			port@3 {
				reg = <3>;
			};
			port@4 {
				reg = <4>;
			};
			port@5 {
				reg = <5>;
			};
			port@6 {
				reg = <6>;
				hdmi1_out: endpoint@6 {
					remote-endpoint = <&hdmi1_fpga_in>;
				};
			};
		};
	};

	vbx3_fpga@51 {
		compatible = "vbx,vbx3_fpga";
		reg = <0x51>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				sdi0_fpga_in: endpoint {
					remote-endpoint = <&sdi0_out0>;
				};
			};
			port@1 {
				reg = <1>;
				hdmi0_fpga_in: endpoint {
					remote-endpoint = <&hdmi0_out>;
				};
			};
			port@2 {
				reg = <2>;
				sdi1_fpga_in: endpoint {
					remote-endpoint = <&sdi1_out0>;
				};
			};
			port@3 {
				reg = <3>;
				hdmi1_fpga_in: endpoint {
					remote-endpoint = <&hdmi1_out>;
				};
			};
			port@4 {
				reg = <4>;
				csi0_fpga_out: endpoint {
					bus-width = <16>;
					remote-endpoint = <&csi0>;
				};
			};
/*			port@5 {
				reg = <5>;
				csi1_fpga_out: endpoint {
					bus-width = <16>;
					remote-endpoint = <&csi1>;
				};
			};*/
		};
	};

	rtc@68 {
		compatible = "dallas,ds1339";
		reg = <0x68>;
	};

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_vbx>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-vodabox3 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* SGTL5000 sys_mclk */
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x1b800		/* ADV7604 Hotplug */
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20		0x1b0b0		/* ADV7611 reset */
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18		0x1b0b0		/* ADV7604 reset */
			>;
		};

		pinctrl_fec: fecgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN		0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK			0x4001b0a8
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER			0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0   0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1   0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0   0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1   0x1b0b0
			>;
		};


		pinctrl_uart1: uart1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3_vbx: i2c3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x100b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x80000000 /* CDCM6208 */
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0x80000000 /* LMH0395 */
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28 0x80000000 /* LMH0395 */
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29 0x80000000 /* FPGA */
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS		0x130b0
				MX6QDL_PAD_DISP0_DAT14__AUD5_RXC		0x130b0
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD		0x130b0
			>;
		};

		pinctrl_ipu1_csi0: ipu1_csi0grp {
			fsl,pins = <
				/*MX6QDL_PAD_EIM_D27__IPU1_CSI0_DATA00 0x80000000
				MX6QDL_PAD_EIM_D26__IPU1_CSI0_DATA01 0x80000000*/
				MX6QDL_PAD_EIM_D31__IPU1_CSI0_DATA02 0x80000000
				MX6QDL_PAD_EIM_D30__IPU1_CSI0_DATA03 0x80000000
				MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 0x80000000
				MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 0x80000000
				MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 0x80000000
				MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 0x80000000
				MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 0x80000000
				MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 0x80000000
				/*MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x80000000
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x80000000*/
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000
				/* Clock and Data only : BT.656 mode */
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				/*MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000*/
			>;
		};
	};
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	vmmc-supply = <&sw2_reg>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 30 0>;
	status = "okay";
};

&hdmi {
	ddc-i2c-bus = <&i2c2>;
	status = "okay";
};

&ssi1 {
	status = "okay";
	fsl,mode = "i2s-master";
	fsl,ssi-asynchronous;
};

&vpu {
	compatible = "fsl,imx6q-vpu";
	clocks = <&clks 168>, <&clks 140>, <&clks 142>;
	clock-names = "per", "ahb", "ocram";
	iramsize = <0x21000>;
	iram = <&ocram>;
	resets = <&src 1>;
	status = "okay";
	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
