Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "scheduler_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/scheduler_wrapper.ngc"

---- Source Options
Top Module Name                    : scheduler_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/scheduler_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v1_00_b.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_d.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dly1_mux.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd" in Library ipif_common_v1_00_d.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_calc.vhd" in Library ipif_common_v1_00_d.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_wr.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dpram_select.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/srl16_fifo.vhd" in Library opb_ipif_v2_00_h.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_rd.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_reset.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_d.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_d.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" in Library opb_ipif_v2_00_h.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/parallel.vhd" in Library opb_Scheduler_Master_v1_00_a.
Entity <parallel> compiled.
Entity <parallel> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/infer_bram.vhd" in Library opb_Scheduler_Master_v1_00_a.
Entity <infer_bram> compiled.
Entity <infer_bram> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd" in Library opb_ipif_v2_00_h.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd" in Library opb_ipif_v2_00_h.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/reset_control.vhd" in Library opb_ipif_v2_00_h.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v2_00_h.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/user_logic.vhd" in Library opb_Scheduler_Master_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" in Library opb_Scheduler_Master_v1_00_a.
Entity <opb_Scheduler_Master> compiled.
Entity <opb_Scheduler_Master> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/scheduler_wrapper.vhd" in Library work.
Entity <scheduler_wrapper> compiled.
Entity <scheduler_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <scheduler_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_scheduler_master> in library <opb_Scheduler_Master_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "00010010000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010010111111111111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (110)
	C_ARD_NUM_CE_ARRAY = (4)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = 1
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <user_logic> in library <opb_Scheduler_Master_v1_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_NUM_CE = 4

Analyzing hierarchy for entity <master_attachment> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 5
	C_MASTER_ARB_MODEL = 0
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <address_decoder> in library <opb_ipif_v2_00_h> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 24
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32

Analyzing hierarchy for entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <slave_attachment> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_DEV_ADDR_DECODE_WIDTH = 8
	C_DEV_BASEADDR = "00010010000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <ipif_common_v1_00_d> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <parallel> in library <opb_Scheduler_Master_v1_00_a> (architecture <imp>) with generics.
	CHUNK_BITS = 32
	INPUT_BITS = 128
	OUTPUT_BITS = 7

Analyzing hierarchy for entity <infer_bram> in library <opb_Scheduler_Master_v1_00_a> (architecture <implementation>) with generics.
	ADDRESS_BITS = 9
	DATA_BITS = 32

Analyzing hierarchy for entity <addr_load_and_incr> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_BUS_WIDTH = 30

Analyzing hierarchy for entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 4
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 0
	C_AW = 24
	C_BAR = "000000000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 8
	C_AW = 32
	C_BAR = "00010010000000000000000000000000"

Analyzing hierarchy for entity <ld_arith_reg2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <scheduler_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <scheduler_wrapper> analyzed. Unit <scheduler_wrapper> generated.

Analyzing generic Entity <opb_scheduler_master> in library <opb_Scheduler_Master_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "00010010000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010010111111111111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_CS' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_CE' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_IPMstTrans' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_Burst' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_DMA_Ack' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd" line 368: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
Entity <opb_scheduler_master> analyzed. Unit <opb_scheduler_master> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (110)
	C_ARD_NUM_CE_ARRAY = (4)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = 1
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" line 1188: Unconnected output port 'Addr_Match' of component 'address_decoder'.
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <master_attachment> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 5
	C_MASTER_ARB_MODEL = 0
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
    Set user-defined property "INIT =  AAAE" for instance <I_LUT4> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate_0[30].I_FDRE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate_1[31].I_FDRE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_RDRE_CE_D1> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[0].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[1].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[2].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[3].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[4].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[5].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[6].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[7].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[8].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[9].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[10].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[11].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[12].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[13].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[14].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[15].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[16].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[17].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[18].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[19].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[20].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[21].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[22].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[23].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[24].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[25].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[26].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[27].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[28].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[29].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  E" for instance <I_SeqAddr_BusLock_LUT2> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_BusLock> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_SeqAddr> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_RNW> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> in unit <master_attachment>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'FIFO_Full' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'FIFO_Empty' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Addr' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Underflow' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Overflow' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <master_attachment> analyzed. Unit <master_attachment> generated.

Analyzing generic Entity <addr_load_and_incr> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_BUS_WIDTH = 30
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[0].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[1].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[2].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[3].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[4].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[5].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[6].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[7].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[8].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[9].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[10].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[11].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[12].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[13].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[14].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[15].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[16].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[17].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[18].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[19].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[20].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[21].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[22].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[23].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[24].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[25].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[26].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[27].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[28].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 157: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 169: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 176: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 185: Instantiating black box module <MUXCY_L>.
Entity <addr_load_and_incr> analyzed. Unit <addr_load_and_incr> generated.

Analyzing generic Entity <srl_fifo_rbu.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 4
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
Entity <srl_fifo_rbu.1> analyzed. Unit <srl_fifo_rbu.1> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <address_decoder> in library <opb_ipif_v2_00_h> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 24
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[0].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGWRCE_FF_I> in unit <address_decoder>.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 0
	C_AW = 24
	C_BAR = "000000000000000000000000"
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing Entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux_blk> analyzed. Unit <ip2bus_srmux_blk> generated.

Analyzing Entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux> analyzed. Unit <ip2bus_srmux> generated.

Analyzing generic Entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
    Set user-defined property "KEEP =  TRUE" for signal <reg_addr_plus1>.
Entity <bus2ip_amux> analyzed. Unit <bus2ip_amux> generated.

Analyzing generic Entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux_blk> analyzed. Unit <ip2bus_dmux_blk> generated.

Analyzing generic Entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux> analyzed. Unit <ip2bus_dmux> generated.

Analyzing generic Entity <slave_attachment> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010010000000000000000000000000",
	                          "0000000000000000000000000000000000010010111111111111111111111111")
	C_DEV_ADDR_DECODE_WIDTH = 8
	C_DEV_BASEADDR = "00010010000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'FIFO_Full' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'Underflow' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'Overflow' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 8
	C_AW = 32
	C_BAR = "00010010000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <ld_arith_reg2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
Entity <ld_arith_reg2> analyzed. Unit <ld_arith_reg2> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <srl_fifo_rbu.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
Entity <srl_fifo_rbu.2> analyzed. Unit <srl_fifo_rbu.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <ipif_common_v1_00_d> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <user_logic> in library <opb_Scheduler_Master_v1_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_NUM_CE = 4
INFO:Xst:2679 - Register <RETURN_bit_set_218$mux0004> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_219$mux0004> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing generic Entity <parallel> in library <opb_Scheduler_Master_v1_00_a> (Architecture <imp>).
	CHUNK_BITS = 32
	INPUT_BITS = 128
	OUTPUT_BITS = 7
    Set property "PRIORITY_EXTRACT = force" for signal <pri_out>.
Entity <parallel> analyzed. Unit <parallel> generated.

Analyzing generic Entity <infer_bram> in library <opb_Scheduler_Master_v1_00_a> (Architecture <implementation>).
	ADDRESS_BITS = 9
	DATA_BITS = 32
Entity <infer_bram> analyzed. Unit <infer_bram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <RETURN_bit_set_289$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_293$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_291$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_295$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <bus2ip_amux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd".
    Found 32-bit adder for signal <addr_plus1>.
    Found 32-bit register for signal <reg_addr_plus1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bus2ip_amux> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ip2bus_srmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd".
Unit <ip2bus_srmux> synthesized.


Synthesizing Unit <ip2bus_dmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd".
Unit <ip2bus_dmux> synthesized.


Synthesizing Unit <parallel>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/parallel.vhd".
    Found finite state machine <FSM_0> for signal <find_current>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | narrow_search                                  |
    | Power Up State     | narrow_search                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 5-bit 1-of-33 priority encoder for signal <pri_out>.
    Found 7-bit register for signal <best>.
    Found 4-bit register for signal <narrow>.
    Found 32-bit register for signal <pri_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  43 D-type flip-flop(s).
	inferred   5 Priority encoder(s).
Unit <parallel> synthesized.


Synthesizing Unit <infer_bram>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/infer_bram.vhd".
    Found 512x32-bit single-port RAM <Mram_BRAM_DATA> for signal <BRAM_DATA>.
    Found 32-bit register for signal <DOA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <infer_bram> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<24:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<27:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Soft_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <current_state_master>.
    -----------------------------------------------------------------------
    | States             | 100                                            |
    | Transitions        | 145                                            |
    | Inputs             | 40                                             |
    | Outputs            | 76                                             |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | current_state_master$and0000 (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <Error_Request$mux0005>.
    Found 8-bit register for signal <SCH2TM_data>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <IP2Bus_Ack>.
    Found 8-bit comparator equal for signal <bus_data_out$cmp_eq0000> created at line 1221.
    Found 1-bit register for signal <Check_SchedParam_Request>.
    Found 7-bit register for signal <current_entry_pri_value>.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0017> created at line 1551.
    Found 128-bit comparator equal for signal <current_state_master$cmp_eq0018> created at line 1605.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0020> created at line 1805.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0021> created at line 1805.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0022> created at line 1848.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0023> created at line 1854.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0024> created at line 1859.
    Found 32-bit comparator greatequal for signal <current_state_master$cmp_ge0000> created at line 1373.
    Found 32-bit register for signal <debug_reg>.
    Found 1-bit register for signal <Default_Priority_Request>.
    Found 32-bit register for signal <deq_pri_entry>.
    Found 32-bit register for signal <dequeue_entry>.
    Found 1-bit register for signal <Dequeue_Request>.
    Found 1-bit 128-to-1 multiplexer for signal <e_entry$mux0000> created at line 415.
    Found 1-bit register for signal <encoder_enable>.
    Found 128-bit register for signal <encoder_input>.
    Found 32-bit register for signal <enqueue_entry>.
    Found 32-bit register for signal <enqueue_pri_entry>.
    Found 1-bit register for signal <Enqueue_Request>.
    Found 1-bit register for signal <Error_Request>.
    Found 1-bit register for signal <Get_EncoderOutput_Request>.
    Found 1-bit register for signal <Get_Entry_Request>.
    Found 1-bit register for signal <Get_IdleThread_Request>.
    Found 1-bit register for signal <Get_SchedParam_Request>.
    Found 8-bit register for signal <idle_thread_id>.
    Found 1-bit register for signal <idle_thread_valid>.
    Found 1-bit register for signal <inside_reset>.
    Found 1-bit register for signal <Is_Empty_Request>.
    Found 1-bit register for signal <Is_Queued_Request>.
    Found 4-bit register for signal <lock_count>.
    Found 4-bit addsub for signal <lock_count$share0000> created at line 1043.
    Found 1-bit register for signal <lock_op>.
    Found 32-bit register for signal <lookup_entry>.
    Found 32-bit adder for signal <lookup_entry_next$addsub0000> created at line 1337.
    Found 8-bit register for signal <lookup_id>.
    Found 1-bit register for signal <MALLOC_Lock_Request>.
    Found 1-bit register for signal <malloc_mutex>.
    Found 8-bit register for signal <malloc_mutex_holder>.
    Found 1-bit register for signal <Master_Read_Data_Request>.
    Found 7-bit register for signal <new_priority>.
    Found 8-bit register for signal <next_thread_id_reg>.
    Found 1-bit register for signal <Next_Thread_Valid_reg>.
    Found 7-bit register for signal <old_priority>.
    Found 8-bit register for signal <old_tail_ptr>.
    Found 1-bit register for signal <Preemption_Interrupt_Enable>.
    Found 7-bit comparator less for signal <Preemption_Interrupt_Line$cmp_lt0000> created at line 2021.
    Found 9-bit up counter for signal <reset_addr>.
    Found 1-bit register for signal <sched_busy>.
    Found 32-bit register for signal <sched_param>.
    Found 1-bit register for signal <Set_IdleThread_Request>.
    Found 1-bit register for signal <Set_SchedParam_Request>.
    Found 1-bit register for signal <temp_valid>.
    Found 1-bit register for signal <Toggle_Preemption_Request>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 483 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <user_logic> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd".
    Found 1-bit register for signal <decode_hit_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd".
Unit <ip2bus_srmux_blk> synthesized.


Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd".
Unit <ip2bus_dmux_blk> synthesized.


Synthesizing Unit <addr_load_and_incr>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd".
WARNING:Xst:646 - Signal <Bus_cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_load_and_incr> synthesized.


Synthesizing Unit <srl_fifo_rbu_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
WARNING:Xst:646 - Signal <addr_cy<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit xor2 for signal <hsum_A>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 362.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_1> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<8:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <ld_arith_reg2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg2> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <srl_fifo_rbu_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
WARNING:Xst:646 - Signal <addr_cy<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit xor2 for signal <hsum_A>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 362.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_2> synthesized.


Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd".
WARNING:Xst:647 - Input <DMA2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstNum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <toggle_priority> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loadable_Bus_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mst_SM_cs_EQ_Wait_For_Req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_Request_HasPriority> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <Mst_SM_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset_withNotReqs (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_state                                     |
    | Power Up State     | wait_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma>.
    Found 1-bit register for signal <Bus2IP_MstWrAck_ma>.
    Found 1-bit register for signal <all_buffered_data_written>.
    Found 1-bit register for signal <Bus2IP_MstError_Flag>.
    Found 1-bit register for signal <Bus2IP_MstLastAck_i>.
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma_p1_d1>.
    Found 1-bit register for signal <bus2ip_mstretry_i>.
    Found 1-bit register for signal <bus2ip_msttimeout_i>.
    Found 1-bit register for signal <ipic_rd_was_retried>.
    Found 1-bit register for signal <last_mstrd_burst_ack_d1>.
    Found 1-bit register for signal <ma2sa_rd_i>.
    Found 1-bit register for signal <Mn_Select_i>.
    Found 1-bit register for signal <multiple_beats>.
    Found 1-bit register for signal <retained_state_retry_active>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
Unit <master_attachment> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:646 - Signal <rd_or_wr_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma2sa_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipic_timeout_cnt<1:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <devicesel_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_wrreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_rdreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_burst_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_Burst_rd_gateoff_needed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <slv_mstrsm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 21                                             |
    | Inputs             | 14                                             |
    | Outputs            | 3                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | mstr_idle                                      |
    | Power Up State     | mstr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <SA2MA_WrAck>.
    Found 1-bit register for signal <SA2MA_TimeOut>.
    Found 32-bit register for signal <Bus2IP_Addr_sa>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 1-bit register for signal <SA2MA_Error>.
    Found 1-bit register for signal <SA2MA_Retry>.
    Found 4-bit register for signal <Bus2IP_BE_sa>.
    Found 2-bit register for signal <addr_sel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_mstr>.
    Found 1-bit register for signal <bus2ip_devicesel_opb>.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 1-bit register for signal <Bus2IP_WrReq_i>.
    Found 1-bit register for signal <bus2ip_wrreq_opb>.
    Found 1-bit register for signal <eff_seqaddr_d1>.
    Found 1-bit register for signal <ma2sa_rd_d1>.
    Found 1-bit register for signal <ma2sa_rd_flag>.
    Found 1-bit register for signal <ma2sa_rd_re>.
    Found 1-bit register for signal <ma2sa_select_d1>.
    Found 1-bit register for signal <ma2sa_select_d2>.
    Found 1-bit register for signal <ma2sa_xferack_d1>.
    Found 1-bit register for signal <mstr_burst>.
    Found 5-bit comparator greater for signal <mstr_burst_set$cmp_gt0000> created at line 1554.
    Found 1-bit register for signal <mstr_busy>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 1-bit register for signal <opb_burst>.
    Found 1-bit register for signal <opb_busy_reg>.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_rnw_d2>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 1-bit register for signal <opb_seqaddr_d1>.
    Found 1-bit register for signal <sa2ma_rdrdy_i>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_xferack_i>.
    Found 7-bit register for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <valid_decode_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 207 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bus2ip_rdreq_rfifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_vacancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DMA2Bus_MstNum> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <CONST_ALL_IP_BYTES_ENABLED> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_scheduler_master>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_Scheduler_Master_v1_00_a/hdl/vhdl/opb_Scheduler_Master.vhd".
WARNING:Xst:653 - Signal <ZERO_IP2RFIFO_Data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_IntrEvent<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <opb_scheduler_master> synthesized.


Synthesizing Unit <scheduler_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/scheduler_wrapper.vhd".
Unit <scheduler_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 512x32-bit single-port RAM                            : 3
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 4-bit addsub                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 112
 1-bit register                                        : 77
 128-bit register                                      : 1
 2-bit register                                        : 1
 32-bit register                                       : 18
 4-bit register                                        : 4
 7-bit register                                        : 5
 8-bit register                                        : 6
# Comparators                                          : 13
 128-bit comparator equal                              : 1
 31-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 5-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator equal                                : 7
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1
# Priority Encoders                                    : 1
 5-bit 1-of-33 priority encoder                        : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/slv_mstrsm_cs/FSM> on signal <slv_mstrsm_cs[1:2]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 mstr_idle       | 00
 mstr_device_sel | 01
 mstr_set_req    | 10
-----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mst_SM_cs/FSM> on signal <Mst_SM_cs[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 wait_state       | 000
 wait_for_req     | 001
 wait_for_rdrdy   | 010
 mn_req           | 011
 burst_count_acks | 100
 check_retry_type | 101
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <scheduler/USER_LOGIC_I/current_state_master/FSM> on signal <current_state_master[1:100]> with one-hot encoding.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
 State                                             | Encoding
-----------------------------------------------------------------------------------------------------------------------------------------------------------
 idle                                              | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 wait_trans_done                                   | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 reset                                             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 reset_bram                                        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 reset_wait_4_ack                                  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 get_encoder_output                                | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 set_sched_param_begin                             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 set_sched_param_lookup_setpri_entries_begin       | 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_setpri_entries_idle        | 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_setpri_entries_finished    | 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_pri_entry_idle         | 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_pri_entry_finished     | 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_priority_field_check              | 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_head_ptr_idle          | 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_head_ptr_finished      | 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_tail_ptr_idle          | 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_tail_ptr_finished      | 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_prev_ptr_idle              | 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_prev_ptr_finished          | 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_write_back_deq_pri_entry          | 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_begin_add_to_new_pri_queue        | 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_init_tail_ptr                     | 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_enq_old_tail_ptr_idle      | 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_update_enqueue_info               | 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_write_back_entries                | 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_wait_for_encoder_0                | 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_wait_for_encoder_1                | 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_last_wait_0                       | 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_last_wait_1                       | 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_check_encoder                     | 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_highest_pri_entry_idle     | 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_highest_pri_entry_finished | 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_preemption_check                  | 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_return_with_error                 | 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_return_with_no_error              | 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 get_sched_param_begin                             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 get_sched_param_lookup_entry                      | 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 get_sched_param_lookup_entry_idle                 | 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 get_sched_param_lookup_entry_finished             | 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_begin                           | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 check_sched_param_lookup_entries                  | 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_lookup_entries_idle             | 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_lookup_entries_finished         | 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 enq_begin                                         | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 enq_lookup_enqueue_entry_idle                     | 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 enq_lookup_enqueue_entry_finished                 | 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 enq_start_hw_thread_begin                         | 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 enq_start_hw_thread_ack_read                      | 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 enq_start_hw_thread_wait_for_ack                  | 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 enq_start_hw_thread_finished                      | 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 enq_lookup_enqueue_pri_entry_idle                 | 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 enq_lookup_enqueue_pri_entry_finished             | 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 enq_init_head_pointer                             | 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 enq_init_tail_pointer                             | 0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 enq_wait_for_encoder_0                            | 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 enq_lookup_old_tail_ptr                           | 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 enq_lookup_old_tail_ptr_idle                      | 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 enq_lookup_old_tail_ptr_finished                  | 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 enq_write_back_entries                            | 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 enq_lookup_highest_pri_entry                      | 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 enq_lookup_highest_pri_entry_idle                 | 0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 enq_lookup_highest_pri_entry_finished             | 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 enq_preemption_check                              | 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 deq_begin                                         | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 deq_lookup_dequeue_entry_idle                     | 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 deq_lookup_dequeue_entry_finished                 | 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 deq_lookup_deq_pri_entry_idle                     | 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 deq_lookup_deq_pri_entry_finished                 | 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 deq_lookup_old_head_ptr_idle                      | 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 deq_lookup_old_head_ptr_finished                  | 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 deq_write_back_entries                            | 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 deq_wait_for_encoder_0                            | 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 deq_wait_for_encoder_1                            | 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 deq_wait_for_encoder_2                            | 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 deq_check_encoder_output                          | 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 deq_lookup_highest_pri_entry_idle                 | 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 deq_lookup_highest_pri_entry_finished             | 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 malloc_lock                                       | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 malloc_lock_idle                                  | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 malloc_lock_idle_finished                         | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 malloc_lock_acquire                               | 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 malloc_lock_acquire_return                        | 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 malloc_lock_release                               | 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 malloc_lock_release_next                          | 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 malloc_lock_release_return                        | 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 get_entry_begin                                   | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 get_entry_lookup_entry                            | 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 get_entry_lookup_entry_idle                       | 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 get_entry_lookup_entry_finished                   | 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 is_queued_begin                                   | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 is_queued_lookup_entry                            | 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 is_queued_lookup_entry_idle                       | 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 is_queued_lookup_entry_finished                   | 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 is_empty_check                                    | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 is_empty_finished                                 | 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_begin                             | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 set_idle_thread_lookup_entries_idle               | 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_lookup_entries_finished           | 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_return_with_error                 | 1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_return_with_no_error              | 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <scheduler/USER_LOGIC_I/priority_encoder/find_current/FSM> on signal <find_current[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 narrow_search | 00
 prior_encode  | 01
 prior_read    | 11
---------------------------
WARNING:Xst:2404 -  FFs/Latches <dequeue_entry<0:30>> (without init value) have a constant value of 0 in block <user_logic>.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <infer_bram>.
INFO:Xst - The RAM <Mram_BRAM_DATA> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <infer_bram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 3
 512x32-bit single-port block RAM                      : 3
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 4-bit addsub                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 898
 Flip-Flops                                            : 898
# Comparators                                          : 13
 128-bit comparator equal                              : 1
 31-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 5-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator equal                                : 7
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1
# Priority Encoders                                    : 1
 5-bit 1-of-33 priority encoder                        : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SCH2TM_data_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <scheduler_wrapper> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <parallel> ...

Optimizing unit <address_decoder> ...

Optimizing unit <addr_load_and_incr> ...

Optimizing unit <srl_fifo_rbu_1> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg2> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <srl_fifo_rbu_2> ...

Optimizing unit <user_logic> ...

Optimizing unit <master_attachment> ...

Optimizing unit <slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/last_mstrd_burst_ack_d1> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstRdAck_ma> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstRdAck_ma_p1_d1> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/SA2MA_Error> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/sln_errack_i> has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/mstr_burst> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/SA2MA_Retry> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/ipic_rd_was_retried> (without init value) has a constant value of 0 in block <scheduler_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/decode_hit_reg> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/USER_LOGIC_I/sched_param_30> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/USER_LOGIC_I/sched_param_31> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_0> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_1> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_2> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_3> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_0> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_1> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_2> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_3> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_dec> of sequential type is unconnected in block <scheduler_wrapper>.
WARNING:Xst:2677 - Node <scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/ma2sa_select_d2> of sequential type is unconnected in block <scheduler_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <scheduler_wrapper> is equivalent to the following FF/Latch : <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 

Final Macro Processing ...

Processing Unit <scheduler_wrapper> :
	Found 4-bit shift register for signal <scheduler/USER_LOGIC_I/current_state_master_FSM_FFd14>.
Unit <scheduler_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 975
 Flip-Flops                                            : 975
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/scheduler_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 275

Cell Usage :
# BELS                             : 2358
#      GND                         : 1
#      INV                         : 165
#      LUT1                        : 43
#      LUT2                        : 123
#      LUT3                        : 114
#      LUT4                        : 386
#      LUT5                        : 295
#      LUT6                        : 728
#      MULT_AND                    : 15
#      MUXCY                       : 274
#      MUXCY_L                     : 40
#      MUXF7                       : 47
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 980
#      FD                          : 84
#      FDCE                        : 32
#      FDE                         : 36
#      FDR                         : 388
#      FDRE                        : 224
#      FDRS                        : 192
#      FDRSE                       : 3
#      FDS                         : 20
#      FDSE                        : 1
# RAMS                             : 3
#      RAMB36_EXP                  : 3
# Shift Registers                  : 37
#      SRL16E                      : 36
#      SRLC16E                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             980  out of  44800     2%  
 Number of Slice LUTs:                 1891  out of  44800     4%  
    Number used as Logic:              1854  out of  44800     4%  
    Number used as Memory:               37  out of  13120     0%  
       Number used as SRL:               37

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2138
   Number with an unused Flip Flop:    1158  out of   2138    54%  
   Number with an unused LUT:           247  out of   2138    11%  
   Number of fully used LUT-FF pairs:   733  out of   2138    34%  
   Number of unique control sets:       213

IO Utilization: 
 Number of IOs:                         275
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    148     2%  
    Number using Block RAM only:          3

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
OPB_Clk                            | NONE(scheduler/OPB_IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_0)| 1020  |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
OPB_Rst                            | NONE                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.863ns (Maximum Frequency: 170.561MHz)
   Minimum input arrival time before clock: 5.005ns
   Maximum output required time after clock: 3.238ns
   Maximum combinational path delay: 0.334ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.863ns (frequency: 170.561MHz)
  Total number of paths / destination ports: 118608 / 2456
-------------------------------------------------------------------------
Delay:               5.863ns (Levels of Logic = 12)
  Source:            scheduler/USER_LOGIC_I/lookup_entry_31 (FF)
  Destination:       scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: scheduler/USER_LOGIC_I/lookup_entry_31 to scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.471   0.989  scheduler/USER_LOGIC_I/lookup_entry_31 (scheduler/USER_LOGIC_I/lookup_entry_31)
     LUT5:I0->O            1   0.094   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_lut<0> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<0> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<1> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<2> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<3> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<4> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<5> (scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<5>)
     MUXCY:CI->O          22   0.254   0.593  scheduler/USER_LOGIC_I/Mcompar_current_state_master_cmp_ge0000_cy<6> (scheduler/USER_LOGIC_I/current_state_master_cmp_ge0000)
     LUT6:I5->O            1   0.094   0.576  scheduler/USER_LOGIC_I/IP2Bus_MstWrReq_1 (scheduler/USER_LOGIC_I/IP2Bus_MstWrReq)
     LUT4:I2->O            6   0.094   0.507  scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_LUT4 (scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Reset_withNotReqs)
     LUT2:I1->O            3   0.094   0.587  scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset1_1 (scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset1)
     LUT2:I0->O            2   0.094   0.341  scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_SeqAddr_BusLock_LUT2 (scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_SeqAddr_BusLock_Reset)
     FDRE:R                    0.573          scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock
    ----------------------------------------
    Total                      5.863ns (2.270ns logic, 3.593ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 4306 / 1147
-------------------------------------------------------------------------
Offset:              5.005ns (Levels of Logic = 5)
  Source:            SWTM_DOB<16> (PAD)
  Destination:       scheduler/USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA (RAM)
  Destination Clock: OPB_Clk rising

  Data Path: SWTM_DOB<16> to scheduler/USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.576  scheduler/USER_LOGIC_I/current_state_master_cmp_eq00218126 (scheduler/USER_LOGIC_I/current_state_master_cmp_eq00218126)
     LUT6:I4->O           13   0.094   1.135  scheduler/USER_LOGIC_I/current_state_master_cmp_eq00218142 (scheduler/USER_LOGIC_I/current_state_master_cmp_eq0021)
     LUT6:I0->O            8   0.094   0.827  scheduler/USER_LOGIC_I/ADDRA<1>11 (scheduler/USER_LOGIC_I/N4)
     LUT6:I2->O            1   0.094   0.576  scheduler/USER_LOGIC_I/ADDRA<2>58 (scheduler/USER_LOGIC_I/ADDRA<2>58)
     LUT6:I4->O            2   0.094   0.341  scheduler/USER_LOGIC_I/ADDRA<2>81 (scheduler/USER_LOGIC_I/ADDRA<2>)
     RAMB36_EXP:ADDRAL11        0.347          scheduler/USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
    ----------------------------------------
    Total                      5.005ns (1.550ns logic, 3.455ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 204 / 99
-------------------------------------------------------------------------
Offset:              3.238ns (Levels of Logic = 4)
  Source:            scheduler/USER_LOGIC_I/current_entry_pri_value_4 (FF)
  Destination:       Preemption_Interrupt (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: scheduler/USER_LOGIC_I/current_entry_pri_value_4 to Preemption_Interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  scheduler/USER_LOGIC_I/current_entry_pri_value_4 (scheduler/USER_LOGIC_I/current_entry_pri_value_4)
     LUT6:I0->O            2   0.094   0.581  scheduler/USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00002 (scheduler/USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001)
     LUT6:I4->O            1   0.094   0.000  scheduler/USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001_G (N1136)
     MUXF7:I1->O           1   0.254   0.576  scheduler/USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001 (scheduler/USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00002)
     LUT6:I4->O            0   0.094   0.000  scheduler/USER_LOGIC_I/Preemption_Interrupt1 (Preemption_Interrupt)
    ----------------------------------------
    Total                      3.238ns (1.007ns logic, 2.231ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.334ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sl_retry (PAD)

  Data Path: OPB_select to Sl_retry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.094   0.000  scheduler/OPB_IPIF_I/I_SLAVE_ATTACHMENT/Sln_retry1 (Sl_retry)
    ----------------------------------------
    Total                      0.334ns (0.334ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 85.00 secs
Total CPU time to Xst completion: 83.10 secs
 
--> 


Total memory usage is 770608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  445 (   0 filtered)
Number of infos    :   10 (   0 filtered)

