<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Attributes</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="assert.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="blocks.html"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Attributes</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Attribute</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Architecture<br>Package<br>Package Body</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>object'attribute_name</TD>
</TR>
</TABLE>
</DIV>
<p>

<DIV ALIGN=CENTER>
See LRM sections 14.1, 4.4, 5.1 and 6.6

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD valign=top>Attributes supply additional information about an item, e.g. a signal, variable,
type or component. Certain attributes are predefined for types, array objects and signals.</TD>
<TD>These are some of the predefined attributes for scalar types,
constrained array types and any objects declared to be of array types.
They are the same type as the object (scalar), or the index (array):
<table border=0>
<tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>
<tr><td>X'high</td><td></td><td>The upper bound of X</td></tr>
<tr><td>X'low</td><td></td><td>The lower bound of X</td></tr>
<tr><td>X'left</td><td></td><td>The leftmost bound of X</td></tr>
<tr><td>X'right</td><td></td><td>The rightmost bound of X</td></tr>
</table></TD>
<tr>
<TD colspan=2>These are predefined only constrained array types and any objects
declared to be of array types:
<table border=0>
<tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>
<tr><td>X'range</td><td></td><td>The range of X</td></tr>
<tr><td>X'reverse_range</td><td></td><td>The range of X "back to front"</td></tr>
<tr><td>X'length</td><td></td><td>X'high - X'low + 1 (integer)</td></tr>
</table>
</TD>
</tr>
<tr>
<TD colspan=2>These attributes are predefined for any signal X:
<table border=0>
<tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>
<tr><td>X'event</td><td></td><td>True when signal X changes (boolean)</td></tr>
<tr><td>X'active</td><td></td><td>True when signal X assigned to (boolean)</td></tr>
<tr><td>X'last_event</td><td></td><td>When signal X last changed (time)</td></tr>
<tr><td>X'last_active</td><td></td><td>When signal X was last assigned to (time)</td></tr>
<tr><td>X'last_value</td><td></td><td>Previous value of X (same type as X)</td></tr>
</table>
</TD>
</tr>
<tr>
<TD colspan=2>These attributes create a <b>new signal</b>, based on signal X:
<table border=0>
<tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>
<tr><td>X'delayed(T)</td><td></td><td>Signal X delayed by T (same type as X)</td></tr>
<tr><td>X'stable(T)</td><td></td><td>True if X unaltered for time T (boolean)</td></tr>
<tr><td>X'quiet(T)</td><td></td><td>True if X is unassigned for time T (boolean)</td></tr>
<tr><td>X'transaction</td><td></td><td>"Toggles" when X is assigned (bit)</td></tr>
</table>
</TD>
</tr>
<tr>
<td colspan=2><b>User defined attributes</b> may be declared. These do not affect simulation,
but may be used to supply information to other tools, e.g. for layout or synthesis:
<pre>
type IC_PACKAGE is (DIL, PLCC, PGA);
attribute PTYPE: ICPACKAGE;
attribute PTYPE of U1 : component is PLCC;
attribute PTYPE of U2 : component is DIL;
</pre>
</td>
</tr>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
Logic synthesis tools usually support the predefined attributes <b>'high, 'low,
'left, 'right, 'range, reverse_range, 'length</b> and <b>'event</b>. Some tools
support <b>'last_value</b> and <b>'stable</b>
<p>
Several synthesis vendors define a set of attributes to supply synthesis directives
such as area or timing constraints, enumeration encoding etc.
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

VHDL-93 has several new predefined attributes:<p>
<table>
<tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>
<tr><td>X'driving</td><td>&nbsp;</td><td>True if a process is driving signal X</td></tr>
<tr><td>X'driving_value</td><td>&nbsp;</td><td>Value a process is driving signal X with</td></tr>
<tr><td>X'ascending</td><td>&nbsp;</td><td>True if index range of X is ascending</td></tr>
<tr><td>X'image(literal)</td><td>&nbsp;</td><td>String representation of enumeration literal</td></tr>
<tr><td>X'simple_name</td><td>&nbsp;</td><td>String equivalent to the name of X</td></tr>
<tr><td>X'instance_name</td><td>&nbsp;</td><td>Path downto and including X, excluding entity and architecture names</td></tr>
<tr><td>X'path_name</td><td>&nbsp;</td><td>Path downto and including X, excluding entity and architecture names</td></tr>
</table>
<p>
The <b>group</b> construct allows collections of VHDL objects of different classes to be
grouped together to allow common attributes to be set for the elements of these groups.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="assert.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="blocks.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
