Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 24 22:19:24 2021
| Host         : DESKTOP-18I9AUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.769     -550.863                   1882                 5036        0.205        0.000                      0                 5036        3.750        0.000                       0                  2228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.769     -550.863                   1882                 5036        0.205        0.000                      0                 5036        3.750        0.000                       0                  2228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1882  Failing Endpoints,  Worst Slack       -0.769ns,  Total Violation     -550.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[46][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.528ns  (logic 3.062ns (29.086%)  route 7.466ns (70.914%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.584    10.144    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.268 r  k0/central_processing_unit_0/register_file_0/memory[62][7]_i_2/O
                         net (fo=127, routed)         1.197    11.465    k0/data_memory_0/memory_reg[255][6]_i_31_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.589 r  k0/data_memory_0/memory[255][7]_i_87/O
                         net (fo=1, routed)           0.000    11.589    k0/data_memory_0/memory[255][7]_i_87_n_0
    SLICE_X46Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    11.830 r  k0/data_memory_0/memory_reg[255][7]_i_49/O
                         net (fo=1, routed)           0.000    11.830    k0/data_memory_0/memory_reg[255][7]_i_49_n_0
    SLICE_X46Y85         MUXF8 (Prop_muxf8_I0_O)      0.098    11.928 r  k0/data_memory_0/memory_reg[255][7]_i_30/O
                         net (fo=1, routed)           1.037    12.965    k0/data_memory_0/memory_reg[255][7]_i_30_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.319    13.284 r  k0/data_memory_0/memory[255][7]_i_23/O
                         net (fo=1, routed)           0.000    13.284    k0/data_memory_0/memory[255][7]_i_23_n_0
    SLICE_X45Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    13.522 r  k0/data_memory_0/memory_reg[255][7]_i_21/O
                         net (fo=1, routed)           0.000    13.522    k0/data_memory_0/memory_reg[255][7]_i_21_n_0
    SLICE_X45Y94         MUXF8 (Prop_muxf8_I0_O)      0.104    13.626 r  k0/data_memory_0/memory_reg[255][7]_i_10/O
                         net (fo=5, routed)           0.663    14.289    k0/instruction_memory_0/data_memory_data_rd[7]
    SLICE_X45Y88         LUT4 (Prop_lut4_I1_O)        0.316    14.605 r  k0/instruction_memory_0/memory[63][7]_i_2/O
                         net (fo=64, routed)          1.161    15.765    k0/data_memory_0/memory_reg[63][7]_0[7]
    SLICE_X57Y89         FDRE                                         r  k0/data_memory_0/memory_reg[46][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.503    14.926    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  k0/data_memory_0/memory_reg[46][7]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)       -0.081    14.996    k0/data_memory_0/memory_reg[46][7]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -0.769    

Slack (VIOLATED) :        -0.750ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[63][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 3.026ns (28.670%)  route 7.529ns (71.330%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.077    15.792    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X54Y85         FDRE                                         r  k0/data_memory_0/memory_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.499    14.922    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  k0/data_memory_0/memory_reg[63][5]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)       -0.031    15.042    k0/data_memory_0/memory_reg[63][5]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.792    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[207][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 3.260ns (31.144%)  route 7.208ns (68.856%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=2 MUXF7=4 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.330     8.233    k0/instruction_memory_0/memory_reg_0_255_10_10/A0
    SLICE_X42Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.357 r  k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.357    k0/instruction_memory_0/memory_reg_0_255_10_10/OD
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.598 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000     8.598    k0/instruction_memory_0/memory_reg_0_255_10_10/O0
    SLICE_X42Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.696 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F8/O
                         net (fo=15, routed)          0.722     9.418    k0/central_processing_unit_0/register_file_0/data_rd[5]
    SLICE_X44Y93         MUXF7 (Prop_muxf7_S_O)       0.491     9.909 r  k0/central_processing_unit_0/register_file_0/memory_reg[252][7]_i_3/O
                         net (fo=644, routed)         1.357    11.266    k0/data_memory_0/data_memory_addr[1]
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.298    11.564 r  k0/data_memory_0/memory[255][2]_i_121/O
                         net (fo=1, routed)           0.000    11.564    k0/data_memory_0/memory[255][2]_i_121_n_0
    SLICE_X43Y104        MUXF7 (Prop_muxf7_I1_O)      0.245    11.809 r  k0/data_memory_0/memory_reg[255][2]_i_58/O
                         net (fo=1, routed)           0.000    11.809    k0/data_memory_0/memory_reg[255][2]_i_58_n_0
    SLICE_X43Y104        MUXF8 (Prop_muxf8_I0_O)      0.104    11.913 r  k0/data_memory_0/memory_reg[255][2]_i_27/O
                         net (fo=1, routed)           0.943    12.856    k0/data_memory_0/memory_reg[255][2]_i_27_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.316    13.172 r  k0/data_memory_0/memory[255][2]_i_11/O
                         net (fo=1, routed)           0.000    13.172    k0/data_memory_0/memory[255][2]_i_11_n_0
    SLICE_X49Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    13.389 r  k0/data_memory_0/memory_reg[255][2]_i_7/O
                         net (fo=1, routed)           0.000    13.389    k0/data_memory_0/memory_reg[255][2]_i_7_n_0
    SLICE_X49Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    13.483 r  k0/data_memory_0/memory_reg[255][2]_i_3/O
                         net (fo=5, routed)           0.830    14.313    k0/instruction_memory_0/data_memory_data_rd[2]
    SLICE_X41Y98         LUT4 (Prop_lut4_I1_O)        0.316    14.629 r  k0/instruction_memory_0/memory[255][2]_i_1/O
                         net (fo=66, routed)          1.076    15.705    k0/data_memory_0/D[2]
    SLICE_X43Y101        FDRE                                         r  k0/data_memory_0/memory_reg[207][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.500    14.922    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  k0/data_memory_0/memory_reg[207][2]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.093    14.974    k0/data_memory_0/memory_reg[207][2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[173][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 3.254ns (31.037%)  route 7.230ns (68.963%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=2 MUXF7=4 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.330     8.233    k0/instruction_memory_0/memory_reg_0_255_10_10/A0
    SLICE_X42Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.357 r  k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.357    k0/instruction_memory_0/memory_reg_0_255_10_10/OD
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.598 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000     8.598    k0/instruction_memory_0/memory_reg_0_255_10_10/O0
    SLICE_X42Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.696 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F8/O
                         net (fo=15, routed)          0.722     9.418    k0/central_processing_unit_0/register_file_0/data_rd[5]
    SLICE_X44Y93         MUXF7 (Prop_muxf7_S_O)       0.491     9.909 r  k0/central_processing_unit_0/register_file_0/memory_reg[252][7]_i_3/O
                         net (fo=644, routed)         1.344    11.253    k0/data_memory_0/data_memory_addr[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.298    11.551 r  k0/data_memory_0/memory[255][4]_i_101/O
                         net (fo=1, routed)           0.000    11.551    k0/data_memory_0/memory[255][4]_i_101_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    11.798 r  k0/data_memory_0/memory_reg[255][4]_i_48/O
                         net (fo=1, routed)           0.000    11.798    k0/data_memory_0/memory_reg[255][4]_i_48_n_0
    SLICE_X50Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    11.896 r  k0/data_memory_0/memory_reg[255][4]_i_22/O
                         net (fo=1, routed)           1.010    12.906    k0/data_memory_0/memory_reg[255][4]_i_22_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I3_O)        0.319    13.225 r  k0/data_memory_0/memory[255][4]_i_10/O
                         net (fo=1, routed)           0.000    13.225    k0/data_memory_0/memory[255][4]_i_10_n_0
    SLICE_X49Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    13.437 r  k0/data_memory_0/memory_reg[255][4]_i_7/O
                         net (fo=1, routed)           0.000    13.437    k0/data_memory_0/memory_reg[255][4]_i_7_n_0
    SLICE_X49Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    13.531 r  k0/data_memory_0/memory_reg[255][4]_i_3/O
                         net (fo=5, routed)           0.796    14.327    k0/instruction_memory_0/data_memory_data_rd[4]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.316    14.643 r  k0/instruction_memory_0/memory[191][4]_i_1/O
                         net (fo=64, routed)          1.079    15.722    k0/data_memory_0/memory_reg[191][7]_0[4]
    SLICE_X53Y105        FDRE                                         r  k0/data_memory_0/memory_reg[173][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.488    14.910    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  k0/data_memory_0/memory_reg[173][4]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.061    14.994    k0/data_memory_0/memory_reg[173][4]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 3.026ns (28.663%)  route 7.531ns (71.337%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.079    15.795    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X41Y86         FDRE                                         r  k0/data_memory_0/memory_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.513    14.936    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  k0/data_memory_0/memory_reg[58][5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)       -0.092    15.067    k0/data_memory_0/memory_reg[58][5]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -15.795    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[44][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 3.026ns (28.816%)  route 7.475ns (71.184%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.023    15.739    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X57Y91         FDRE                                         r  k0/data_memory_0/memory_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.504    14.927    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  k0/data_memory_0/memory_reg[44][5]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)       -0.067    15.011    k0/data_memory_0/memory_reg[44][5]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.723ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[142][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 3.254ns (30.947%)  route 7.261ns (69.053%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=2 MUXF7=4 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.330     8.233    k0/instruction_memory_0/memory_reg_0_255_10_10/A0
    SLICE_X42Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.357 r  k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.357    k0/instruction_memory_0/memory_reg_0_255_10_10/OD
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.598 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000     8.598    k0/instruction_memory_0/memory_reg_0_255_10_10/O0
    SLICE_X42Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.696 r  k0/instruction_memory_0/memory_reg_0_255_10_10/F8/O
                         net (fo=15, routed)          0.722     9.418    k0/central_processing_unit_0/register_file_0/data_rd[5]
    SLICE_X44Y93         MUXF7 (Prop_muxf7_S_O)       0.491     9.909 r  k0/central_processing_unit_0/register_file_0/memory_reg[252][7]_i_3/O
                         net (fo=644, routed)         1.344    11.253    k0/data_memory_0/data_memory_addr[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.298    11.551 r  k0/data_memory_0/memory[255][4]_i_101/O
                         net (fo=1, routed)           0.000    11.551    k0/data_memory_0/memory[255][4]_i_101_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    11.798 r  k0/data_memory_0/memory_reg[255][4]_i_48/O
                         net (fo=1, routed)           0.000    11.798    k0/data_memory_0/memory_reg[255][4]_i_48_n_0
    SLICE_X50Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    11.896 r  k0/data_memory_0/memory_reg[255][4]_i_22/O
                         net (fo=1, routed)           1.010    12.906    k0/data_memory_0/memory_reg[255][4]_i_22_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I3_O)        0.319    13.225 r  k0/data_memory_0/memory[255][4]_i_10/O
                         net (fo=1, routed)           0.000    13.225    k0/data_memory_0/memory[255][4]_i_10_n_0
    SLICE_X49Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    13.437 r  k0/data_memory_0/memory_reg[255][4]_i_7/O
                         net (fo=1, routed)           0.000    13.437    k0/data_memory_0/memory_reg[255][4]_i_7_n_0
    SLICE_X49Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    13.531 r  k0/data_memory_0/memory_reg[255][4]_i_3/O
                         net (fo=5, routed)           0.796    14.327    k0/instruction_memory_0/data_memory_data_rd[4]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.316    14.643 r  k0/instruction_memory_0/memory[191][4]_i_1/O
                         net (fo=64, routed)          1.109    15.752    k0/data_memory_0/memory_reg[191][7]_0[4]
    SLICE_X58Y100        FDRE                                         r  k0/data_memory_0/memory_reg[142][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.494    14.916    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  k0/data_memory_0/memory_reg[142][4]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.031    15.030    k0/data_memory_0/memory_reg[142][4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.752    
  -------------------------------------------------------------------
                         slack                                 -0.723    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 3.026ns (28.625%)  route 7.545ns (71.375%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.093    15.809    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X48Y84         FDRE                                         r  k0/data_memory_0/memory_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.507    14.930    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  k0/data_memory_0/memory_reg[9][5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.062    15.091    k0/data_memory_0/memory_reg[9][5]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[33][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 3.026ns (28.851%)  route 7.462ns (71.149%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.011    15.726    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X57Y88         FDRE                                         r  k0/data_memory_0/memory_reg[33][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.502    14.925    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  k0/data_memory_0/memory_reg[33][5]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)       -0.061    15.015    k0/data_memory_0/memory_reg[33][5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[45][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 3.026ns (28.813%)  route 7.476ns (71.187%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.635     5.238    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.950     6.607    k0/system_0/state[2]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.297     6.904 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.229     8.132    k0/instruction_memory_0/memory_reg_0_255_9_9/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.256 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.256    k0/instruction_memory_0/memory_reg_0_255_9_9/OD
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     8.497 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000     8.497    k0/instruction_memory_0/memory_reg_0_255_9_9/O0
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     8.595 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.646     9.241    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.319     9.560 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.574    10.134    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.258 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.084    11.342    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124    11.466 r  k0/data_memory_0/memory[255][5]_i_96/O
                         net (fo=1, routed)           0.000    11.466    k0/data_memory_0/memory[255][5]_i_96_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.704 r  k0/data_memory_0/memory_reg[255][5]_i_46/O
                         net (fo=1, routed)           0.000    11.704    k0/data_memory_0/memory_reg[255][5]_i_46_n_0
    SLICE_X44Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.808 r  k0/data_memory_0/memory_reg[255][5]_i_21/O
                         net (fo=1, routed)           1.159    12.967    k0/data_memory_0/memory_reg[255][5]_i_21_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.316    13.283 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.283    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X44Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    13.495 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.495    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X44Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.589 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.810    14.400    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.316    14.716 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.024    15.740    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X56Y89         FDRE                                         r  k0/data_memory_0/memory_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        1.503    14.926    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  k0/data_memory_0/memory_reg[45][5]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)       -0.045    15.032    k0/data_memory_0/memory_reg[45][5]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                 -0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debouncer_0/in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.558     1.477    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  debouncer_0/in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  debouncer_0/in_prev_reg/Q
                         net (fo=2, routed)           0.069     1.674    debouncer_0/in_prev
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.099     1.773 r  debouncer_0/out_i_1/O
                         net (fo=1, routed)           0.000     1.773    debouncer_0/out_i_1_n_0
    SLICE_X37Y73         FDRE                                         r  debouncer_0/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.826     1.991    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  debouncer_0/out_reg/C
                         clock pessimism             -0.513     1.477    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.091     1.568    debouncer_0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.567     1.486    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  k0/system_0/rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  k0/system_0/rom_addr_reg[4]/Q
                         net (fo=8, routed)           0.159     1.786    k0/system_0/Q[4]
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  k0/system_0/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.831    k0/system_0/p_0_in__0[6]
    SLICE_X35Y87         FDRE                                         r  k0/system_0/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.837     2.002    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  k0/system_0/rom_addr_reg[6]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.092     1.578    k0/system_0/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.863%)  route 0.184ns (50.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.567     1.486    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  k0/system_0/rom_addr_reg[2]/Q
                         net (fo=10, routed)          0.184     1.811    k0/system_0/Q[2]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.042     1.853 r  k0/system_0/rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    k0/system_0/p_0_in__0[3]
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.837     2.002    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.107     1.593    k0/system_0/rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.932%)  route 0.201ns (49.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.561     1.480    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  debouncer_0/count_reg[2]/Q
                         net (fo=15, routed)          0.201     1.846    debouncer_0/count[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  debouncer_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    debouncer_0/count[5]_i_1_n_0
    SLICE_X34Y71         FDRE                                         r  debouncer_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.829     1.994    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  debouncer_0/count_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     1.613    debouncer_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.567     1.486    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  k0/system_0/rom_addr_reg[2]/Q
                         net (fo=10, routed)          0.184     1.811    k0/system_0/Q[2]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  k0/system_0/rom_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    k0/system_0/rom_addr[2]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.837     2.002    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  k0/system_0/rom_addr_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091     1.577    k0/system_0/rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.441%)  route 0.205ns (49.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.561     1.480    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  debouncer_0/count_reg[2]/Q
                         net (fo=15, routed)          0.205     1.850    debouncer_0/count[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  debouncer_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.895    debouncer_0/count[7]_i_1_n_0
    SLICE_X34Y71         FDRE                                         r  debouncer_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.829     1.994    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  debouncer_0/count_reg[7]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.614    debouncer_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.561     1.480    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  debouncer_0/count_reg[1]/Q
                         net (fo=15, routed)          0.210     1.854    debouncer_0/count[1]
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  debouncer_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    debouncer_0/count[2]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.830     1.995    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[2]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.121     1.601    debouncer_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.561     1.480    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  debouncer_0/count_reg[1]/Q
                         net (fo=15, routed)          0.210     1.854    debouncer_0/count[1]
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  debouncer_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    debouncer_0/count[1]_i_1_n_0
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.830     1.995    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debouncer_0/count_reg[1]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.120     1.600    debouncer_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.567     1.486    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  k0/system_0/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  k0/system_0/rom_addr_reg[6]/Q
                         net (fo=6, routed)           0.242     1.869    k0/system_0/Q[6]
    SLICE_X33Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  k0/system_0/rom_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.914    k0/system_0/p_0_in__0[7]
    SLICE_X33Y87         FDRE                                         r  k0/system_0/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.838     2.003    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.092     1.615    k0/system_0/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 k0/system_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.192ns (45.832%)  route 0.227ns (54.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.568     1.487    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  k0/system_0/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.227     1.855    k0/system_0/state[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I2_O)        0.051     1.906 r  k0/system_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    k0/system_0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2227, routed)        0.838     2.003    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.107     1.594    k0/system_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y92    k0/data_memory_0/memory_reg[117][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y87    k0/data_memory_0/memory_reg[117][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y94    k0/data_memory_0/memory_reg[117][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y87    k0/data_memory_0/memory_reg[117][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y87    k0/data_memory_0/memory_reg[117][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y94    k0/data_memory_0/memory_reg[117][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y92    k0/data_memory_0/memory_reg[117][6]/C
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y93    k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y93    k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y93    k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y93    k0/instruction_memory_0/memory_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    k0/instruction_memory_0/memory_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    k0/instruction_memory_0/memory_reg_0_255_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    k0/instruction_memory_0/memory_reg_0_255_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y87    k0/instruction_memory_0/memory_reg_0_255_14_14/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y87    k0/instruction_memory_0/memory_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y87    k0/instruction_memory_0/memory_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y89    k0/instruction_memory_0/memory_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y89    k0/instruction_memory_0/memory_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y89    k0/instruction_memory_0/memory_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y89    k0/instruction_memory_0/memory_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y90    k0/instruction_memory_0/memory_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y90    k0/instruction_memory_0/memory_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y90    k0/instruction_memory_0/memory_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y90    k0/instruction_memory_0/memory_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    k0/instruction_memory_0/memory_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    k0/instruction_memory_0/memory_reg_0_255_12_12/RAMS64E_B/CLK



