// Seed: 1089380942
module module_0 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd29
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  input wire id_1;
  wire [id_3 : -1  *  id_2  !=  -1] id_7;
  logic id_8;
  ;
  wire [id_3 : -1] id_9;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6
    , id_14,
    input tri id_7,
    input wire id_8,
    output supply0 id_9,
    output wor id_10,
    input tri id_11,
    output tri0 id_12
);
  assign #id_15 id_9 = 1'b0 & -1;
  xor primCall (id_4, id_11, id_5, id_7, id_14, id_8, id_3, id_6, id_15);
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14
  );
endmodule
