$comment
	File created using the following command:
		vcd file Assignment1.msim.vcd -direction
$end
$date
	Tue Apr 23 14:26:24 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Verilog1_vlg_vec_tst $end
$var reg 2 ! A [1:0] $end
$var reg 2 " B [1:0] $end
$var wire 1 # A_greater_than_B $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * A_greater_than_B~output_o $end
$var wire 1 + A[1]~input_o $end
$var wire 1 , B[1]~input_o $end
$var wire 1 - A[0]~input_o $end
$var wire 1 . B[0]~input_o $end
$var wire 1 / or0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
$end
#10000
b1 "
1.
#20000
b11 "
b10 "
0.
1,
#30000
b11 "
1.
#40000
b1 !
b1 "
b0 "
0.
0,
1-
1/
1*
1#
#50000
b1 "
1.
0/
0*
0#
#60000
b11 "
b10 "
0.
1,
#70000
b11 "
1.
#80000
b11 !
b10 !
b1 "
b0 "
0.
0,
0-
1+
1/
1*
1#
#90000
b1 "
1.
#100000
b11 "
b10 "
0.
1,
0/
0*
0#
#110000
b11 "
1.
#120000
b11 !
b1 "
b0 "
0.
0,
1-
1/
1*
1#
#130000
b1 "
1.
#140000
b11 "
b10 "
0.
1,
#150000
b11 "
1.
0/
0*
0#
#160000
b1 !
b0 !
b1 "
b0 "
0.
0,
0-
0+
#200000
