digraph G
{
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  rankdir=LR;
  Node1 [label="pcl_configure_clocks_uc3l",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled" fontcolor="black"];
  Node1 -> Node2 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node2 [label="pcl_configure_clocks_dfll0",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__group__avr32__drivers__pm__power__clocks__lib.html#ga8528af6e455a48f6d7b134bbd51d5840",tooltip="Automatically configure the CPU, PBA, PBB, and HSB clocks using the DFLL0 as main source clock..."];
  Node2 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node3 [label="pcl_configure_synchronous_clocks",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$power__clocks__lib_8c.html#a92e75eae7678315865429a64f7562644",tooltip="Device-specific implementation."];
  Node3 -> Node4 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node4 [label="flashc_set_flash_waitstate_and_readmode",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__group__avr32__drivers__flashc.html#gaa943e0ec113449ecf316740b45426880",tooltip="Depednding to the CPU frequency, set the wait states of flash read accesses and enable or disable the..."];
  Node1 -> Node5 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node5 [label="pcl_configure_clocks_osc0",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__group__avr32__drivers__pm__power__clocks__lib.html#ga4ff3149ebc8bf3064e77dc4b158aafad",tooltip="Automatically configure the CPU, PBA, PBB, and HSB clocks using the OSC0 osc as main source clock..."];
  Node5 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node1 -> Node6 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node6 [label="pcl_configure_clocks_rc120m",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__group__avr32__drivers__pm__power__clocks__lib.html#ga73982b53f03832280909af1b437220ba",tooltip="Automatically configure the CPU, PBA, PBB, and HSB clocks using the RC120M osc as main source clock..."];
  Node6 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node1 -> Node7 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node7 [label="pcl_configure_clocks_rcsys",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__group__avr32__drivers__pm__power__clocks__lib.html#ga37e123796912716a80c10045f483e618",tooltip="Automatically configure the CPU, PBA, PBB, and HSB clocks using the RCSYS osc as main source clock..."];
  Node7 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
}
