INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_funArr.cpp
   Compiling array_hls.cpp_pre.cpp.tb.cpp
   Compiling hls_array_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_funArr_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
1
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_funArr_top glbl -Oenable_linking_all_libraries -prj funArr.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s funArr -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/array_hls_27_jan/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/array_hls_27_jan/solution1/sim/verilog/funArr.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_funArr_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/array_hls_27_jan/solution1/sim/verilog/funArr_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module funArr_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/array_hls_27_jan/solution1/sim/verilog/funArr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module funArr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vishal/array_hls_27_jan/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.funArr_flow_control_loop_pipe
Compiling module xil_defaultlib.funArr
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_funArr_top
Compiling module work.glbl
Built simulation snapshot funArr

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/funArr/xsim_script.tcl
# xsim {funArr} -view {{funArr_dataflow_ana.wcfg}} -tclbatch {funArr.tcl} -protoinst {funArr.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file funArr.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_funArr_top/AESL_inst_funArr//AESL_inst_funArr_activity
Time resolution is 1 ps
open_wave_config funArr_dataflow_ana.wcfg
source funArr.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/S_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_funArr_top/AESL_inst_funArr/S -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/A -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_start -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_done -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_idle -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_funArr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_funArr_top/LENGTH_S -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_funArr_top/S_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_funArr_top/S -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_funArr_top/A -into $tb_return_group -radix hex
## save_wave_config funArr.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 375 ns : File "/home/vishal/array_hls_27_jan/solution1/sim/verilog/funArr.autotb.v" Line 281
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 27 17:59:22 2023...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
