#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13bf04080 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x6000028e02d0_0 .var "clk", 0 0;
v0x6000028e0360_0 .net "div2", 0 0, v0x6000028e0090_0;  1 drivers
v0x6000028e03f0_0 .net "div4", 0 0, v0x6000028e0120_0;  1 drivers
v0x6000028e0480_0 .net "div8", 0 0, v0x6000028e01b0_0;  1 drivers
v0x6000028e0510_0 .var "reset", 0 0;
S_0x13bf041f0 .scope module, "clk_div1" "clk_div" 2 28, 3 1 0, S_0x13bf04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "div2";
    .port_info 3 /OUTPUT 1 "div4";
    .port_info 4 /OUTPUT 1 "div8";
v0x6000028e0000_0 .net "clk", 0 0, v0x6000028e02d0_0;  1 drivers
v0x6000028e0090_0 .var "div2", 0 0;
v0x6000028e0120_0 .var "div4", 0 0;
v0x6000028e01b0_0 .var "div8", 0 0;
v0x6000028e0240_0 .net "rst", 0 0, v0x6000028e0510_0;  1 drivers
E_0x6000014e4030 .event posedge, v0x6000028e0000_0;
    .scope S_0x13bf041f0;
T_0 ;
    %wait E_0x6000014e4030;
    %load/vec4 v0x6000028e0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x6000028e01b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x6000028e0120_0, 0, 1;
    %store/vec4 v0x6000028e0090_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000028e0090_0;
    %inv;
    %store/vec4 v0x6000028e0090_0, 0, 1;
    %load/vec4 v0x6000028e0090_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x6000028e0120_0;
    %inv;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x6000028e0120_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x6000028e0120_0, 0, 1;
    %load/vec4 v0x6000028e0120_0;
    %load/vec4 v0x6000028e0090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x6000028e01b0_0;
    %inv;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x6000028e01b0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v0x6000028e01b0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13bf04080;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028e02d0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x13bf04080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028e0510_0, 0;
    %end;
    .thread T_2;
    .scope S_0x13bf04080;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x6000028e02d0_0;
    %inv;
    %store/vec4 v0x6000028e02d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13bf04080;
T_4 ;
    %wait E_0x6000014e4030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028e0510_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000014e4030;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028e0510_0, 0;
    %end;
    .thread T_4;
    .scope S_0x13bf04080;
T_5 ;
    %vpi_call 2 32 "$monitor", v0x6000028e0510_0, " ", v0x6000028e02d0_0, " ", v0x6000028e0360_0, " ", v0x6000028e03f0_0, " ", v0x6000028e0480_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13bf04080;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13bf04080 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13bf04080;
T_7 ;
    %delay 500, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "./clk_div.v";
