EESchema Schematic File Version 4
LIBS:dlp_01-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 2 11
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7500 5250 850  1250
U 5CFF2D84
F0 "dlp_controller_power" 50
F1 "dlp_controller_power.sch" 50
$EndSheet
$Sheet
S 2900 5550 1150 2300
U 5D57FAF8
F0 "dlp_controller_gpio" 50
F1 "dlp_controller_gpio.sch" 50
F2 "FPGA_RDY" I L 2900 6200 50 
F3 "ACT_SYNC" O L 2900 6300 50 
F4 "SUB_FRAME" I L 2900 6400 50 
F5 "RC_CHARGE" O L 2900 6500 50 
F6 "PROJ_ON" I L 2900 6600 50 
F7 "SPI1_CSZ0" O L 2900 6000 50 
F8 "SPI1_DOUT" O L 2900 5900 50 
F9 "SPI1_CLK" O L 2900 5700 50 
F10 "SPI1_DIN" I L 2900 5800 50 
F11 "LABB_SAMPLE" O L 2900 6700 50 
F12 "MTR_SENS_POWER_OUT" O L 2900 7250 50 
F13 "SENS_FOCUS_OUT" O L 2900 7350 50 
F14 "LS2_PWR" O L 2900 6950 50 
F15 "SENS_LABB_OUT" O L 2900 7450 50 
F16 "SENS_WPC_OUT" O L 2900 7550 50 
F17 "SENS_THERM_OUT" O L 2900 7650 50 
F18 "THERM_PWR" O L 2900 7050 50 
$EndSheet
$Sheet
S 2350 1350 1500 2350
U 5E32D14B
F0 "dlp_controller_config" 50
F1 "dlp_controller_config.sch" 50
F2 "CMP_OUT" I R 3850 1550 50 
F3 "LED_SEL_0" O L 2350 3350 50 
F4 "LED_SEL_1" O L 2350 3250 50 
F5 "mSPI_CLK" O L 2350 1600 50 
F6 "mSPI_MOSI" O L 2350 1700 50 
F7 "mSPI_CSZO" O L 2350 1900 50 
F8 "mSPI_MISO" I L 2350 1800 50 
F9 "sSPI_CLK" O L 2350 2250 50 
F10 "sSPI_MOSI" O L 2350 2350 50 
F11 "sSPI_CSZO" O L 2350 2550 50 
F12 "sSPI_MISO" I L 2350 2450 50 
F13 "sHOST_IRQ" O R 3850 1850 50 
F14 "mHOST_IRQ" O R 3850 1750 50 
F15 "PARKZ" I R 3850 2200 50 
F16 "RESETZ" I R 3850 2100 50 
F17 "mI2C0_SCL" O R 3850 2450 50 
F18 "mI2C0_SDA" B R 3850 2550 50 
F19 "mI2C1_SCL" O R 3850 2750 50 
F20 "mI2C1_SDA" B R 3850 2850 50 
F21 "sI2C0_SCL" O R 3850 3100 50 
F22 "sI2C0_SDA" B R 3850 3200 50 
F23 "sI2C1_SCL" O R 3850 3400 50 
F24 "sI2C1_SDA" B R 3850 3500 50 
$EndSheet
$Sheet
S 7600 1750 1250 1550
U 5E8F10AD
F0 "dlp_controller_datainterface" 50
F1 "dlp_controller_datainterface.sch" 50
F2 "PCLK_B" I L 7600 2700 50 
F3 "PDM_CVS_TE_B" O R 8850 2700 50 
F4 "VSYNC_B" I L 7600 2900 50 
F5 "HSYNC_B" I L 7600 2800 50 
F6 "DATEN_B" I L 7600 3000 50 
F7 "PDAT_B_[23..0]" I L 7600 3200 50 
F8 "PCLK_A" I L 7600 1900 50 
F9 "PDM_CVS_TE_A" O R 8850 1900 50 
F10 "VSYNC_A" I L 7600 2100 50 
F11 "HSYNC_A" I L 7600 2000 50 
F12 "DATEN_A" I L 7600 2200 50 
F13 "PDAT_A_[23..0]" I L 7600 2400 50 
F14 "3DR_A" I L 7600 2300 50 
F15 "3DR_B" I L 7600 3100 50 
$EndSheet
Text HLabel 13250 2300 2    50   Output ~ 0
mDMD_HS_WDATAH_P
Text HLabel 13250 2400 2    50   Output ~ 0
mDMD_HS_WDATAH_N
Text HLabel 13250 2600 2    50   Output ~ 0
mDMD_HS_WDATAG_P
Text HLabel 13250 2700 2    50   Output ~ 0
mDMD_HS_WDATAG_N
Text HLabel 13250 2900 2    50   Output ~ 0
mDMD_HS_WDATAF_P
Text HLabel 13250 3000 2    50   Output ~ 0
mDMD_HS_WDATAF_N
Text HLabel 13250 3200 2    50   Output ~ 0
mDMD_HS_WDATAE_P
Text HLabel 13250 3300 2    50   Output ~ 0
mDMD_HS_WDATAE_N
Text HLabel 13250 2000 2    50   Output ~ 0
mDMD_HS_CLK_P
Text HLabel 13250 2100 2    50   Output ~ 0
mDMD_HS_CLK_N
Text HLabel 13250 3500 2    50   Output ~ 0
mDMD_HS_WDATAD_P
Text HLabel 13250 3600 2    50   Output ~ 0
mDMD_HS_WDATAD_N
Text HLabel 13250 3800 2    50   Output ~ 0
mDMD_HS_WDATAC_P
Text HLabel 13250 3900 2    50   Output ~ 0
mDMD_HS_WDATAC_N
Text HLabel 13250 4100 2    50   Output ~ 0
mDMD_HS_WDATAB_P
Text HLabel 13250 4200 2    50   Output ~ 0
mDMD_HS_WDATAB_N
Text HLabel 13250 4400 2    50   Output ~ 0
mDMD_HS_WDATAA_P
Text HLabel 13250 4500 2    50   Output ~ 0
mDMD_HS_WDATAA_N
Text HLabel 13250 5100 2    50   Output ~ 0
sDMD_HS_WDATAH_P
Text HLabel 13250 5200 2    50   Output ~ 0
sDMD_HS_WDATAH_N
Text HLabel 13250 5400 2    50   Output ~ 0
sDMD_HS_WDATAG_P
Text HLabel 13250 5500 2    50   Output ~ 0
sDMD_HS_WDATAG_N
Text HLabel 13250 5700 2    50   Output ~ 0
sDMD_HS_WDATAF_P
Text HLabel 13250 5800 2    50   Output ~ 0
sDMD_HS_WDATAF_N
Text HLabel 13250 6000 2    50   Output ~ 0
sDMD_HS_WDATAE_P
Text HLabel 13250 6100 2    50   Output ~ 0
sDMD_HS_WDATAE_N
Text HLabel 13250 4800 2    50   Output ~ 0
sDMD_HS_CLK_P
Text HLabel 13250 4900 2    50   Output ~ 0
sDMD_HS_CLK_N
Text HLabel 13250 6300 2    50   Output ~ 0
sDMD_HS_WDATAD_P
Text HLabel 13250 6400 2    50   Output ~ 0
sDMD_HS_WDATAD_N
Text HLabel 13250 6600 2    50   Output ~ 0
sDMD_HS_WDATAC_P
Text HLabel 13250 6700 2    50   Output ~ 0
sDMD_HS_WDATAC_N
Text HLabel 13250 6900 2    50   Output ~ 0
sDMD_HS_WDATAB_P
Text HLabel 13250 7000 2    50   Output ~ 0
sDMD_HS_WDATAB_N
Text HLabel 13250 7200 2    50   Output ~ 0
sDMD_HS_WDATAA_P
Text HLabel 13250 7300 2    50   Output ~ 0
sDMD_HS_WDATAA_N
$Sheet
S 11250 1850 1750 6450
U 5E74437E
F0 "dlp_controller_dmdinterface" 50
F1 "dlp_controller_dmdinterface.sch" 50
F2 "mDMD_HS_WDATAH_P" O R 13000 2300 50 
F3 "mDMD_HS_WDATAH_N" O R 13000 2400 50 
F4 "mDMD_HS_WDATAG_P" O R 13000 2600 50 
F5 "mDMD_HS_WDATAG_N" O R 13000 2700 50 
F6 "mDMD_HS_WDATAF_P" O R 13000 2900 50 
F7 "mDMD_HS_WDATAF_N" O R 13000 3000 50 
F8 "mDMD_HS_WDATAE_P" O R 13000 3200 50 
F9 "mDMD_HS_WDATAE_N" O R 13000 3300 50 
F10 "mDMD_HS_CLK_P" O R 13000 2000 50 
F11 "mDMD_HS_CLK_N" O R 13000 2100 50 
F12 "mDMD_HS_WDATAD_P" O R 13000 3500 50 
F13 "mDMD_HS_WDATAD_N" O R 13000 3600 50 
F14 "mDMD_HS_WDATAC_P" O R 13000 3800 50 
F15 "mDMD_HS_WDATAC_N" O R 13000 3900 50 
F16 "mDMD_HS_WDATAB_P" O R 13000 4100 50 
F17 "mDMD_HS_WDATAB_N" O R 13000 4200 50 
F18 "mDMD_HS_WDATAA_P" O R 13000 4400 50 
F19 "mDMD_HS_WDATAA_N" O R 13000 4500 50 
F20 "sDMD_HS_WDATAH_P" O R 13000 5100 50 
F21 "sDMD_HS_WDATAH_N" O R 13000 5200 50 
F22 "sDMD_HS_WDATAG_P" O R 13000 5500 50 
F23 "sDMD_HS_WDATAG_N" O R 13000 5400 50 
F24 "sDMD_HS_WDATAF_P" O R 13000 5700 50 
F25 "sDMD_HS_WDATAF_N" O R 13000 5800 50 
F26 "sDMD_HS_WDATAE_P" O R 13000 6000 50 
F27 "sDMD_HS_WDATAE_N" O R 13000 6100 50 
F28 "sDMD_HS_CLK_P" O R 13000 4800 50 
F29 "sDMD_HS_CLK_N" O R 13000 4900 50 
F30 "sDMD_HS_WDATAD_P" O R 13000 6300 50 
F31 "sDMD_HS_WDATAD_N" O R 13000 6400 50 
F32 "sDMD_HS_WDATAC_P" O R 13000 6600 50 
F33 "sDMD_HS_WDATAC_N" O R 13000 6700 50 
F34 "sDMD_HS_WDATAB_P" O R 13000 6900 50 
F35 "sDMD_HS_WDATAB_N" O R 13000 7000 50 
F36 "sDMD_HS_WDATAA_P" O R 13000 7200 50 
F37 "sDMD_HS_WDATAA_N" O R 13000 7300 50 
F38 "sDMD_LS_RDATA" O R 13000 7800 50 
F39 "DMD_LS_CLK" O R 13000 7600 50 
F40 "DMD_LS_WDATA" O R 13000 7900 50 
F41 "DMD_DEN_ARSTZ" O R 13000 8000 50 
F42 "DMD_LS_RDATA" O R 13000 7700 50 
$EndSheet
Wire Wire Line
	13000 2000 13250 2000
Wire Wire Line
	13000 2100 13250 2100
Wire Wire Line
	13000 2300 13250 2300
Wire Wire Line
	13250 2400 13000 2400
Wire Wire Line
	13000 2600 13250 2600
Wire Wire Line
	13250 2700 13000 2700
Wire Wire Line
	13000 2900 13250 2900
Wire Wire Line
	13000 3000 13250 3000
Wire Wire Line
	13000 3200 13250 3200
Wire Wire Line
	13250 3300 13000 3300
Wire Wire Line
	13000 3500 13250 3500
Wire Wire Line
	13000 3600 13250 3600
Wire Wire Line
	13000 3800 13250 3800
Wire Wire Line
	13000 3900 13250 3900
Wire Wire Line
	13000 4100 13250 4100
Wire Wire Line
	13000 4200 13250 4200
Wire Wire Line
	13000 4400 13250 4400
Wire Wire Line
	13000 4500 13250 4500
Wire Wire Line
	13000 4800 13250 4800
Wire Wire Line
	13000 4900 13250 4900
Wire Wire Line
	13000 5100 13250 5100
Wire Wire Line
	13000 5200 13250 5200
Wire Wire Line
	13000 5400 13250 5400
Wire Wire Line
	13000 5500 13250 5500
Wire Wire Line
	13000 5700 13250 5700
Wire Wire Line
	13000 5800 13250 5800
Wire Wire Line
	13000 6000 13250 6000
Wire Wire Line
	13000 6100 13250 6100
Wire Wire Line
	13000 6300 13250 6300
Wire Wire Line
	13000 6400 13250 6400
Wire Wire Line
	13000 6600 13250 6600
Wire Wire Line
	13000 6700 13250 6700
Wire Wire Line
	13000 6900 13250 6900
Wire Wire Line
	13000 7000 13250 7000
Wire Wire Line
	13000 7200 13250 7200
Wire Wire Line
	13000 7300 13250 7300
Text HLabel 13250 7600 2    50   Output ~ 0
DMD_LS_CLK
Text HLabel 13250 7900 2    50   Output ~ 0
DMD_LS_WDATA
Text HLabel 13250 8000 2    50   Output ~ 0
DMD_DEN_ARSTZ
Text HLabel 13250 7700 2    50   Output ~ 0
DMD_LS_RDATA
Text HLabel 13250 7800 2    50   Output ~ 0
sDMD_LS_RDATA
Wire Wire Line
	13000 7600 13250 7600
Wire Wire Line
	13000 7700 13250 7700
Wire Wire Line
	13000 7800 13250 7800
Wire Wire Line
	13000 7900 13250 7900
Wire Wire Line
	13000 8000 13250 8000
Text HLabel 2700 6000 0    50   Output ~ 0
SPI1_CSZ0
Wire Wire Line
	2900 6000 2700 6000
Text HLabel 2700 5900 0    50   Output ~ 0
SPI1_DOUT
Text HLabel 2700 5700 0    50   Output ~ 0
SPI1_CLK
Text HLabel 2700 5800 0    50   Input ~ 0
SPI1_DIN
Wire Wire Line
	2700 5900 2900 5900
Wire Wire Line
	2700 5700 2900 5700
Wire Wire Line
	2700 5800 2900 5800
Text HLabel 2700 6200 0    50   Input ~ 0
FPGA_RDY
Text HLabel 2700 6300 0    50   Output ~ 0
ACT_SYNC
Text HLabel 2700 6400 0    50   Input ~ 0
SUB_FRAME
Text HLabel 2700 6500 0    50   Output ~ 0
RC_CHARGE
Text HLabel 2700 6600 0    50   Input ~ 0
PROJ_ON
Wire Wire Line
	2700 6200 2900 6200
Wire Wire Line
	2900 6300 2700 6300
Wire Wire Line
	2700 6400 2900 6400
Wire Wire Line
	2900 6500 2700 6500
Wire Wire Line
	2700 6600 2900 6600
Text HLabel 7300 2700 0    50   Input ~ 0
PCLK_B
Text HLabel 9150 2700 2    50   Output ~ 0
PDM_CVS_TE_B
Text HLabel 7300 2900 0    50   Input ~ 0
VSYNC_B
Text HLabel 7300 2800 0    50   Input ~ 0
HSYNC_B
Text HLabel 7300 3000 0    50   Input ~ 0
DATEN_B
Text HLabel 7300 3200 0    50   Input ~ 0
PDAT_B_[23..0]
Text HLabel 7300 3100 0    50   Input ~ 0
3DR_B
Text HLabel 7300 1900 0    50   Input ~ 0
PCLK_A
Text HLabel 9150 1900 2    50   Output ~ 0
PDM_CVS_TE_A
Text HLabel 7300 2100 0    50   Input ~ 0
VSYNC_A
Text HLabel 7300 2000 0    50   Input ~ 0
HSYNC_A
Text HLabel 7300 2200 0    50   Input ~ 0
DATEN_A
Text HLabel 7300 2400 0    50   Input ~ 0
PDAT_A_[23..0]
Text HLabel 7300 2300 0    50   Input ~ 0
3DR_A
Wire Wire Line
	8850 1900 9150 1900
Wire Wire Line
	8850 2700 9150 2700
Wire Wire Line
	7300 1900 7600 1900
Wire Wire Line
	7300 2700 7600 2700
Wire Wire Line
	7300 2000 7600 2000
Wire Wire Line
	7300 2100 7600 2100
Wire Wire Line
	7300 2200 7600 2200
Wire Wire Line
	7600 2300 7300 2300
Wire Wire Line
	7300 2800 7600 2800
Wire Wire Line
	7300 2900 7600 2900
Wire Wire Line
	7600 3000 7300 3000
Wire Wire Line
	7300 3100 7600 3100
Wire Bus Line
	7300 2400 7600 2400
Wire Bus Line
	7300 3200 7600 3200
Text HLabel 4150 1750 2    50   Output ~ 0
mHOST_IRQ
Text HLabel 4150 1550 2    50   Input ~ 0
CMP_OUT
Text HLabel 2050 3250 0    50   Output ~ 0
LED_SEL_0
Text HLabel 2050 3350 0    50   Output ~ 0
LED_SEL_1
Text HLabel 4150 1850 2    50   Output ~ 0
sHOST_IRQ
Text HLabel 4150 2200 2    50   Input ~ 0
PARKZ
Text HLabel 4150 2100 2    50   Input ~ 0
RESETZ
Wire Wire Line
	3850 1550 4150 1550
Wire Wire Line
	2050 3250 2350 3250
Wire Wire Line
	2350 3350 2050 3350
Wire Wire Line
	3850 1750 4150 1750
Wire Wire Line
	4150 1850 3850 1850
Wire Wire Line
	3850 2100 4150 2100
Wire Wire Line
	4150 2200 3850 2200
Wire Wire Line
	3850 2450 4150 2450
Wire Wire Line
	3850 2550 4150 2550
Wire Wire Line
	3850 2750 3950 2750
Wire Wire Line
	4050 2850 3850 2850
Wire Wire Line
	3850 3100 3950 3100
Wire Wire Line
	3950 3100 3950 2750
Wire Wire Line
	3850 3200 4050 3200
Wire Wire Line
	4050 3200 4050 2850
Text HLabel 4150 2450 2    50   Input ~ 0
HOST_SCL
Text HLabel 4150 2550 2    50   Input ~ 0
HOST_SDA
Text HLabel 4150 2750 2    50   Input ~ 0
CONTR0_SCL
Text HLabel 4150 2850 2    50   BiDi ~ 0
CONTR0_SDA
Text HLabel 4150 3500 2    50   BiDi ~ 0
CONTR1_SDA
Text HLabel 4150 3400 2    50   Input ~ 0
CONTR1_SCL
Wire Wire Line
	3950 2750 4150 2750
Connection ~ 3950 2750
Wire Wire Line
	4050 2850 4150 2850
Connection ~ 4050 2850
Wire Wire Line
	3850 3400 4150 3400
Wire Wire Line
	3850 3500 4150 3500
NoConn ~ 2350 1600
NoConn ~ 2350 1700
NoConn ~ 2350 1800
NoConn ~ 2350 1900
NoConn ~ 2350 2250
NoConn ~ 2350 2350
NoConn ~ 2350 2450
NoConn ~ 2350 2550
Text HLabel 2700 6700 0    50   Output ~ 0
LABB_SAMPLE
Wire Wire Line
	2700 6700 2900 6700
Text HLabel 2700 6950 0    50   Output ~ 0
LS2_PWR
Text HLabel 2700 7050 0    50   Output ~ 0
THERM_PWR
Text HLabel 2700 7250 0    50   Output ~ 0
MTR_SENS_POWER_OUT
Text HLabel 2700 7350 0    50   Output ~ 0
SENS_FOCUS_OUT
Text HLabel 2700 7450 0    50   Output ~ 0
SENS_LABB_OUT
Text HLabel 2700 7550 0    50   Output ~ 0
SENS_WPC_OUT
Text HLabel 2700 7650 0    50   Output ~ 0
SENS_THERM_OUT
Wire Wire Line
	2700 6950 2900 6950
Wire Wire Line
	2900 7050 2700 7050
Wire Wire Line
	2700 7250 2900 7250
Wire Wire Line
	2900 7350 2700 7350
Wire Wire Line
	2700 7450 2900 7450
Wire Wire Line
	2700 7550 2900 7550
Wire Wire Line
	2900 7650 2700 7650
$EndSCHEMATC
