--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43143 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.245ns.
--------------------------------------------------------------------------------
Slack:                  9.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.212ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X9Y31.A2       net (fanout=15)       1.788   M_state_q_FSM_FFd8
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.212ns (2.557ns logic, 7.655ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  9.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.113ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.113ns (2.767ns logic, 7.346ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn1/M_ppr_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.099ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn1/M_ppr_q to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   M_ppr_q_0
                                                       btn1/M_ppr_q
    SLICE_X11Y41.D3      net (fanout=13)       0.904   M_ppr_q_0
    SLICE_X11Y41.D       Tilo                  0.259   M_rck_q_0
                                                       btn1/c<0>1
    SLICE_X8Y35.B1       net (fanout=3)        1.554   M_btn1_c[0]
    SLICE_X8Y35.B        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>3
    SLICE_X8Y35.A5       net (fanout=1)        0.247   M_alu_a<7>2
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (2.811ns logic, 7.288ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  9.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.105ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.105ns (2.759ns logic, 7.346ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.096ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y35.D2       net (fanout=8)        1.172   M_controlunit_asel[1]
    SLICE_X8Y35.D        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>4
    SLICE_X8Y35.A3       net (fanout=1)        0.358   M_alu_a<7>3
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.096ns (2.787ns logic, 7.309ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  9.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn2/M_ppr_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.001ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn2/M_ppr_q to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   M_ppr_q
                                                       btn2/M_ppr_q
    SLICE_X10Y36.D2      net (fanout=15)       0.804   M_ppr_q
    SLICE_X10Y36.D       Tilo                  0.235   M_ppr_q
                                                       btn2/c<1>1
    SLICE_X8Y35.C3       net (fanout=2)        1.260   M_btn2_c[1]
    SLICE_X8Y35.C        Tilo                  0.255   M_scrqty_q_1_0
                                                       M_alu_a<7>1
    SLICE_X8Y35.A1       net (fanout=1)        0.566   M_alu_a[7]
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.001ns (2.788ns logic, 7.213ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd6 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd6 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   M_controlunit_wascr[0]
                                                       controlunit/M_state_q_FSM_FFd6
    SLICE_X9Y31.A5       net (fanout=6)        1.441   M_controlunit_wascr[0]
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.865ns (2.557ns logic, 7.308ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X9Y31.A2       net (fanout=15)       1.788   M_state_q_FSM_FFd8
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (2.526ns logic, 7.294ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  10.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn1/M_rck_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.320 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn1/M_rck_q to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.CQ      Tcko                  0.430   M_rck_q_0
                                                       btn1/M_rck_q
    SLICE_X11Y41.D1      net (fanout=11)       0.572   M_rck_q_0
    SLICE_X11Y41.D       Tilo                  0.259   M_rck_q_0
                                                       btn1/c<0>1
    SLICE_X8Y35.B1       net (fanout=3)        1.554   M_btn1_c[0]
    SLICE_X8Y35.B        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>3
    SLICE_X8Y35.A5       net (fanout=1)        0.247   M_alu_a<7>2
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.765ns logic, 6.956ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X9Y31.A2       net (fanout=15)       1.788   M_state_q_FSM_FFd8
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X10Y33.D1      net (fanout=9)        1.276   M_addSubtract_out[6]
    SLICE_X10Y33.CMUX    Topdc                 0.402   controlunit/N68
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1
    SLICE_X11Y36.C2      net (fanout=1)        1.648   controlunit/N68
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd3-In1
                                                       controlunit/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (2.526ns logic, 7.198ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.736ns logic, 6.985ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn1/M_ppr_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn1/M_ppr_q to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   M_ppr_q_0
                                                       btn1/M_ppr_q
    SLICE_X11Y41.D3      net (fanout=13)       0.904   M_ppr_q_0
    SLICE_X11Y41.D       Tilo                  0.259   M_rck_q_0
                                                       btn1/c<0>1
    SLICE_X8Y35.B1       net (fanout=3)        1.554   M_btn1_c[0]
    SLICE_X8Y35.B        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>3
    SLICE_X8Y35.A5       net (fanout=1)        0.247   M_alu_a<7>2
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (2.780ns logic, 6.927ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.713ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.713ns (2.728ns logic, 6.985ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X10Y36.C4      net (fanout=8)        0.377   M_controlunit_asel[1]
    SLICE_X10Y36.C       Tilo                  0.235   M_ppr_q
                                                       M_alu_a<8>4
    SLICE_X10Y37.B2      net (fanout=1)        0.727   M_alu_a<8>3
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (2.748ns logic, 6.956ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y35.D2       net (fanout=8)        1.172   M_controlunit_asel[1]
    SLICE_X8Y35.D        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>4
    SLICE_X8Y35.A3       net (fanout=1)        0.358   M_alu_a<7>3
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (2.756ns logic, 6.948ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.696ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X10Y36.C4      net (fanout=8)        0.377   M_controlunit_asel[1]
    SLICE_X10Y36.C       Tilo                  0.235   M_ppr_q
                                                       M_alu_a<8>4
    SLICE_X10Y37.B2      net (fanout=1)        0.727   M_alu_a<8>3
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.696ns (2.740ns logic, 6.956ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.693ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X10Y38.C5      net (fanout=8)        0.606   M_controlunit_asel[1]
    SLICE_X10Y38.C       Tilo                  0.235   M_controlunit_wascr[0]
                                                       M_alu_a<8>6_SW1
    SLICE_X10Y37.B4      net (fanout=1)        0.487   N9
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (2.748ns logic, 6.945ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.685ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X10Y38.C5      net (fanout=8)        0.606   M_controlunit_asel[1]
    SLICE_X10Y38.C       Tilo                  0.235   M_controlunit_wascr[0]
                                                       M_alu_a<8>6_SW1
    SLICE_X10Y37.B4      net (fanout=1)        0.487   N9
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.685ns (2.740ns logic, 6.945ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X9Y31.A2       net (fanout=15)       1.788   M_state_q_FSM_FFd8
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.BX      net (fanout=2)        0.990   M_alu_a[1]
    SLICE_X12Y34.COUT    Tbxcy                 0.156   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.676ns (2.230ns logic, 7.446ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  10.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.670ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y35.C6       net (fanout=8)        0.537   M_controlunit_asel[1]
    SLICE_X8Y35.C        Tilo                  0.255   M_scrqty_q_1_0
                                                       M_alu_a<7>1
    SLICE_X8Y35.A1       net (fanout=1)        0.566   M_alu_a[7]
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (2.788ns logic, 6.882ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  10.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd5 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd5 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AMUX    Tshcko                0.535   M_controlunit_wascr[0]
                                                       controlunit/M_state_q_FSM_FFd5
    SLICE_X13Y35.B4      net (fanout=8)        1.123   M_controlunit_wascr[1]
    SLICE_X13Y35.B       Tilo                  0.259   M_rckqty_q_2
                                                       controlunit/M_state_q__n0152<10>1
    SLICE_X8Y35.A4       net (fanout=1)        1.308   M_controlunit_asel[2]
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.630ns (2.616ns logic, 7.014ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          rpsqty2/M_scrqty_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.632 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to rpsqty2/M_scrqty_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X9Y31.A2       net (fanout=15)       1.788   M_state_q_FSM_FFd8
    SLICE_X9Y31.A        Tilo                  0.259   M_scr_scr1[1]
                                                       M_alu_a<7>2
    SLICE_X8Y35.A2       net (fanout=1)        1.284   M_alu_a<7>1
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.CMUX    Topbc                 0.650   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X6Y35.A2       net (fanout=7)        1.575   M_addSubtract_out[2]
    SLICE_X6Y35.A        Tilo                  0.235   M_controlunit_alufn[1]
                                                       alu/alufn<5>1_SW0
    SLICE_X8Y34.A5       net (fanout=1)        0.759   alu/N38
    SLICE_X8Y34.A        Tilo                  0.254   M_controlunit_be1
                                                       alu/alufn<5>1
    SLICE_X9Y32.AX       net (fanout=6)        0.791   M_alu_result[0]
    SLICE_X9Y32.CLK      Tdick                 0.114   M_scrqty_q_1
                                                       rpsqty2/M_scrqty_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (2.242ns logic, 7.396ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd6 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.622ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd6 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   M_controlunit_wascr[0]
                                                       controlunit/M_state_q_FSM_FFd6
    SLICE_X10Y36.B4      net (fanout=6)        0.705   M_controlunit_wascr[0]
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.622ns (2.767ns logic, 6.855ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  10.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.626ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y35.B3       net (fanout=8)        0.813   M_controlunit_asel[1]
    SLICE_X8Y35.B        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>3
    SLICE_X8Y35.A5       net (fanout=1)        0.247   M_alu_a<7>2
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.626ns (2.787ns logic, 6.839ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  10.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.482   M_pprqty_q_0_0
                                                       M_alu_a[0]_rt
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X10Y33.D1      net (fanout=9)        1.276   M_addSubtract_out[6]
    SLICE_X10Y33.CMUX    Topdc                 0.402   controlunit/N68
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1
    SLICE_X11Y36.C2      net (fanout=1)        1.648   controlunit/N68
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd3-In1
                                                       controlunit/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (2.736ns logic, 6.889ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn2/M_ppr_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn2/M_ppr_q to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   M_ppr_q
                                                       btn2/M_ppr_q
    SLICE_X10Y36.D2      net (fanout=15)       0.804   M_ppr_q
    SLICE_X10Y36.D       Tilo                  0.235   M_ppr_q
                                                       btn2/c<1>1
    SLICE_X8Y35.C3       net (fanout=2)        1.260   M_btn2_c[1]
    SLICE_X8Y35.C        Tilo                  0.255   M_scrqty_q_1_0
                                                       M_alu_a<7>1
    SLICE_X8Y35.A1       net (fanout=1)        0.566   M_alu_a[7]
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D3       net (fanout=9)        1.377   M_addSubtract_out[6]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (2.757ns logic, 6.852ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd6 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd6 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   M_controlunit_wascr[0]
                                                       controlunit/M_state_q_FSM_FFd6
    SLICE_X10Y36.B4      net (fanout=6)        0.705   M_controlunit_wascr[0]
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (2.759ns logic, 6.855ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn1/M_ppr_q (FF)
  Destination:          controlunit/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.192 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn1/M_ppr_q to controlunit/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   M_ppr_q_0
                                                       btn1/M_ppr_q
    SLICE_X11Y41.D3      net (fanout=13)       0.904   M_ppr_q_0
    SLICE_X11Y41.D       Tilo                  0.259   M_rck_q_0
                                                       btn1/c<0>1
    SLICE_X8Y35.B1       net (fanout=3)        1.554   M_btn1_c[0]
    SLICE_X8Y35.B        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>3
    SLICE_X8Y35.A5       net (fanout=1)        0.247   M_alu_a<7>2
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X10Y33.D1      net (fanout=9)        1.276   M_addSubtract_out[6]
    SLICE_X10Y33.CMUX    Topdc                 0.402   controlunit/N68
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1
    SLICE_X11Y36.C2      net (fanout=1)        1.648   controlunit/N68
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd3-In1
                                                       controlunit/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.611ns (2.780ns logic, 6.831ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  10.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd8 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.625 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd8 to controlunit/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.476   M_state_q_FSM_FFd8
                                                       controlunit/M_state_q_FSM_FFd8
    SLICE_X10Y36.B3      net (fanout=15)       1.196   M_state_q_FSM_FFd8
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y36.B4       net (fanout=8)        0.652   M_controlunit_asel[1]
    SLICE_X8Y36.B        Tilo                  0.254   N8
                                                       M_alu_a<8>6_SW0
    SLICE_X10Y37.B3      net (fanout=1)        0.842   N8
    SLICE_X10Y37.B       Tilo                  0.235   M_ppr_q_0
                                                       M_alu_a<8>6
    SLICE_X12Y34.A1      net (fanout=1)        1.272   M_alu_a[0]
    SLICE_X12Y34.COUT    Topcya                0.474   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<0>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X10Y33.D1      net (fanout=9)        1.276   M_addSubtract_out[6]
    SLICE_X10Y33.CMUX    Topdc                 0.402   controlunit/N68
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd3-In1_SW0_SW1
    SLICE_X11Y36.C2      net (fanout=1)        1.648   controlunit/N68
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd3-In1
                                                       controlunit/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (2.728ns logic, 6.889ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controlunit/M_state_q_FSM_FFd6 (FF)
  Destination:          controlunit/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controlunit/M_state_q_FSM_FFd6 to controlunit/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   M_controlunit_wascr[0]
                                                       controlunit/M_state_q_FSM_FFd6
    SLICE_X10Y36.B4      net (fanout=6)        0.705   M_controlunit_wascr[0]
    SLICE_X10Y36.B       Tilo                  0.235   M_ppr_q
                                                       controlunit/M_state_q__n0152<9>1
    SLICE_X8Y35.D2       net (fanout=8)        1.172   M_controlunit_asel[1]
    SLICE_X8Y35.D        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>4
    SLICE_X8Y35.A3       net (fanout=1)        0.358   M_alu_a<7>3
    SLICE_X8Y35.A        Tilo                  0.254   M_scrqty_q_1_0
                                                       M_alu_a<7>5
    SLICE_X12Y34.B4      net (fanout=2)        1.199   M_alu_a[1]
    SLICE_X12Y34.COUT    Topcyb                0.483   M_pprqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_lut<1>
                                                       alu/addSubtract/Madd_s_Madd_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/addSubtract/Madd_s_Madd_cy[3]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_rckqty_q_0_0
                                                       alu/addSubtract/Madd_s_Madd_xor<7>
    SLICE_X6Y35.D1       net (fanout=9)        1.738   M_addSubtract_out[5]
    SLICE_X6Y35.CMUX     Topdc                 0.402   M_controlunit_alufn[1]
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1_F
                                                       controlunit/M_state_q_FSM_FFd1-In1_SW0_SW1
    SLICE_X11Y36.A1      net (fanout=1)        1.643   controlunit/N71
    SLICE_X11Y36.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       controlunit/M_state_q_FSM_FFd1-In1
                                                       controlunit/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (2.787ns logic, 6.818ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[3]/CLK
  Logical resource: controlunit/M_timer_q_0/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[3]/CLK
  Logical resource: controlunit/M_timer_q_1/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[3]/CLK
  Logical resource: controlunit/M_timer_q_2/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[3]/CLK
  Logical resource: controlunit/M_timer_q_3/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[7]/CLK
  Logical resource: controlunit/M_timer_q_4/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[7]/CLK
  Logical resource: controlunit/M_timer_q_5/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[7]/CLK
  Logical resource: controlunit/M_timer_q_6/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[7]/CLK
  Logical resource: controlunit/M_timer_q_7/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[11]/CLK
  Logical resource: controlunit/M_timer_q_8/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[11]/CLK
  Logical resource: controlunit/M_timer_q_9/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[11]/CLK
  Logical resource: controlunit/M_timer_q_10/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[11]/CLK
  Logical resource: controlunit/M_timer_q_11/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[15]/CLK
  Logical resource: controlunit/M_timer_q_12/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[15]/CLK
  Logical resource: controlunit/M_timer_q_13/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[15]/CLK
  Logical resource: controlunit/M_timer_q_14/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[15]/CLK
  Logical resource: controlunit/M_timer_q_15/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[19]/CLK
  Logical resource: controlunit/M_timer_q_16/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[19]/CLK
  Logical resource: controlunit/M_timer_q_17/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[19]/CLK
  Logical resource: controlunit/M_timer_q_18/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[19]/CLK
  Logical resource: controlunit/M_timer_q_19/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[23]/CLK
  Logical resource: controlunit/M_timer_q_20/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[23]/CLK
  Logical resource: controlunit/M_timer_q_21/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[23]/CLK
  Logical resource: controlunit/M_timer_q_22/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controlunit/M_timer_q[23]/CLK
  Logical resource: controlunit/M_timer_q_23/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q_27/CLK
  Logical resource: controlunit/M_timer_q_24/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q_27/CLK
  Logical resource: controlunit/M_timer_q_25/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q_27/CLK
  Logical resource: controlunit/M_timer_q_26/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q_27/CLK
  Logical resource: controlunit/M_timer_q_27/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/pn_gen/M_z_q[31]/CLK
  Logical resource: rng/pn_gen/M_x_q_31/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43143 paths, 0 nets, and 1034 connections

Design statistics:
   Minimum period:  10.245ns{1}   (Maximum frequency:  97.609MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 19 16:41:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



