<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dem_BCD_0_59.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dem_BCD_0_59.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Dem_BCD_0_59.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dem_BCD_0_59.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dem_BCD_0_59.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Dem_BCD_0_59.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dem_BCD_0_59.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_BCD_0_59.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dem_BCD_0_59.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dem_BCD_0_59.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dem_BCD_0_59.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dem_BCD_0_59.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dem_BCD_0_59.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dem_BCD_0_59.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dem_BCD_0_59.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dem_BCD_0_59.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dem_BCD_0_59.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dem_BCD_0_59.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dem_BCD_0_59.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dem_BCD_0_59.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dem_BCD_0_59.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dem_BCD_0_59.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dem_BCD_0_59.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dem_BCD_0_59.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dem_BCD_0_59_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_BCD_0_59_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dem_BCD_0_59_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dem_BCD_0_59_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_BCD_0_59_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dem_BCD_0_59_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_BCD_0_59_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_BCD_0_59_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dem_BCD_0_59_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dem_BCD_0_59_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_BCD_0_59_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dem_BCD_0_59_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dem_BCD_0_59_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dem_BCD_0_59_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_BCD_0_59_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SynCounter4bit_WithEnable.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SynCounter4bit_WithEnable.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SynCounter4bit_WithEnable.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbecnh_Dem_BCD_0_59_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbecnh_Dem_BCD_0_59_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbecnh_Dem_BCD_0_59_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbecnh_Dem_BCD_0_59_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1759422744" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1759422744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1760171845" xil_pn:in_ck="-9124034329854331839" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1760171845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dem_BCD_0_59.v"/>
      <outfile xil_pn:name="SynCounter4bit_WithEnable.v"/>
      <outfile xil_pn:name="Testbecnh_Dem_BCD_0_59.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
    </transform>
    <transform xil_pn:end_ts="1759499430" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5944494540520524112" xil_pn:start_ts="1759499430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499430" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5287864580708248306" xil_pn:start_ts="1759499430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499430" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7380305592742540281" xil_pn:start_ts="1759499430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1760171848" xil_pn:in_ck="-9124034329854331839" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1760171848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dem_BCD_0_59.v"/>
      <outfile xil_pn:name="SynCounter4bit_WithEnable.v"/>
      <outfile xil_pn:name="Testbecnh_Dem_BCD_0_59.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
    </transform>
    <transform xil_pn:end_ts="1760171851" xil_pn:in_ck="-9124034329854331839" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8795571630179282497" xil_pn:start_ts="1760171848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbecnh_Dem_BCD_0_59_beh.prj"/>
      <outfile xil_pn:name="Testbecnh_Dem_BCD_0_59_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1760171851" xil_pn:in_ck="-8853508148400325880" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8309303698054751708" xil_pn:start_ts="1760171851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbecnh_Dem_BCD_0_59_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1711502106126305523" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7380305592742540281" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6985216203344519345" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759499407" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4293084771535485437" xil_pn:start_ts="1759499407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1760171843" xil_pn:in_ck="8042245189880075780" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2657845899485209228" xil_pn:start_ts="1760171837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Dem_BCD_0_59.lso"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ngc"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ngr"/>
      <outfile xil_pn:name="Dem_BCD_0_59.prj"/>
      <outfile xil_pn:name="Dem_BCD_0_59.stx"/>
      <outfile xil_pn:name="Dem_BCD_0_59.syr"/>
      <outfile xil_pn:name="Dem_BCD_0_59.xst"/>
      <outfile xil_pn:name="Dem_BCD_0_59_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1759457447" xil_pn:in_ck="4650867745618086" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8933225372326063580" xil_pn:start_ts="1759457447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759457451" xil_pn:in_ck="-3534266661365705722" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7914387061117174652" xil_pn:start_ts="1759457447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Dem_BCD_0_59.bld"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ngd"/>
      <outfile xil_pn:name="Dem_BCD_0_59_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759457455" xil_pn:in_ck="-7359595756578900473" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1759457451">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dem_BCD_0_59.pcf"/>
      <outfile xil_pn:name="Dem_BCD_0_59_map.map"/>
      <outfile xil_pn:name="Dem_BCD_0_59_map.mrp"/>
      <outfile xil_pn:name="Dem_BCD_0_59_map.ncd"/>
      <outfile xil_pn:name="Dem_BCD_0_59_map.ngm"/>
      <outfile xil_pn:name="Dem_BCD_0_59_map.xrpt"/>
      <outfile xil_pn:name="Dem_BCD_0_59_summary.xml"/>
      <outfile xil_pn:name="Dem_BCD_0_59_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759457465" xil_pn:in_ck="-911144265860785504" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1759457455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ncd"/>
      <outfile xil_pn:name="Dem_BCD_0_59.pad"/>
      <outfile xil_pn:name="Dem_BCD_0_59.par"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ptwx"/>
      <outfile xil_pn:name="Dem_BCD_0_59.unroutes"/>
      <outfile xil_pn:name="Dem_BCD_0_59.xpi"/>
      <outfile xil_pn:name="Dem_BCD_0_59_pad.csv"/>
      <outfile xil_pn:name="Dem_BCD_0_59_pad.txt"/>
      <outfile xil_pn:name="Dem_BCD_0_59_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759457469" xil_pn:in_ck="4650867745610461" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1759457465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dem_BCD_0_59.bgn"/>
      <outfile xil_pn:name="Dem_BCD_0_59.bit"/>
      <outfile xil_pn:name="Dem_BCD_0_59.drc"/>
      <outfile xil_pn:name="Dem_BCD_0_59.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1759457474" xil_pn:in_ck="4650867745597607" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1759457474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1759457465" xil_pn:in_ck="-478245178595086973" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1759457462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Dem_BCD_0_59.twr"/>
      <outfile xil_pn:name="Dem_BCD_0_59.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
