$date
	Sun Oct 23 06:17:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#896690
b110 &
b110 %
1$
b110 !
1"
#896691
0"
#896694
b11 &
b11 %
#896698
b1010 &
b1010 %
#896702
b101 &
b101 %
#896706
b10000 &
b10000 %
#896710
b1000 &
b1000 %
#896714
b100 &
b100 %
#896718
b10 &
b10 %
#896722
b1 &
b1 %
1#
#896726
b0 &
0#
b0 %
0$
#1944637
b1011 !
1"
#1944638
b1011 &
b1011 %
1$
#1944639
0"
#1944642
b100010 &
b100010 %
#1944646
b10001 &
b10001 %
#1944650
b110100 &
b110100 %
#1944654
b11010 &
b11010 %
#1944658
b1101 &
b1101 %
#1944662
b101000 &
b101000 %
#1944666
b10100 &
b10100 %
#1944670
b1010 &
b1010 %
#1944674
b101 &
b101 %
#1944678
b10000 &
b10000 %
#1944682
b1000 &
b1000 %
#1944686
b100 &
b100 %
#1944690
b10 &
b10 %
#1944694
b1 &
1#
b1 %
#1944698
b0 &
b0 %
0#
0$
#2989746
b10001 &
b10001 %
1$
b10001 !
1"
#2989747
0"
#2989750
b110100 &
b110100 %
#2989754
b11010 &
b11010 %
#2989758
b1101 &
b1101 %
#2989762
b101000 &
b101000 %
#2989766
b10100 &
b10100 %
#2989770
b1010 &
b1010 %
#2989774
b101 &
b101 %
#2989778
b10000 &
b10000 %
#2989782
b1000 &
b1000 %
#2989786
b100 &
b100 %
#2989790
b10 &
b10 %
#2989794
b1 &
b1 %
1#
#2989798
b0 &
0#
b0 %
0$
#4500012
