# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../vhdl/misc.vhd" \
"../../../../Task4.srcs/sources_1/new/register_file.vhd" \
"../../../../../vhdl/register_file_tb.vhd" \

# Do not sort compile order
nosort
