#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 16:08:15 2018
# Process ID: 6982
# Current directory: /home/fabio/Desktop/linreg/linreg.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/fabio/Desktop/linreg/linreg.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/fabio/Desktop/linreg/linreg.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fabio/Desktop/linreg/ip_repo/gradientdescent_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fabio/Code/linreg'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7031 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.887 ; gain = 82.988 ; free physical = 1803 ; free virtual = 8224
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1366' bound to instance 'design_1_i' of component 'design_1' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1379]
INFO: [Synth 8-3491] module 'design_1_axi_intc_0_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (1#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (2#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (3#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (4#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1765]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1790]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_gradientdescent_0_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_gradientdescent_0_0_stub.vhdl:5' bound to instance 'gradientdescent_0' of component 'design_1_gradientdescent_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'design_1_gradientdescent_0_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_gradientdescent_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1814]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_microblaze_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/synth/design_1.vhd:1379]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [/home/fabio/Desktop/linreg/linreg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1324.418 ; gain = 126.520 ; free physical = 1818 ; free virtual = 8235
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1324.418 ; gain = 126.520 ; free physical = 1818 ; free virtual = 8234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp14/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp14/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp15/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp15/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp16/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp16/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp17/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp17/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp18/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp18/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp19/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp19/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp21/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp21/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp22/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp22/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp23/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp23/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp24/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp24/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp25/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp25/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp26/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp26/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp27/design_1_gradientdescent_0_0_in_context.xdc] for cell 'design_1_i/gradientdescent_0'
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp27/design_1_gradientdescent_0_0_in_context.xdc] for cell 'design_1_i/gradientdescent_0'
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fabio/Desktop/linreg/linreg.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.230 ; gain = 0.000 ; free physical = 1556 ; free virtual = 7973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1620 ; free virtual = 8038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1620 ; free virtual = 8038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp16/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/fabio/Desktop/linreg/linreg.runs/synth_1/.Xil/Vivado-6982-faviouz/dcp16/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gradientdescent_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1594 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1593 ; free virtual = 8039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1589 ; free virtual = 8036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1466 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1466 ; free virtual = 7903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1466 ; free virtual = 7902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_intc_0_0         |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_1_0          |         1|
|5     |design_1_gradientdescent_0_0  |         1|
|6     |design_1_mdm_1_0              |         1|
|7     |design_1_microblaze_0_0       |         1|
|8     |design_1_rst_clk_wiz_1_100M_0 |         1|
|9     |design_1_xlconstant_0_0       |         1|
|10    |design_1_dlmb_bram_if_cntlr_0 |         1|
|11    |design_1_dlmb_v10_0           |         1|
|12    |design_1_ilmb_bram_if_cntlr_0 |         1|
|13    |design_1_ilmb_v10_0           |         1|
|14    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_axi_intc_0_0_bbox_0          |     1|
|2     |design_1_axi_uartlite_0_0_bbox_2      |     1|
|3     |design_1_clk_wiz_1_0_bbox_3           |     1|
|4     |design_1_dlmb_bram_if_cntlr_0_bbox_7  |     1|
|5     |design_1_dlmb_v10_0_bbox_8            |     1|
|6     |design_1_gradientdescent_0_0_bbox_4   |     1|
|7     |design_1_ilmb_bram_if_cntlr_0_bbox_9  |     1|
|8     |design_1_ilmb_v10_0_bbox_10           |     1|
|9     |design_1_lmb_bram_0_bbox_11           |     1|
|10    |design_1_mdm_1_0_bbox_5               |     1|
|11    |design_1_microblaze_0_0_bbox_6        |     1|
|12    |design_1_rst_clk_wiz_1_100M_0_bbox_12 |     1|
|13    |design_1_xbar_0_bbox_1                |     1|
|14    |design_1_xlconstant_0_0_bbox_13       |     1|
|15    |IBUF                                  |     2|
|16    |OBUF                                  |     1|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1164|
|2     |  design_1_i                  |design_1                              |  1161|
|3     |    axi_interconnect_0        |design_1_axi_interconnect_0_0         |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.230 ; gain = 441.332 ; free physical = 1460 ; free virtual = 7903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1639.230 ; gain = 126.520 ; free physical = 1515 ; free virtual = 7958
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1639.238 ; gain = 441.332 ; free physical = 1516 ; free virtual = 7959
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 1639.238 ; gain = 466.176 ; free physical = 1507 ; free virtual = 7949
INFO: [Common 17-1381] The checkpoint '/home/fabio/Desktop/linreg/linreg.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1639.238 ; gain = 0.000 ; free physical = 1609 ; free virtual = 8010
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 16:09:37 2018...
