system hyper pipelin shp improv perform coars grain reconfigur architectur cgra map fpga tobia strauch edaptix munich germani tobia abstract well method slow retim csr automat convert cpu multithread cpu independ thread cpus call stream barrel processor system hyper pipelin shp add flexibl top csr allow dynam number thread execut enabl thread stall bypass reorder shp appli program element coars grain reconfigur architectur cgra shp perform achiev fork join oper implement flexibl provid shp dynam adjust number thread multipl thread share data local great reduc data traffic load cgra rout structur paper cgra shp risc core pes implement fpga keyword system hyper pipelin symmetr multi process simultan multi thread coars grain reconfigur architectur fpga introduct take time execut cpu instruct pipelin improv execut speed program singl cpu instruct depend handl stall signal slow retim csr pipelin multipli function cpu automat generat multithread cpu fundament outcom compar design pipelin csr outlin usa berkeley california univers depart eec version isa level user volum manual set instruct risc patterson lee waterman nov jose san design aid coput conf intern acm ieee perform communic case wort studi case noc dou qian oct vlsi tran ieee chip network topolog friedman pavlidi juli vlsi tran ieee issu thermal architectur box switch fpga design rahman kandemir narayanan gayasen patent https patent expans time oper caldwel redgrav schmit teig rohe germani bochum april arc comput reconfigur appli symposium intern architectur chip network time real survey ghani abd g√∂hringer rettkowski hesham june applic comput journal intern architectur reconfigur grain coars survey kshirsagar tehr germani bochum april arc comput reconfigur appli symposium intern array gate programm field multithread hardwar time virtual architectur bobda lizarrag metzner china sanya oct discoveri knowledg comput distribut enabl cyber conf intern architectur reconfigur grain coars strategi optim bandwidth memori weiwei huiyan peng nov issu cad 