$comment
	File created using the following command:
		vcd file DATA_PATH.msim.vcd -direction
$end
$date
	Tue Nov 21 17:32:14 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module shifter_vhd_vec_tst $end
$var wire 1 ! D_IN [7] $end
$var wire 1 " D_IN [6] $end
$var wire 1 # D_IN [5] $end
$var wire 1 $ D_IN [4] $end
$var wire 1 % D_IN [3] $end
$var wire 1 & D_IN [2] $end
$var wire 1 ' D_IN [1] $end
$var wire 1 ( D_IN [0] $end
$var wire 1 ) D_OUT [7] $end
$var wire 1 * D_OUT [6] $end
$var wire 1 + D_OUT [5] $end
$var wire 1 , D_OUT [4] $end
$var wire 1 - D_OUT [3] $end
$var wire 1 . D_OUT [2] $end
$var wire 1 / D_OUT [1] $end
$var wire 1 0 D_OUT [0] $end
$var wire 1 1 S [2] $end
$var wire 1 2 S [1] $end
$var wire 1 3 S [0] $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var wire 1 7 devoe $end
$var wire 1 8 devclrn $end
$var wire 1 9 devpor $end
$var wire 1 : ww_devoe $end
$var wire 1 ; ww_devclrn $end
$var wire 1 < ww_devpor $end
$var wire 1 = ww_S [2] $end
$var wire 1 > ww_S [1] $end
$var wire 1 ? ww_S [0] $end
$var wire 1 @ ww_D_IN [7] $end
$var wire 1 A ww_D_IN [6] $end
$var wire 1 B ww_D_IN [5] $end
$var wire 1 C ww_D_IN [4] $end
$var wire 1 D ww_D_IN [3] $end
$var wire 1 E ww_D_IN [2] $end
$var wire 1 F ww_D_IN [1] $end
$var wire 1 G ww_D_IN [0] $end
$var wire 1 H ww_D_OUT [7] $end
$var wire 1 I ww_D_OUT [6] $end
$var wire 1 J ww_D_OUT [5] $end
$var wire 1 K ww_D_OUT [4] $end
$var wire 1 L ww_D_OUT [3] $end
$var wire 1 M ww_D_OUT [2] $end
$var wire 1 N ww_D_OUT [1] $end
$var wire 1 O ww_D_OUT [0] $end
$var wire 1 P \D_out_aux[7]~2clkctrl_INCLK_bus\ [3] $end
$var wire 1 Q \D_out_aux[7]~2clkctrl_INCLK_bus\ [2] $end
$var wire 1 R \D_out_aux[7]~2clkctrl_INCLK_bus\ [1] $end
$var wire 1 S \D_out_aux[7]~2clkctrl_INCLK_bus\ [0] $end
$var wire 1 T \D_OUT[0]~output_o\ $end
$var wire 1 U \D_OUT[1]~output_o\ $end
$var wire 1 V \D_OUT[2]~output_o\ $end
$var wire 1 W \D_OUT[3]~output_o\ $end
$var wire 1 X \D_OUT[4]~output_o\ $end
$var wire 1 Y \D_OUT[5]~output_o\ $end
$var wire 1 Z \D_OUT[6]~output_o\ $end
$var wire 1 [ \D_OUT[7]~output_o\ $end
$var wire 1 \ \D_IN[0]~input_o\ $end
$var wire 1 ] \S[1]~input_o\ $end
$var wire 1 ^ \D_IN[1]~input_o\ $end
$var wire 1 _ \S[0]~input_o\ $end
$var wire 1 ` \S[2]~input_o\ $end
$var wire 1 a \D_out_aux[0]~0_combout\ $end
$var wire 1 b \Equal1~0_combout\ $end
$var wire 1 c \D_out_aux[0]~1_combout\ $end
$var wire 1 d \D_out_aux[7]~2_combout\ $end
$var wire 1 e \D_out_aux[7]~2clkctrl_outclk\ $end
$var wire 1 f \D_IN[2]~input_o\ $end
$var wire 1 g \D_out_aux[1]~3_combout\ $end
$var wire 1 h \D_out_aux[1]~4_combout\ $end
$var wire 1 i \D_out_aux[1]~5_combout\ $end
$var wire 1 j \D_out_aux[2]~7_combout\ $end
$var wire 1 k \D_IN[3]~input_o\ $end
$var wire 1 l \D_out_aux[2]~6_combout\ $end
$var wire 1 m \D_out_aux[2]~8_combout\ $end
$var wire 1 n \D_IN[4]~input_o\ $end
$var wire 1 o \D_out_aux[3]~9_combout\ $end
$var wire 1 p \D_out_aux[3]~10_combout\ $end
$var wire 1 q \D_IN[5]~input_o\ $end
$var wire 1 r \D_out_aux[4]~11_combout\ $end
$var wire 1 s \D_out_aux[4]~12_combout\ $end
$var wire 1 t \D_IN[6]~input_o\ $end
$var wire 1 u \D_out_aux[5]~13_combout\ $end
$var wire 1 v \D_out_aux[5]~14_combout\ $end
$var wire 1 w \D_IN[7]~input_o\ $end
$var wire 1 x \D_out_aux[6]~15_combout\ $end
$var wire 1 y \D_out_aux[6]~16_combout\ $end
$var wire 1 z \D_out_aux[7]~17_combout\ $end
$var wire 1 { \D_out_aux[7]~18_combout\ $end
$var wire 1 | D_out_aux [7] $end
$var wire 1 } D_out_aux [6] $end
$var wire 1 ~ D_out_aux [5] $end
$var wire 1 !! D_out_aux [4] $end
$var wire 1 "! D_out_aux [3] $end
$var wire 1 #! D_out_aux [2] $end
$var wire 1 $! D_out_aux [1] $end
$var wire 1 %! D_out_aux [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
15
x6
17
18
19
1:
1;
1<
0T
1U
0V
1W
1X
1Y
1Z
1[
1\
1]
0^
0_
1`
0a
0b
0c
1d
1e
1f
1g
1h
1i
1j
1k
0l
0m
1n
1o
1p
1q
1r
1s
0t
1u
1v
1w
1x
1y
0z
1{
1!
0"
1#
1$
1%
1&
0'
1(
11
12
03
1=
1>
0?
1@
0A
1B
1C
1D
1E
0F
1G
1H
1I
1J
1K
1L
0M
1N
0O
1|
1}
1~
1!!
1"!
0#!
1$!
0%!
1P
1Q
1R
1S
1)
1*
1+
1,
1-
0.
1/
00
$end
#400000
02
13
1?
0>
0]
1_
1l
0u
0x
0y
0v
1m
1#!
0~
0}
0Z
0Y
1V
0I
0J
1M
1.
0+
0*
#780000
03
01
0?
0=
0`
0_
0l
1u
1y
0{
0|
1}
1v
0m
0#!
1~
1Z
0[
1I
0H
1Y
0V
1*
0)
1J
0M
0.
1+
#1000000
