Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r5 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   5.21   15.02   15.02 v r1/Q (snl_ffqx1)
           0.18   15.19 v r5/D (snl_ffqx1)
                  15.19   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r5/CP (snl_ffqx1)
          -6.03   -5.03   library setup time
                  -5.03   data required time
----------------------------------------------------------------
                  -5.03   data required time
                 -15.19   data arrival time
----------------------------------------------------------------
                 -20.22   slack (VIOLATED)


Inserted 3 buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r5 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   0.00    0.12    0.12 ^ r1/Q (snl_ffqx1)
           0.00    0.12 ^ buffer1/A (snl_bufx2)
   2.61    3.16    3.28 ^ buffer1/Z (snl_bufx2)
           0.04    3.33 ^ buffer2/A (snl_bufx2)
   1.31    2.08    5.41 ^ buffer2/Z (snl_bufx2)
           0.01    5.42 ^ buffer3/A (snl_bufx2)
   1.31    1.93    7.35 ^ buffer3/Z (snl_bufx2)
           0.01    7.36 ^ r5/D (snl_ffqx1)
                   7.36   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r5/CP (snl_ffqx1)
          -0.25    0.75   library setup time
                   0.75   data required time
----------------------------------------------------------------
                   0.75   data required time
                  -7.36   data arrival time
----------------------------------------------------------------
                  -6.61   slack (VIOLATED)


VERSION 5.5 ; 
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN reg1 ;
TECHNOLOGY technology ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( -1000 -1000 ) ( 1000 1000 ) ;

COMPONENTS 8 ;
- buffer1 snl_bufx2
+ PLACED ( 100000 100000 ) N ;
- buffer2 snl_bufx2
+ PLACED ( 100000 300000 ) N ;
- buffer3 snl_bufx2
+ PLACED ( 100000 400000 ) N ;
- r1 snl_ffqx1
+ PLACED ( 100000 100000 ) N ;
- r2 snl_ffqx1
+ PLACED ( 100000 200000 ) N ;
- r3 snl_ffqx1
+ PLACED ( 100000 300000 ) N ;
- r4 snl_ffqx1
+ PLACED ( 100000 400000 ) N ;
- r5 snl_ffqx1
+ PLACED ( 100000 500000 ) N ;
END COMPONENTS


PINS 1 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL 
  + LAYER M4 ( -100 0 ) ( 100 1040 ) + FIXED ( 100000 100000 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + USE GROUND ;
- VDD  ( * VDD )
  + USE POWER ;
END SPECIALNETS

NETS 5 ;
- clk ( PIN clk ) ( r5 CP ) ( r4 CP ) ( r3 CP ) ( r2 CP ) ( r1 CP ) ;
- net1 ( r2 D ) ( buffer2 A ) ( buffer1 Z ) ;
- net2 ( buffer3 A ) ( r3 D ) ( buffer2 Z ) ;
- net3 ( r5 D ) ( r4 D ) ( buffer3 Z ) ;
- r1q ( buffer1 A ) ( r1 Q ) ;
END NETS


END DESIGN
