{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536507339683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536507339688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 09 12:35:39 2018 " "Processing started: Sun Sep 09 12:35:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536507339688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507339688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_rom_sequenciador -c fsm_rom_sequenciador " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_rom_sequenciador -c fsm_rom_sequenciador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507339689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536507340077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536507340077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/rom_sequenciador/rom_sequenciador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/rom_sequenciador/rom_sequenciador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_sequenciador-rtl " "Found design unit 1: rom_sequenciador-rtl" {  } { { "../rom_sequenciador/rom_sequenciador.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/rom_sequenciador/rom_sequenciador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355959 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_sequenciador " "Found entity 1: rom_sequenciador" {  } { { "../rom_sequenciador/rom_sequenciador.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/rom_sequenciador/rom_sequenciador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507355959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/flip_flop/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/flip_flop/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-fluxo " "Found design unit 1: flipflop-fluxo" {  } { { "../flip_flop/flipflop.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/flip_flop/flipflop.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355961 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../flip_flop/flipflop.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/flip_flop/flipflop.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507355961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-fluxo " "Found design unit 1: registrador-fluxo" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/registrador/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355963 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/registrador/registrador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507355963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_rom_sequenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm_rom_sequenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_rom_sequenciador " "Found entity 1: fsm_rom_sequenciador" {  } { { "fsm_rom_sequenciador.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536507355964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507355964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_rom_sequenciador " "Elaborating entity \"fsm_rom_sequenciador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536507356002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sequenciador rom_sequenciador:inst " "Elaborating entity \"rom_sequenciador\" for hierarchy \"rom_sequenciador:inst\"" {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536507356030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:inst4 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:inst4\"" {  } { { "fsm_rom_sequenciador.bdf" "inst4" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 176 816 936 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536507356033 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[3\] rom_sequenciador rom_sequenciador:inst " "Port \"addr\[3\]\" does not exist in entity definition of \"rom_sequenciador\".  The port's range differs between the entity definition and its actual instantiation, \"rom_sequenciador:inst\"." {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1536507356062 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[4\] rom_sequenciador rom_sequenciador:inst " "Port \"addr\[4\]\" does not exist in entity definition of \"rom_sequenciador\".  The port's range differs between the entity definition and its actual instantiation, \"rom_sequenciador:inst\"." {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1536507356062 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[5\] rom_sequenciador rom_sequenciador:inst " "Port \"addr\[5\]\" does not exist in entity definition of \"rom_sequenciador\".  The port's range differs between the entity definition and its actual instantiation, \"rom_sequenciador:inst\"." {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1536507356062 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[6\] rom_sequenciador rom_sequenciador:inst " "Port \"addr\[6\]\" does not exist in entity definition of \"rom_sequenciador\".  The port's range differs between the entity definition and its actual instantiation, \"rom_sequenciador:inst\"." {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1536507356062 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "addr\[7\] rom_sequenciador rom_sequenciador:inst " "Port \"addr\[7\]\" does not exist in entity definition of \"rom_sequenciador\".  The port's range differs between the entity definition and its actual instantiation, \"rom_sequenciador:inst\"." {  } { { "fsm_rom_sequenciador.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 128 384 640 208 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1536507356062 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom_sequenciador:inst\|rom " "RAM logic \"rom_sequenciador:inst\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../rom_sequenciador/rom_sequenciador.vhd" "rom" { Text "C:/Users/user/Documents/GitHub/descomp/rom_sequenciador/rom_sequenciador.vhd" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1536507356317 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1536507356317 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "fsm_rom_sequenciador.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 288 1152 1328 304 "b2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536507356538 "|fsm_rom_sequenciador|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "b7 GND " "Pin \"b7\" is stuck at GND" {  } { { "fsm_rom_sequenciador.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 168 1152 1328 184 "b7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536507356538 "|fsm_rom_sequenciador|b7"} { "Warning" "WMLS_MLS_STUCK_PIN" "b5 GND " "Pin \"b5\" is stuck at GND" {  } { { "fsm_rom_sequenciador.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 216 1152 1328 232 "b5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536507356538 "|fsm_rom_sequenciador|b5"} { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "fsm_rom_sequenciador.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/fsm_rom_sequenciador/fsm_rom_sequenciador.bdf" { { 264 1152 1328 280 "b3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536507356538 "|fsm_rom_sequenciador|b3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536507356538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1536507356629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536507357102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536507357102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536507357191 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536507357191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536507357191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536507357191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536507357246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 09 12:35:57 2018 " "Processing ended: Sun Sep 09 12:35:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536507357246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536507357246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536507357246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536507357246 ""}
