SystemVerilog Basics to Advanced - Challenge
