dwords_per_loop	,	V_162
ring	,	V_8
CB_SF_EXPORT_NORM	,	V_13
sq_tex_resource_word1	,	V_58
sq_tex_resource_word0	,	V_57
num_ps_gprs	,	V_88
vs_offset	,	V_36
upper_32_bits	,	F_12
num_es_stack_entries	,	V_100
dev	,	V_144
CHIP_RV620	,	V_51
PACKET2	,	F_53
PACKET3	,	F_7
sq_tex_resource_word4	,	V_59
CHIP_RV740	,	V_106
height	,	V_154
num_gpu_pages	,	V_152
unlikely	,	F_58
num_vs_gprs	,	V_89
num_es_gprs	,	V_92
RADEON_GPU_PAGE_SIZE	,	V_170
radeon_fence	,	V_163
input	,	V_114
SQ_ENDIAN_8IN32	,	V_47
size	,	V_29
sq_gpr_resource_mgmt_2	,	V_84
sq_gpr_resource_mgmt_1	,	V_83
CHIP_RV610	,	V_50
CHIP_RV730	,	V_105
"blit_rectangle: h=%d, w=%d, pages=%d\n"	,	L_6
r600_blit_prepare_copy	,	F_77
NUM_ES_GPRS	,	F_39
I2F_MAX_BITS	,	V_120
shader_obj	,	V_131
PACKET3_INDIRECT_BUFFER	,	V_112
num_es_threads	,	V_96
r600_blit_init	,	F_50
radeon_bo_pin	,	F_63
mutex_init	,	F_51
src_gpu_addr	,	V_164
PACKET3_CB_ACTION_ENA	,	V_173
result	,	V_115
PA_SC_SCREEN_SCISSOR_TL	,	V_70
PACKET3_SH_ACTION_ENA	,	V_45
rdev	,	V_2
NUM_VS_THREADS	,	F_41
cp_set_surface_sync	,	F_8
sq_thread_resource_mgmt	,	V_85
SQ_VTXC_ENDIAN_SWAP	,	F_15
memcpy_toio	,	F_60
"rectangle w=%d h=%d\n"	,	L_8
num_gs_threads	,	V_95
h	,	V_5
real_vram_size	,	V_146
uint32_t	,	T_3
i	,	V_116
CB_COLOR0_VIEW	,	V_23
r7xx_default_state	,	V_140
r	,	V_123
num_temp_gprs	,	V_90
NUM_GS_STACK_ENTRIES	,	F_46
w	,	V_4
PACKET3_SET_CONFIG_REG	,	V_73
CHIP_RV710	,	V_54
ring_size_per_loop	,	V_129
SQ_PGM_CF_OFFSET_VS	,	V_39
radeon_ring_lock	,	F_78
radeon_bo_kmap	,	F_59
SQ_PGM_START_VS	,	V_37
S_038010_REQUEST_SIZE	,	F_23
radeon_device	,	V_1
NUM_ES_THREADS	,	F_43
ES_PRIO	,	F_34
radeon_ib_free	,	F_73
NUM_GS_GPRS	,	F_38
PACKET3_SET_RESOURCE	,	V_48
r6xx_default_size	,	V_135
CB_FORMAT	,	F_3
set_tex_resource	,	F_16
CB_ARRAY_MODE	,	F_5
ARRAY_1D_TILED_THIN1	,	V_14
radeon_ring	,	V_7
CB_COLOR0_INFO	,	V_24
num_vs_threads	,	V_94
VGT_PRIMITIVE_TYPE	,	V_74
CB_COLOR0_TILE	,	V_25
i2f	,	F_48
S_038000_PITCH	,	F_19
S_038004_DATA_FORMAT	,	F_21
DI_SRC_SEL_AUTO_INDEX	,	V_81
mc_addr	,	V_30
CB_COLOR0_MASK	,	V_27
DX9_CONSTS	,	V_108
vb	,	V_167
CB_COLOR0_BASE	,	V_16
VS_PRIO	,	F_32
radeon_bo_unpin	,	F_67
DRM_ERROR	,	F_55
ring_size_common	,	V_128
SQ_TEX_VTX_VALID_BUFFER	,	V_49
x1	,	V_67
x2	,	V_68
CHIP_RV770	,	V_20
RADEON_GEM_DOMAIN_VRAM	,	V_139
num_ps_stack_entries	,	V_97
"r600 failed to allocate shader\n"	,	L_1
sq_vtx_constant_word2	,	V_46
SQ_PGM_EXPORTS_PS	,	V_43
BUG_ON	,	F_76
gpu_addr	,	V_6
CHIP_RV635	,	V_103
GS_PRIO	,	F_33
PACKET3_DRAW_INDEX_AUTO	,	V_80
SQ_VTXC_BASE_ADDR_HI	,	F_11
SQ_VTXC_STRIDE	,	F_13
RECT_UNIT_H	,	V_158
PA_SC_GENERIC_SCISSOR_TL	,	V_71
DI_PT_RECTLIST	,	V_76
PACKET3_VC_ACTION_ENA	,	V_56
dev_err	,	F_64
"emitting copy %16llx %16llx %d %d\n"	,	L_7
shader_gpu_addr	,	V_35
RECT_UNIT_W	,	V_159
cpu_to_le32	,	F_52
state_len	,	V_110
y2	,	V_69
r600_blit_done_copy	,	F_79
SQ_PGM_RESOURCES_PS	,	V_42
PACKET3_SET_CONFIG_REG_OFFSET	,	V_75
NUM_VS_GPRS	,	F_36
radeon_ttm_set_active_vram_size	,	F_65
SQ_TEX_VTX_VALID_TEXTURE	,	V_66
sq_stack_resource_mgmt_2	,	V_87
sq_stack_resource_mgmt_1	,	V_86
V_038000_ARRAY_1D_TILED_THIN1	,	V_61
NUM_PS_THREADS	,	F_40
NUM_CLAUSE_TEMP_GPRS	,	F_37
ptr	,	V_124
ps_offset	,	V_40
__BIG_ENDIAN	,	F_14
PACKET3_TC_ACTION_ENA	,	V_55
dst_gpu_addr	,	V_165
SQ_CONFIG	,	V_113
PACKET3_SET_CONTEXT_REG_OFFSET	,	V_17
CHIP_RV630	,	V_102
DRM_DEBUG	,	F_56
family	,	V_18
max_pages	,	V_155
PA_SC_WINDOW_SCISSOR_TL	,	V_72
"failed to map blit object %d\n"	,	L_3
r600_blit_create_rect	,	F_74
set_render_target	,	F_1
num_vs_stack_entries	,	V_98
S_038000_DIM	,	F_17
slice	,	V_12
PACKET3_SURFACE_SYNC	,	V_32
SQ_PGM_RESOURCES_VS	,	V_38
pitch	,	V_11
radeon_bo_create	,	F_54
RADEON_RING_TYPE_GFX_INDEX	,	V_9
vb_ib	,	V_148
radeon_bo_kunmap	,	F_61
sync_type	,	V_28
NUM_GS_THREADS	,	F_42
r600_blit	,	V_34
S_038000_TEX_WIDTH	,	F_20
"r6xx blit allocated bo %08x vs %08x ps %08x\n"	,	L_2
DI_INDEX_SIZE_16_BIT	,	V_78
S_038000_TILE_MODE	,	F_18
radeon_ib_get	,	F_70
radeon_ring_unlock_commit	,	F_80
PAGE_SIZE	,	V_138
"(%d) pin blit object failed\n"	,	L_4
r6xx_vs_size	,	V_136
I2F_SHIFT	,	V_121
ring_size	,	V_160
COLOR_8_8_8_8	,	V_172
mutex	,	V_133
vb_total	,	V_149
ALIGN	,	F_2
r6xx_ps_size	,	V_137
size_in_bytes	,	V_168
S_038010_DST_SEL_W	,	F_27
"failed to get IB for vertex buffer\n"	,	L_5
obj_size	,	V_122
r6xx_ps	,	V_143
radeon_fence_emit	,	F_72
ALU_INST_PREFER_VECTOR	,	V_109
PACKET3_SURFACE_BASE_UPDATE	,	V_21
V_038000_SQ_TEX_DIM_2D	,	V_60
r600_vb_ib_get	,	F_69
fraction	,	V_118
num_gs_gprs	,	V_91
CB_SOURCE_FORMAT	,	F_4
PACKET3_SET_CONTEXT_REG	,	V_15
max_dim	,	V_130
width	,	V_153
NUM_PS_STACK_ENTRIES	,	F_44
draw_auto	,	F_29
CHIP_RV670	,	V_104
NUM_VS_STACK_ENTRIES	,	F_45
I2F_MAX_INPUT	,	V_119
num_gs_stack_entries	,	V_99
cb_color_info	,	V_10
FMT_8_8_8_8	,	V_171
sq_config	,	V_82
PS_PRIO	,	F_31
pages	,	V_156
u32	,	T_2
mc	,	V_145
PACKET3_NUM_INSTANCES	,	V_79
r600_blit_fini	,	F_66
vb_gpu_addr	,	V_166
exponent	,	V_117
dwords	,	V_101
S_038004_TEX_HEIGHT	,	F_22
S_038010_DST_SEL_Z	,	F_26
r600_vb_ib_put	,	F_71
S_038010_DST_SEL_X	,	F_24
num_ps_threads	,	V_93
NUM_ES_STACK_ENTRIES	,	F_47
S_038010_DST_SEL_Y	,	F_25
r6xx_vs	,	V_142
PACKET3_CB0_DEST_BASE_ENA	,	V_174
format	,	V_3
radeon_ring_write	,	F_6
done	,	V_132
radeon_bo_unref	,	F_68
pages_per_loop	,	V_169
sq_pgm_resources	,	V_33
rect_order	,	V_157
vb_used	,	V_150
CHIP_RS780	,	V_52
state_offset	,	V_111
set_vtx_resource	,	F_10
CB_COLOR0_SIZE	,	V_22
SQ_PGM_START_PS	,	V_41
SQ_PGM_CF_OFFSET_PS	,	V_44
packet2s	,	V_125
num_loops	,	V_161
WARN_ON_ONCE	,	F_49
set_scissors	,	F_28
CB_COLOR0_FRAG	,	V_26
PACKET3_INDEX_TYPE	,	V_77
VC_ENABLE	,	V_107
r7xx_default_size	,	V_134
primitives	,	V_127
r6xx_default_state	,	V_141
visible_vram_size	,	V_147
SQ_SEL_W	,	V_65
SQ_SEL_X	,	V_62
radeon_bo_reserve	,	F_57
SQ_SEL_Y	,	V_63
SQ_SEL_Z	,	V_64
r600_kms_blit_copy	,	F_81
set_shaders	,	F_9
WARN_ON	,	F_75
NUM_PS_GPRS	,	F_35
num_packet2s	,	V_126
u64	,	T_1
cp_coher_size	,	V_31
radeon_bo_unreserve	,	F_62
CHIP_RS880	,	V_53
set_default_state	,	F_30
fence	,	V_151
CHIP_R600	,	V_19
