#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d15ef0ac50 .scope module, "and_nor_nand_gates_tb" "and_nor_nand_gates_tb" 2 3;
 .timescale 0 0;
v000001d15edb2750_0 .var "a", 0 0;
v000001d15edb27f0_0 .var "b", 0 0;
v000001d15edb2890_0 .net "c", 0 0, L_000001d15edb2dc0;  1 drivers
v000001d15edd5960_0 .net "d", 0 0, L_000001d15edb2fc0;  1 drivers
v000001d15edd5a00_0 .net "e", 0 0, L_000001d15edb2930;  1 drivers
v000001d15edd5aa0_0 .net "g", 0 0, L_000001d15edd5c60;  1 drivers
S_000001d15ef0ade0 .scope module, "Instance0" "and_nor_nand_gates" 2 6, 3 1 0, S_000001d15ef0ac50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "e";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
L_000001d15edb2dc0 .functor AND 1, v000001d15edb2750_0, v000001d15edb27f0_0, C4<1>, C4<1>;
L_000001d15edb2fc0 .functor NOR 1, v000001d15edb2750_0, v000001d15edb27f0_0, C4<0>, C4<0>;
L_000001d15edb2930 .functor AND 1, v000001d15edb2750_0, v000001d15edb27f0_0, C4<1>, C4<1>;
L_000001d15edd5c60 .functor NAND 1, v000001d15edb2750_0, v000001d15edb27f0_0, C4<1>, C4<1>;
v000001d15edb2b80_0 .net "a", 0 0, v000001d15edb2750_0;  1 drivers
v000001d15ede6bf0_0 .net "b", 0 0, v000001d15edb27f0_0;  1 drivers
v000001d15edb24d0_0 .net "c", 0 0, L_000001d15edb2dc0;  alias, 1 drivers
v000001d15edb2570_0 .net "d", 0 0, L_000001d15edb2fc0;  alias, 1 drivers
v000001d15edb2610_0 .net "e", 0 0, L_000001d15edb2930;  alias, 1 drivers
v000001d15edb26b0_0 .net "g", 0 0, L_000001d15edd5c60;  alias, 1 drivers
    .scope S_000001d15ef0ac50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d15edb2750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d15edb27f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d15edb2750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d15edb27f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d15edb2750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d15edb27f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d15edb2750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d15edb27f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d15ef0ac50;
T_1 ;
    %vpi_call 2 14 "$monitor", "T=%t |a=%b |b=%b |c(and)=%b |d(nor)=%b |e(and)=%b |g(nand)=%b", $time, v000001d15edb2750_0, v000001d15edb27f0_0, v000001d15edb2890_0, v000001d15edd5960_0, v000001d15edd5a00_0, v000001d15edd5aa0_0 {0 0 0};
    %vpi_call 2 15 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "circuits1_tb.v";
    "./circuits1.v";
