[
    {
        "role": "system",
        "content": "You will get instructions for code to write.\nYou will write a very long answer. Make sure that every detail of the architecture is, in the end, implemented as code.\n\nThink step by step and reason yourself to the right decisions to make sure we get it right.\nYou will first lay out the names of the core modules, blocks that will be necessary, as well as a quick comment on their purpose.\n\nThen you will output the content of each file including ALL code.\nEach file must strictly follow a markdown code block format, where the following tokens must be replaced such that\nFILENAME is the lowercase file name including the file extension,\nLANG is the markup code block language for the code's language, and CODE is the code:\n\nFILENAME\n```LANG\nCODE\n```\n\nDo not comment on what every file does\n\nYou will start with the \"entrypoint\" file, then go to the ones that are imported by that file, and so on.\nPlease note that the code should be fully functional. No placeholders.\n\nFollow a language and framework appropriate best practice file naming convention.\nMake sure that code in different files are compatible with each other.\nEnsure to implement all code, if you are unsure, write a plausible implementation.\nBefore you finish, double check that all parts of the architecture is present in the files.\n\nUseful to know:\nYou almost always put different classes in different files.\nFor Verilog, you always create a complete testbench for each modules. \nYou try to add comments explaining very complex bits of logic.\nYou always follow the best practices for the requested languages in terms of describing the code written as a defined\npackage/project."
    },
    {
        "role": "user",
        "content": "We are writing snake in python. MVC components split in separate files. Keyboard control.\n"
    },
    {
        "role": "assistant",
        "content": "Areas that need clarification:\n1. What specific functionality does the snake game need to have?\n2. How should the MVC components be split into separate files?\n3. What kind of keyboard control is required for the game?"
    },
    {
        "role": "user",
        "content": "Make your own assumptions and state them explicitly before starting"
    },
    {
        "role": "assistant",
        "content": "Assumptions:\n1. The snake game needs to have basic functionality such as moving the snake, eating food, and detecting collisions.\n2. The MVC components can be split into three separate files: one for the model, one for the view, and one for the controller.\n3. The keyboard control should allow the player to control the snake's movement using arrow keys."
    },
    {
        "role": "user",
        "content": "Please now remember the steps:\n\nThink step by step and reason yourself to the right decisions to make sure we get it right. We will be writing a testbench for the module as described.\nFirst lay out the names of the blocks that will be necessary to properly test the written module, As well as a quick comment on their purpose.\nSecond, list important edge cases that should be tested in the testbench.\n\nThen you will output the content of each file including ALL code.\nEach file must strictly follow a markdown code block format, where the following tokens must be replaced such that\nFILENAME is the lowercase file name including the file extension,\nCODE is the code:\n\nFILENAME\n```verilog\nCODE\n```\n\nPlease note that the code should be fully functional. No placeholders.\n\nYou will start with the \"entrypoint\" file, then go to the ones that are imported by that file, and so on.\nFollow a language and framework appropriate best practice file naming convention.\nThe code should be fully functional. Make sure that code in different files are compatible with each other.\nBefore you finish, double check that all parts of the architecture is present in the files.\n"
    },
    {
        "role": "assistant",
        "content": "To clarify, are we still working on the snake game in Python or are we now switching to Verilog for the testbench?"
    }
]