// Seed: 2976022960
module module_0;
  id_1(
      .id_0(id_2 - 1),
      .id_1(-1'h0),
      .id_2(1'h0),
      .id_3(id_2),
      .id_4(1),
      .id_5(1),
      .id_6(-1),
      .id_7(1'h0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55
);
  inout wire id_55;
  inout wire id_54;
  input wire id_53;
  inout wire id_52;
  output wire id_51;
  output wire id_50;
  output wire id_49;
  output wire id_48;
  output wire id_47;
  input wire id_46;
  output wire id_45;
  inout wire id_44;
  inout wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  output wire id_39;
  inout wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_56;
  wire id_57 = &id_35;
  initial $display(-1);
  assign id_31 = id_30;
  assign id_50 = "";
  assign id_21 = -1;
  always id_40 <= id_14;
  assign id_48 = !id_52;
  reg id_58 = id_40, id_59;
  wire id_60 = id_32;
  assign id_52 = -1'h0;
  wire id_61;
  initial id_16 = 1;
  assign id_51 = id_42 || -1;
  wire id_62, id_63;
  parameter id_64 = -1;
endmodule
