`timescale 1ns / 1ps
module DEC8(a,d,c,y0,y1,y2,y3,y4,y5,y6,y7); wire w1,w2,w3;
not n1(w1,a);
not n2(w2,b);
not n3(w3,c); and a1(y7,a,b,c);
and a2(y6,a,b,w3);
and a3(y5,a,w2,c);
and a4(y4,a,w2,w3);
and a5(y3,w1,b,c);
and a6(y2,w1,b,w3);
and a7(y1,w1,w2,c);
and a8(y0,w1,w2,w3); 
endmodule
