/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [27:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z & celloutsig_0_0z[6]);
  assign celloutsig_1_0z = ~(in_data[154] & in_data[167]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_17z = _00_ ^ celloutsig_0_12z[3];
  assign celloutsig_0_19z = celloutsig_0_6z ^ celloutsig_0_12z[2];
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[167]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[6] ^ celloutsig_0_1z);
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } + { celloutsig_1_5z[3:1], celloutsig_1_5z[1] };
  reg [22:0] _11_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 23'h000000;
    else _11_ <= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _01_[22:5], _00_, _01_[3:0] } = _11_;
  assign celloutsig_0_10z = { celloutsig_0_9z[2:0], celloutsig_0_6z } === in_data[73:70];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z } === in_data[182:181];
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] >= { in_data[80:78], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[3:0], celloutsig_0_0z } < { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_14z = _01_[2:0] !== { celloutsig_0_11z[8:7], celloutsig_0_10z };
  assign celloutsig_0_12z = ~ { celloutsig_0_11z[3:0], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[82:76] | in_data[73:67];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z } | in_data[35:32];
  assign celloutsig_0_18z = { in_data[26:17], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z } | { celloutsig_0_12z[1], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_3z = & in_data[41:39];
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[103:97] };
  assign celloutsig_1_6z = & in_data[124:113];
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[4:0], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_1z } >> { celloutsig_1_8z[5:2], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_15z = celloutsig_1_11z[5:0] <<< { celloutsig_1_11z[2], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_11z = { in_data[6], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z } <<< { _01_[11], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_19z = ~((celloutsig_1_15z[1] & celloutsig_1_10z) | celloutsig_1_4z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_4z) | celloutsig_1_3z);
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_8z = { in_data[155:152], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_8z) | (celloutsig_0_0z[5] & celloutsig_0_11z[8]));
  assign { celloutsig_1_5z[1], celloutsig_1_5z[27:2] } = ~ { celloutsig_1_0z, in_data[174:149] };
  assign _01_[4] = _00_;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
