Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-tools-2022/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab -debug typical rca32_tb -s rca32_sim 
Multi-threading is on. Using 94 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'generate_out' remains unconnected for this instance [/home/khyang/harvard/cs1410_lab/lab2/lab2_server/source/adder.sv:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.full_adder
Compiling module work.rca32_default
Compiling module work.rca32_tb
Built simulation snapshot rca32_sim
