// Seed: 1564190625
module module_0 #(
    parameter id_4 = 32'd73,
    parameter id_5 = 32'd76
) (
    output wor id_0
);
  wire id_3;
  defparam id_4.id_5 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3
);
  logic [7:0] id_5;
  assign id_2 = 1'b0 - 1 == (id_3) + ("") - 1;
  tri0 id_6;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (id_2);
  assign id_5[1 : 1] = "";
endmodule
