-- VHDL for IBM SMS ALD page 11.10.32.1
-- Title: LOGIC GATE MIX-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 12:48:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_32_1_LOGIC_GATE_MIX_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LOGIC_GATE_A_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_R:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MY_READ_CALL:	 out STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 out STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C:	 out STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F:	 out STD_LOGIC);
end ALD_11_10_32_1_LOGIC_GATE_MIX_ACC;

architecture behavioral of ALD_11_10_32_1_LOGIC_GATE_MIX_ACC is 

	signal OUT_2A_B: STD_LOGIC;
	signal OUT_1B_H: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_3G_R: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_2A_B <= NOT OUT_1B_H;

	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => MS_LOGIC_GATE_A_1,	-- Pin P
		IN2 => OUT_1C_B,	-- Pin B
		OUT1 => OUT_1B_H );

	OUT_1C_B <= NOT MS_LOGIC_GATE_R;
	OUT_3D_F <= NOT MS_LOGIC_GATE_B_1;
	OUT_3E_R <= NOT MS_LOGIC_GATE_C_1;
	OUT_3F_F <= NOT MS_LOGIC_GATE_D_1;
	OUT_3G_R <= NOT MS_LOGIC_GATE_E_1;
	OUT_3H_B <= NOT MS_LOGIC_GATE_F_1;
	OUT_DOT_1D <= OUT_3D_F OR OUT_3E_R;
	OUT_DOT_1F <= OUT_3F_F OR OUT_3G_R OR OUT_3H_B;

	MY_READ_CALL <= OUT_2A_B;
	PS_LOGIC_GATE_A_OR_R <= OUT_1B_H;
	PS_LOGIC_GATE_B_OR_C <= OUT_DOT_1D;
	PS_LOGIC_GATE_D_OR_E_OR_F <= OUT_DOT_1F;


end;
