
---------- Begin Simulation Statistics ----------
final_tick                                93628221500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885440                       # Number of bytes of host memory used
host_op_rate                                    88455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2150.35                       # Real time elapsed on the host
host_tick_rate                               43540906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093628                       # Number of seconds simulated
sim_ticks                                 93628221500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120763827                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 74536797                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.872564                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.872564                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5450972                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3872678                       # number of floating regfile writes
system.cpu.idleCycles                        14815738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3901518                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 26005296                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.413428                       # Inst execution rate
system.cpu.iew.exec_refs                     59059854                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22681831                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13787765                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40861720                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15405                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            371256                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25827489                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           297009017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              36378023                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5771083                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             264673510                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  51331                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4386237                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3381690                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4448175                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          50326                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2750339                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1151179                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 281785790                       # num instructions consuming a value
system.cpu.iew.wb_count                     260244160                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649338                       # average fanout of values written-back
system.cpu.iew.wb_producers                 182974311                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.389774                       # insts written-back per cycle
system.cpu.iew.wb_sent                      262868228                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                374014531                       # number of integer regfile reads
system.cpu.int_regfile_writes               204837834                       # number of integer regfile writes
system.cpu.ipc                               0.534027                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.534027                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6057974      2.24%      2.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             202373686     74.83%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               178901      0.07%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26977      0.01%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              147068      0.05%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17718      0.01%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               219136      0.08%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                97002      0.04%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              391133      0.14%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4117      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             315      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1439      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             134      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            425      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34531260     12.77%     90.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19478961      7.20%     97.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3048042      1.13%     98.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3870070      1.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              270444593                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8783469                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16734859                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7705028                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14091252                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4294876                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2671972     62.21%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8787      0.20%     62.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    997      0.02%     62.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   495      0.01%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   69      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 275593      6.42%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                492172     11.46%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            707407     16.47%     96.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           137362      3.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              259898026                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          701358232                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    252539132                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         389765092                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  296950627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 270444593                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               58390                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       106799512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            468323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          31446                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    112421102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     172440706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.568334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.226973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97689974     56.65%     56.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13536214      7.85%     64.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13008928      7.54%     72.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12039446      6.98%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11499774      6.67%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9131899      5.30%     90.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8178549      4.74%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4805076      2.79%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2550846      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       172440706                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.444247                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2076643                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2571473                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             40861720                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25827489                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               120522736                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        187256444                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1503944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        509743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        14797                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4727543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9460241                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2374                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                37234621                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27457406                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3731908                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17740951                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13685394                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             77.140138                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2053732                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               4106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2724859                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             485993                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2238866                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       453749                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       104414028                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3222150                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    156977884                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.211696                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.198709                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       101602085     64.72%     64.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16243884     10.35%     75.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8299538      5.29%     80.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11412659      7.27%     87.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4971451      3.17%     90.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2408909      1.53%     92.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1833354      1.17%     93.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1449957      0.92%     94.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8756047      5.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    156977884                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8756047                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46846841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46846841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47506735                       # number of overall hits
system.cpu.dcache.overall_hits::total        47506735                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1420070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1420070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1435406                       # number of overall misses
system.cpu.dcache.overall_misses::total       1435406                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32807514468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32807514468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32807514468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32807514468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48266911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48266911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48942141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48942141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029421                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029421                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029329                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029329                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23102.744560                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23102.744560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22855.912869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22855.912869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4339                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.666513                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.156250                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       659041                       # number of writebacks
system.cpu.dcache.writebacks::total            659041                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       423053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       423053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       423053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       423053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       997017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       997017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1007100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1007100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22375647974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22375647974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22651685974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22651685974                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22442.594233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22442.594233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22491.992825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22491.992825                       # average overall mshr miss latency
system.cpu.dcache.replacements                1004193                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31975921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31975921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1186409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1186409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23167715500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23167715500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33162330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33162330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19527.595880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19527.595880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       412832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       412832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       773577                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       773577                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13132214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13132214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16975.962315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16975.962315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14870920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14870920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       233661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       233661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9639798968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9639798968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41255.489654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41255.489654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       223440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       223440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9243433974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9243433974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41368.752121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41368.752121                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       659894                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        659894                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15336                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15336                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       675230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       675230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10083                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10083                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    276038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    276038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014933                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014933                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27376.574432                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27376.574432                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.825923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48516206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1004705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.289006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.825923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98888987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98888987                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86118564                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32794346                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  47315621                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2830485                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3381690                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13412322                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                533795                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              324383418                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2252383                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    36390955                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22687741                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        272597                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         58540                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           92396840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      178830979                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    37234621                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16225119                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      76007368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7806190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        768                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                13814                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        116189                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           40                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2592                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  28588362                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2097490                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        7                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          172440706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.997922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.190509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                117222067     67.98%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2568563      1.49%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3444803      2.00%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3577366      2.07%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4368177      2.53%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4299607      2.49%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3537261      2.05%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3244393      1.88%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 30178469     17.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            172440706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.198843                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.955006                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24520789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24520789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24520789                       # number of overall hits
system.cpu.icache.overall_hits::total        24520789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4067547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4067547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4067547                       # number of overall misses
system.cpu.icache.overall_misses::total       4067547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57885740436                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57885740436                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57885740436                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57885740436                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28588336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28588336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28588336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28588336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14231.117781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14231.117781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14231.117781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14231.117781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        36126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2030                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.796059                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3723115                       # number of writebacks
system.cpu.icache.writebacks::total           3723115                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       341714                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       341714                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       341714                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       341714                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3725833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3725833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3725833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3725833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50999911953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50999911953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50999911953                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50999911953                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130327                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13688.190521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13688.190521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13688.190521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13688.190521                       # average overall mshr miss latency
system.cpu.icache.replacements                3723115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24520789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24520789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4067547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4067547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57885740436                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57885740436                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28588336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28588336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14231.117781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14231.117781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       341714                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       341714                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3725833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3725833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50999911953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50999911953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13688.190521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13688.190521                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.634437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28246621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3725832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.581292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.634437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60902504                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60902504                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    28613080                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        403458                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2345199                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                16077052                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                24020                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               50326                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               10724658                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83457                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3162                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  93628221500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3381690                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88225849                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                20569000                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9922                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  47698416                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12555829                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              314463467                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                143120                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1169468                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 173008                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10836444                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               6                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           340331286                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   769463835                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                461096064                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6053235                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                127752550                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     233                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 227                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8019920                       # count of insts added to the skid buffer
system.cpu.rob.reads                        441305591                       # The number of ROB reads
system.cpu.rob.writes                       604798641                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3630571                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               838451                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4469022                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3630571                       # number of overall hits
system.l2.overall_hits::.cpu.data              838451                       # number of overall hits
system.l2.overall_hits::total                 4469022                       # number of overall hits
system.l2.demand_misses::.cpu.inst              92718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 258972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             92718                       # number of overall misses
system.l2.overall_misses::.cpu.data            166254                       # number of overall misses
system.l2.overall_misses::total                258972                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6980783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12200333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19181116500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6980783500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12200333000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19181116500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3723289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1004705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4727994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3723289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1004705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4727994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.024902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.024902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75290.488363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73383.696031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74066.372040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75290.488363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73383.696031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74066.372040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127999                       # number of writebacks
system.l2.writebacks::total                    127999                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         92717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            258970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        92717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           258970                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6036120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10504623750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16540744250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6036120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10504623750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16540744250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.024902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.024902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65102.629507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63184.566594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63871.275630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65102.629507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63184.566594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63871.275630                       # average overall mshr miss latency
system.l2.replacements                         252118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       659041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           659041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       659041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       659041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3721425                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3721425                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3721425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3721425                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2391                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.001670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        51000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        51000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.001670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        12750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            111657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109658                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7697217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7697217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        221315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.495484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.495484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70192.940780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70192.940780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6576441750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6576441750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.495484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59972.293403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59972.293403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3630571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3630571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        92718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6980783500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6980783500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3723289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3723289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.024902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75290.488363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75290.488363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        92717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6036120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6036120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.024902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65102.629507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65102.629507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        726794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            726794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4503115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4503115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       783390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        783390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79565.967560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79565.967560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3928182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3928182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69408.640339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69408.640339                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.326406                       # Cycle average of tags in use
system.l2.tags.total_refs                     9454969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    260310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.321958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.313451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3685.420832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4288.592122                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.523510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75903678                       # Number of tag accesses
system.l2.tags.data_accesses                 75903678                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     92717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001018200750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7666                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7666                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              658914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127999                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258970                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127999                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    464                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127999                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.721106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.322500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.675777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7663     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7666                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.694756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5065     66.07%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.42%     67.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2281     29.75%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      2.53%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7666                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16574080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8191936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    177.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   93627789500                       # Total gap between requests
system.mem_ctrls.avgGap                     241951.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5933888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10610496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8190848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 63377130.366617083549                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 113325830.930153906345                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87482682.772095590830                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        92717                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166253                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127999                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2976395250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5022488500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2230712385500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32101.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30209.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17427576.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5933888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10640192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16574080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5933888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5933888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8191936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8191936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        92717                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         258970                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127999                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127999                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     63377130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    113643000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        177020131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     63377130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     63377130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87494303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87494303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87494303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     63377130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    113643000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       264514434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               258506                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127982                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16927                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8588                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3151896250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1292530000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7998883750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12192.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30942.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174983                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73179                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.18                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.819216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.751416                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.421394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73379     53.05%     53.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36851     26.64%     79.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11173      8.08%     87.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5285      3.82%     91.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3203      2.32%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1977      1.43%     95.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1391      1.01%     96.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          933      0.67%     97.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4133      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16544384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8190848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              176.702961                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.482683                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       492203040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261608325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      926821980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334570680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7390431360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26653312290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13508342880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49567290555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.405448                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34842771500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3126240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55659210000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       495444600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       263335050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      918910860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333495360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7390431360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26805816930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13379917920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49587352080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.619716                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34507230500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3126240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55994751000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127999                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122770                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109658                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       768713                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       768713                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 768713                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24766016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24766016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24766016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            258974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              258974                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           255434750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          323712500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4509222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3723115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          469271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3725833                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       783390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11172236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3018393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14190629                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    476569792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106479744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              583049536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          254662                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8354752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4985051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4967873     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17166      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4985051                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  93628221500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9112276500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5589905680                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1508973061                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
