0.7
2020.1
May 27 2020
20:09:33
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sim_1/new/counter_testbench.v,1606254588,verilog,,,,counter_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sim_1/new/time_set_register_testbench.v,1606783117,verilog,,,,time_set_register_testbench,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/BCD_binary.v,1606690116,verilog,,C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/time_set_register.v,,BCD_binary,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/clock_divider.v,1606274014,verilog,,C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/counter.v,,clk_divider,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/counter.v,1606594637,verilog,,C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sim_1/new/counter_testbench.v,,counter,,,,,,,,
C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sources_1/new/time_set_register.v,1606794175,verilog,,C:/Users/Nick Palladino/Documents/GitHub/palladino_saab_lab4/palladino_saab_lab4/palladino_saab_lab4.srcs/sim_1/new/time_set_register_testbench.v,,time_set_register,,,,,,,,
