# SPI_slave_with_single_port_RAM_UVM_Verification
About A complete UVM-based verification project for an SPI Slave integrated with a Single-Port RAM using SystemVerilog and QuestaSim, featuring active/passive agents, sequences, scoreboards, assertions, and coverage for full end-to-end functional verification.
