verilog work "test.v"
verilog work "pc_instruction.v"
verilog work "final_project.v"
verilog work "data_memory.v"
verilog work "Asset/ALU.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
