git clone --depth 1 --no-tags https://github.com/vnegnev/flocra_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328153145
git clone --depth 1 --no-tags https://github.com/DanielIrons/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327091467
git clone --depth 1 --no-tags https://github.com/lancelotxk/FMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330888932
git clone --depth 1 --no-tags https://github.com/landoty/apb-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329202759
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324787958
git clone --depth 1 --no-tags https://github.com/pulpannie/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324327254
git clone --depth 1 --no-tags https://github.com/craigjb/BFFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325667654
git clone --depth 1 --no-tags https://github.com/Fisheep1207/CA-project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325734520
git clone --depth 1 --no-tags https://github.com/Aoi-cn/Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326609070
git clone --depth 1 --no-tags https://github.com/vibsaa/OpenSource_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323561293
git clone --depth 1 --no-tags https://github.com/liuzikai/FPGA-Boxhead.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328648446
git clone --depth 1 --no-tags https://github.com/ruby5487/Tetris-Verilog-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329804745
git clone --depth 1 --no-tags https://github.com/suoglu/Simple-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322146550
git clone --depth 1 --no-tags https://github.com/fedemic/ISA_2020_Group_09_Lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328155243
git clone --depth 1 --no-tags https://github.com/emrdagkusu/digital-design-vdhl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325106588
git clone --depth 1 --no-tags https://github.com/Mohammed-CE/5-bits-input-ALU-using-Magic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328197674
git clone --depth 1 --no-tags https://github.com/chrismoon-code/Memory-game-on-the-DE10-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329374944
git clone --depth 1 --no-tags https://github.com/D3r3k23/Blackboard-Servo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323220880
git clone --depth 1 --no-tags https://github.com/Art2Live/128-p-11-bit-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322683692
git clone --depth 1 --no-tags https://github.com/wakaba123/computer-composing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321953898
git clone --depth 1 --no-tags https://github.com/18520381/Inverse_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321900842
git clone --depth 1 --no-tags https://github.com/KareimGazer/PCI_Target_Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330124273
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_gamegear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329914538
git clone --depth 1 --no-tags https://github.com/LDelhez/verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330806138
git clone --depth 1 --no-tags https://github.com/GVictorsd/MyMos6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327041127
git clone --depth 1 --no-tags https://github.com/itspacchu/College-lab-project-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328313210
git clone --depth 1 --no-tags https://github.com/guagnanomichele6/isa16_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325564420
git clone --depth 1 --no-tags https://github.com/Kiran1689/Non-restoring-division-algorithm-for-unsigned-integer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324567456
git clone --depth 1 --no-tags https://github.com/sliuCN/AD9361_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327807144
git clone --depth 1 --no-tags https://github.com/Daniel-GGB/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330841797
git clone --depth 1 --no-tags https://github.com/kunkun9811/final_cse141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323000294
git clone --depth 1 --no-tags https://github.com/Shine0417/CA2020-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325487175
git clone --depth 1 --no-tags https://github.com/sstelfox/tinyfpga-bx-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324321404
git clone --depth 1 --no-tags https://github.com/mukulgarg015/VGA-Graphics-using-Basys-3-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324787178
git clone --depth 1 --no-tags https://github.com/gerrifox28/4x4-Matrix-Keypad-Tone-Generator-with-Rotating-Text-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326827996
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/OpenEVR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328847398
git clone --depth 1 --no-tags https://github.com/makharadzemisho/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323335772
git clone --depth 1 --no-tags https://github.com/ObsisMc/ddproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323343840
git clone --depth 1 --no-tags https://github.com/IwasakiYuuki/fpga-7segled-slot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323911266
git clone --depth 1 --no-tags https://github.com/parthch10jun/FPGA_verilog_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326405199
git clone --depth 1 --no-tags https://github.com/kakbydima/ASICs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326419118
git clone --depth 1 --no-tags https://github.com/Mcc748/2020_Summery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325940675
git clone --depth 1 --no-tags https://github.com/animesh-sahu/16bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325521251
git clone --depth 1 --no-tags https://github.com/aroshanineshat/SPI_Serializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322416912
git clone --depth 1 --no-tags https://github.com/mirkocuidado/Very_Large_Scale_Integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322417120
git clone --depth 1 --no-tags https://github.com/animesh-sahu/Adder_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324409045
git clone --depth 1 --no-tags https://github.com/sharmavins23/SD-Card-Binary-Readout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324057085
git clone --depth 1 --no-tags https://github.com/sepehrmoghiseh/lc_fall99.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326624231
git clone --depth 1 --no-tags https://github.com/AJAbanto/COE_111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327229456
git clone --depth 1 --no-tags https://github.com/fz11/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328272854
git clone --depth 1 --no-tags https://github.com/jfiagar/Electronica-Digital-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322656767
git clone --depth 1 --no-tags https://github.com/Manasmw01/Newspaper-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322052654
git clone --depth 1 --no-tags https://github.com/Hassan1503/Project-ambaPrecessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329987711
git clone --depth 1 --no-tags https://github.com/susiejojo/IPA_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330371754
git clone --depth 1 --no-tags https://github.com/Jason-Du/VSD_FINAL_one_layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330289726
git clone --depth 1 --no-tags https://github.com/Lisa304/logical-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328944610
git clone --depth 1 --no-tags https://github.com/Raj21-21/AMBA-3-AHB_LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329202956
git clone --depth 1 --no-tags https://github.com/thelonewolf123/RISC-Net_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329805172
git clone --depth 1 --no-tags https://github.com/AhmedAlhajeh/CPU-Control-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323733162
git clone --depth 1 --no-tags https://github.com/Jason-Du/VSD_CNN_system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323783027
git clone --depth 1 --no-tags https://github.com/RSPwFPGAs/briscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328278472
git clone --depth 1 --no-tags https://github.com/DanielW33/Misc-VerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329185469
git clone --depth 1 --no-tags https://github.com/sahanashettigar/shift-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327815354
git clone --depth 1 --no-tags https://github.com/wwwwwwOwO/Single-circle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327887908
git clone --depth 1 --no-tags https://github.com/alantsd/RTL-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327709682
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp_3_Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327707731
git clone --depth 1 --no-tags https://github.com/ganz125/seven_segments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325709718
git clone --depth 1 --no-tags https://github.com/EthanCua/random-normal-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328089746
git clone --depth 1 --no-tags https://github.com/Maxvlsichaps/vlsichaps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328344990
git clone --depth 1 --no-tags https://github.com/15095801973/myrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324802485
git clone --depth 1 --no-tags https://github.com/eraser333/shudian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324539126
git clone --depth 1 --no-tags https://github.com/deva0310/7-SEGMENT-DISPLAY-COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326760909
git clone --depth 1 --no-tags https://github.com/saramkhalaf/engr378.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328557346
git clone --depth 1 --no-tags https://github.com/caasig1/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327999045
git clone --depth 1 --no-tags https://github.com/max-wickham/MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330015523
git clone --depth 1 --no-tags https://github.com/mzaieda/RISCV32I-M-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329735169
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwpic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331074765
git clone --depth 1 --no-tags https://github.com/huanglaotou/elec491.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330860700
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331086304
git clone --depth 1 --no-tags https://github.com/abdulmuneeb-lm/caravel_tinyriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325285555
git clone --depth 1 --no-tags https://github.com/ElektroNeo/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327043140
git clone --depth 1 --no-tags https://github.com/diamond2nv/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327011557
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322063875
git clone --depth 1 --no-tags https://github.com/XtratoS/Computer-Organization-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323369254
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321861734
git clone --depth 1 --no-tags https://github.com/vulkanbets/Mips_Matrix_Multiplication_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322495477
git clone --depth 1 --no-tags https://github.com/kingkwon/week8_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322544389
git clone --depth 1 --no-tags https://github.com/yxnan/verilog-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323760348
git clone --depth 1 --no-tags https://github.com/GerardoVielma/HexDisplay-Complementer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324025336
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/FloatingPointIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324136981
git clone --depth 1 --no-tags https://github.com/sangyou16/MIPS-32bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324047445
git clone --depth 1 --no-tags https://github.com/PlusSevenWang/Ten-Instruction-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327602833
git clone --depth 1 --no-tags https://github.com/AraAssim/AraAssim-Vector-magnitude-and-arctangent-approximation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323203241
git clone --depth 1 --no-tags https://github.com/raphaellacet/Verilog-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323785709
git clone --depth 1 --no-tags https://github.com/Kentahayakawa/UCLA-CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322992653
