Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
<<<<<<< HEAD
| Date         : Mon Feb 12 20:57:20 2024
=======
| Date         : Sat Mar 16 18:15:37 2024
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
| Host         : DESKTOP-SK95JA6 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file Core_Top_clock_utilization_routed.rpt
| Design       : Core_Top
| Device       : 7a15t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
<<<<<<< HEAD
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Device Cell Placement Summary for Global Clock g5
12. Device Cell Placement Summary for Global Clock g6
13. Clock Region Cell Placement per Global Clock: Region X0Y0
14. Clock Region Cell Placement per Global Clock: Region X1Y0
15. Clock Region Cell Placement per Global Clock: Region X0Y1
16. Clock Region Cell Placement per Global Clock: Region X1Y1
=======
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Device Cell Placement Summary for Global Clock g5
13. Clock Region Cell Placement per Global Clock: Region X0Y0
14. Clock Region Cell Placement per Global Clock: Region X1Y0
15. Clock Region Cell Placement per Global Clock: Region X1Y1
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
<<<<<<< HEAD
| BUFGCTRL |    7 |        32 |   0 |            0 |      0 |
=======
| BUFGCTRL |    6 |        32 |   0 |            0 |      0 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    1 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+------------------------------------------+-----------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock              | Driver Pin                               | Net                                           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+------------------------------------------+-----------------------------------------------+
<<<<<<< HEAD
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 3 |         505 |               0 |       19.231 | clk_52m_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout1_buf/O     | clk_gen_0/clk_gen/inst/clk_52m                |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |                 1 |         352 |               0 |              |                    | cpu_clk_BUFG_inst/O                      | cpu_clk_BUFG                                  |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 3 |         276 |               2 |              |                    | clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O  | clk_gen_0/sim_6M[1].inst/Q0_BUFG              |
| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 2 |         102 |               0 |       39.702 | clk_vga_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout2_buf/O     | clk_gen_0/clk_gen/inst/clk_vga                |
| g4        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y4 | n/a          |                 2 |          22 |               2 |              |                    | clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O | clk_gen_0/sim_6M[0].inst/Q_0_BUFG             |
| g5        | src5      | BUFG/O          | None       | BUFGCTRL_X0Y5 | n/a          |                 1 |           2 |               0 |       54.591 | clk_sys_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout3_buf/O     | clk_gen_0/clk_gen/inst/clk_sys                |
| g6        | src6      | BUFG/O          | None       | BUFGCTRL_X0Y6 | n/a          |                 1 |           1 |               0 |       50.000 | clkfbout_clk_wiz_1 | clk_gen_0/clk_gen/inst/clkf_buf/O        | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
=======
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 2 |         485 |               0 |       19.231 | clk_52m_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout1_buf/O     | clk_gen_0/clk_gen/inst/clk_52m                |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |         272 |               0 |      163.800 | CLK_6M             | clk_gen_0/out_BUFG_inst/O                | clk_gen_0/out_BUFG                            |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |                 1 |         102 |               0 |       39.702 | clk_vga_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout2_buf/O     | clk_gen_0/clk_gen/inst/clk_vga                |
| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 2 |          27 |               3 |      163.800 | CLK_6M_STAR        | clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O | clk_gen_0/sim_6M[0].inst/Q_0_BUFG             |
| g4        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y4 | n/a          |                 2 |           2 |               0 |       54.591 | clk_sys_clk_wiz_1  | clk_gen_0/clk_gen/inst/clkout3_buf/O     | clk_gen_0/clk_gen/inst/clk_sys                |
| g5        | src5      | BUFG/O          | None       | BUFGCTRL_X0Y5 | n/a          |                 1 |           1 |               0 |       50.000 | clkfbout_clk_wiz_1 | clk_gen_0/clk_gen/inst/clkf_buf/O        | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+------------------------------------------+-----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+-----------------------------------------------+-------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock       | Driver Pin                                    | Net                                       |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+-----------------------------------------------+-------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              19.231 | clk_52m_clk_wiz_1  | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0  | clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1  |
<<<<<<< HEAD
| src1      | g1        | FDRE/Q              | None       | SLICE_X33Y33    | X0Y0         |           1 |              23 |                     |                    | u_Core/hcnt_reg[0]/Q                          | u_Core/hcnt_reg[1]_0[0]                   |
| src2      | g2        | FDCE/Q              | None       | SLICE_X36Y47    | X1Y0         |           1 |               0 |                     |                    | clk_gen_0/sim_6M[1].inst/Q0_reg/Q             | clk_gen_0/sim_6M[1].inst/Q0               |
| src3      | g3        | MMCME2_ADV/CLKOUT1  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              39.702 | clk_vga_clk_wiz_1  | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1  | clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1  |
| src4      | g4        | FDCE/Q              | None       | SLICE_X36Y47    | X1Y0         |           1 |               0 |                     |                    | clk_gen_0/sim_6M[0].inst/Q0_reg/Q             | clk_gen_0/sim_6M[0].inst/Q_0              |
| src5      | g5        | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              54.591 | clk_sys_clk_wiz_1  | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2  | clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1  |
| src6      | g6        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              50.000 | clkfbout_clk_wiz_1 | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT | clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1 |
=======
| src1      | g1        | LUT1/O              | None       | SLICE_X36Y46    | X1Y0         |           1 |               0 |                     |                    | clk_gen_0/in00/O                              | clk_gen_0/out                             |
| src2      | g2        | MMCME2_ADV/CLKOUT1  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              39.702 | clk_vga_clk_wiz_1  | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1  | clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1  |
| src3      | g3        | FDCE/Q              | None       | SLICE_X36Y47    | X1Y0         |           1 |               0 |                     |                    | clk_gen_0/sim_6M[0].inst/Q0_reg/Q             | clk_gen_0/sim_6M[0].inst/Q_0              |
| src4      | g4        | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              54.591 | clk_sys_clk_wiz_1  | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2  | clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1  |
| src5      | g5        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              50.000 | clkfbout_clk_wiz_1 | clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT | clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+-----------------------------------------------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)


<<<<<<< HEAD
4. Clock Regions: Key Resource Utilization
=======
4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+---------------+-----------------------------------+------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock         | Driver Pin                        | Net                          |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+---------------+-----------------------------------+------------------------------||
| 0        | LUT1/O          | None       | SLICE_X62Y77/C6LUT | X1Y1         |          14 |               0 |      163.800 | CLK_6M_STAR_N | clk_gen_0/sim_6M[0].inst/Qn/O     | clk_gen_0/sim_6M[0].inst/in0 - Static -
| 1        | FDCE/Q          | None       | SLICE_X36Y55/AFF   | X1Y1         |          10 |               3 |              |               | clk_gen_0/sim_6M[1].inst/Q0_reg/Q | clk_gen_0/sim_6M[1].inst/Q0  - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+---------------+-----------------------------------+------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
<<<<<<< HEAD
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   98 |  1200 |    6 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  392 |  1500 |   76 |   450 |    0 |    40 |    9 |    20 |    0 |    20 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  147 |  1200 |   45 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  428 |  1500 |  122 |   450 |    0 |    40 |    7 |    20 |    0 |    20 |
=======
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   92 |  1500 |   42 |   450 |    0 |    40 |   16 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  626 |  1500 |  153 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


<<<<<<< HEAD
5. Clock Regions : Global Clock Summary
=======
6. Clock Regions : Global Clock Summary
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
<<<<<<< HEAD
| Y1 |  2 |  3 |
| Y0 |  3 |  5 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
=======
| Y1 |  0 |  5 |
| Y0 |  1 |  4 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------+
<<<<<<< HEAD
| g0        | BUFG/O          | n/a               | clk_52m_clk_wiz_1 |      19.231 | {0.000 9.615} |         492 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_52m |
=======
| g0        | BUFG/O          | n/a               | clk_52m_clk_wiz_1 |      19.231 | {0.000 9.615} |         472 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_52m |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------------+-------------------+-------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


<<<<<<< HEAD
+----+------+------+-----------------------+
|    | X0   | X1   | HORIZONTAL PROG DELAY |
+----+------+------+-----------------------+
| Y2 |    0 |    0 |                     - |
| Y1 |  134 |  349 |                     0 |
| Y0 |    0 |    9 |                     0 |
+----+------+------+-----------------------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+--------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net          |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+--------------+
| g1        | BUFG/O          | n/a               |       |             |               |         352 |        0 |              0 |        0 | cpu_clk_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+--------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


=======
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+----+----+------+-----------------------+
|    | X0 | X1   | HORIZONTAL PROG DELAY |
+----+----+------+-----------------------+
| Y2 |  0 |    0 |                     - |
<<<<<<< HEAD
| Y1 |  0 |    0 |                     - |
| Y0 |  0 |  352 |                     0 |
+----+----+------+-----------------------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| g2        | BUFG/O          | n/a               |       |             |               |         141 |        0 |              0 |        0 | clk_gen_0/sim_6M[1].inst/Q0_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
=======
| Y1 |  0 |  409 |                     0 |
| Y0 |  0 |   63 |                     0 |
+----+----+------+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+--------+-------------+-----------------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock  | Period (ns) | Waveform (ns)   | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+--------+-------------+-----------------+-------------+----------+----------------+----------+--------------------+
| g1        | BUFG/O          | n/a               | CLK_6M |     163.800 | {0.000 109.200} |         128 |        0 |              0 |        0 | clk_gen_0/out_BUFG |
+-----------+-----------------+-------------------+--------+-------------+-----------------+-------------+----------+----------------+----------+--------------------+
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


<<<<<<< HEAD
+----+-----+-----+-----------------------+
|    | X0  | X1  | HORIZONTAL PROG DELAY |
+----+-----+-----+-----------------------+
| Y2 |   0 |   0 |                     - |
| Y1 |   0 |   7 |                     0 |
| Y0 |  85 |  49 |                     0 |
+----+-----+-----+-----------------------+


9. Device Cell Placement Summary for Global Clock g3
=======
+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |  84 |                     0 |
| Y0 |  0 |  44 |                     0 |
+----+----+-----+-----------------------+


9. Device Cell Placement Summary for Global Clock g2
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
<<<<<<< HEAD
| g3        | BUFG/O          | n/a               | clk_vga_clk_wiz_1 |      39.702 | {0.000 19.851} |         102 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_vga |
=======
| g2        | BUFG/O          | n/a               | clk_vga_clk_wiz_1 |      39.702 | {0.000 19.851} |         102 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_vga |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


<<<<<<< HEAD
+----+-----+-----+-----------------------+
|    | X0  | X1  | HORIZONTAL PROG DELAY |
+----+-----+-----+-----------------------+
| Y2 |   0 |   0 |                     - |
| Y1 |  15 |  87 |                     0 |
| Y0 |   0 |   0 |                     - |
+----+-----+-----+-----------------------+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------+
| g4        | BUFG/O          | n/a               |       |             |               |          16 |        0 |              0 |        0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------+
=======
+----+----+------+-----------------------+
|    | X0 | X1   | HORIZONTAL PROG DELAY |
+----+----+------+-----------------------+
| Y2 |  0 |    0 |                     - |
| Y1 |  0 |  102 |                     0 |
| Y0 |  0 |    0 |                     - |
+----+----+------+-----------------------+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+------------------+-------------+----------+----------------+----------+-----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)    | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
+-----------+-----------------+-------------------+-------------+-------------+------------------+-------------+----------+----------------+----------+-----------------------------------+
| g3        | BUFG/O          | n/a               | CLK_6M_STAR |     163.800 | {54.600 109.200} |          22 |        0 |              0 |        0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+------------------+-------------+----------+----------------+----------+-----------------------------------+
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


<<<<<<< HEAD
+----+-----+----+-----------------------+
|    | X0  | X1 | HORIZONTAL PROG DELAY |
+----+-----+----+-----------------------+
| Y2 |   0 |  0 |                     - |
| Y1 |   0 |  0 |                     - |
| Y0 |  14 |  2 |                     0 |
+----+-----+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g5
=======
+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |  21 |                     0 |
| Y0 |  0 |   1 |                     0 |
+----+----+-----+-----------------------+


11. Device Cell Placement Summary for Global Clock g4
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
<<<<<<< HEAD
| g5        | BUFG/O          | n/a               | clk_sys_clk_wiz_1 |      54.591 | {0.000 27.295} |           2 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_sys |
=======
| g4        | BUFG/O          | n/a               | clk_sys_clk_wiz_1 |      54.591 | {0.000 27.295} |           2 |        0 |              0 |        0 | clk_gen_0/clk_gen/inst/clk_sys |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------------+-------------------+-------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y2 |  0 |  0 |                     - |
<<<<<<< HEAD
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  2 |                     0 |
+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g6
=======
| Y1 |  0 |  1 |                     0 |
| Y0 |  0 |  1 |                     0 |
+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g5
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
<<<<<<< HEAD
| g6        | BUFG/O          | n/a               | clkfbout_clk_wiz_1 |      50.000 | {0.000 25.000} |           0 |        0 |              1 |        0 | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
=======
| g5        | BUFG/O          | n/a               | clkfbout_clk_wiz_1 |      50.000 | {0.000 25.000} |           0 |        0 |              1 |        0 | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  1 |  0 |                     0 |
+----+----+----+-----------------------+


13. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
<<<<<<< HEAD
| g2        | n/a   | BUFG/O          | None       |          85 |               0 | 84 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[1].inst/Q0_BUFG              |
| g4        | n/a   | BUFG/O          | None       |          14 |               0 | 14 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG             |
| g6        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
=======
| g5        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1 |
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

<<<<<<< HEAD
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| g0        | n/a   | BUFG/O          | None       |           9 |               0 |   0 |           0 |    9 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_52m    |
| g1        | n/a   | BUFG/O          | None       |         352 |               0 | 352 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | cpu_clk_BUFG                      |
| g2        | n/a   | BUFG/O          | None       |          47 |               2 |  38 |           0 |    9 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[1].inst/Q0_BUFG  |
| g4        | n/a   | BUFG/O          | None       |           0 |               2 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG |
| g5        | n/a   | BUFG/O          | None       |           2 |               0 |   2 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_sys    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------------------------+
| g0        | n/a   | BUFG/O          | None       |         134 |               0 | 133 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_52m |
| g3        | n/a   | BUFG/O          | None       |          15 |               0 |  14 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_vga |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+--------------------------------+
=======
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| g0        | n/a   | BUFG/O          | None       |          63 |               0 | 63 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_52m    |
| g1        | n/a   | BUFG/O          | None       |          44 |               0 | 28 |           0 |   16 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/out_BUFG                |
| g3        | n/a   | BUFG/O          | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_sys    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


<<<<<<< HEAD
16. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | n/a   | BUFG/O          | None       |         349 |               0 | 341 |           0 |    7 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_52m   |
| g2        | n/a   | BUFG/O          | None       |           7 |               0 |   0 |           0 |    7 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[1].inst/Q0_BUFG |
| g3        | n/a   | BUFG/O          | None       |          87 |               0 |  87 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_vga   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------+
=======
15. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
| g0        | n/a   | BUFG/O          | None       |         409 |               0 | 407 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_52m    |
| g1        | n/a   | BUFG/O          | None       |          84 |               0 |  84 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/out_BUFG                |
| g2        | n/a   | BUFG/O          | None       |         102 |               0 | 101 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_vga    |
| g3        | n/a   | BUFG/O          | None       |          19 |               2 |  19 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/sim_6M[0].inst/Q_0_BUFG |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |   1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_gen_0/clk_gen/inst/clk_sys    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
<<<<<<< HEAD
set_property LOC BUFGCTRL_X0Y2 [get_cells cpu_clk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y6 [get_cells clk_gen_0/clk_gen/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells clk_gen_0/clk_gen/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y5 [get_cells clk_gen_0/clk_gen/inst/clkout3_buf]
=======
set_property LOC BUFGCTRL_X0Y3 [get_cells clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_gen_0/out_BUFG_inst]
set_property LOC BUFGCTRL_X0Y5 [get_cells clk_gen_0/clk_gen/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_gen_0/clk_gen/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells clk_gen_0/clk_gen/inst/clkout3_buf]
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_gen_0/clk_gen/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports i_clk_main]

<<<<<<< HEAD
# Clock net "cpu_clk_BUFG" driven by instance "cpu_clk_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_cpu_clk_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_cpu_clk_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cpu_clk_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_cpu_clk_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_gen_0/sim_6M[1].inst/Q0_BUFG" driven by instance "clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_gen_0/sim_6M[1].inst/Q0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/sim_6M[1].inst/Q0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/sim_6M[1].inst/Q0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/sim_6M[1].inst/Q0_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_gen_0/sim_6M[0].inst/Q_0_BUFG" driven by instance "clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/sim_6M[0].inst/Q_0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_gen_0/clk_gen/inst/clk_vga" driven by instance "clk_gen_0/clk_gen/inst/clkout2_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/clk_gen/inst/clk_vga"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_gen_0/clk_gen/inst/clk_sys" driven by instance "clk_gen_0/clk_gen/inst/clkout3_buf" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/clk_gen/inst/clk_sys"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
=======
# Clock net "clk_gen_0/sim_6M[0].inst/Q_0_BUFG" driven by instance "clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/sim_6M[0].inst/Q_0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/sim_6M[0].inst/Q_0_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_gen_0/out_BUFG" driven by instance "clk_gen_0/out_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_gen_0/out_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/out_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/out_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/out_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_gen_0/clk_gen/inst/clk_vga" driven by instance "clk_gen_0/clk_gen/inst/clkout2_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/clk_gen/inst/clk_vga"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_vga}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_gen_0/clk_gen/inst/clk_sys" driven by instance "clk_gen_0/clk_gen/inst/clkout3_buf" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/clk_gen/inst/clk_sys"}]]]
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_sys}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
#endgroup

# Clock net "clk_gen_0/clk_gen/inst/clk_52m" driven by instance "clk_gen_0/clk_gen/inst/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk_gen_0/clk_gen/inst/clk_52m}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_gen_0/clk_gen/inst/clk_52m}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_gen_0/clk_gen/inst/clk_52m"}]]]
<<<<<<< HEAD
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_52m}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
=======
resize_pblock [get_pblocks {CLKAG_clk_gen_0/clk_gen/inst/clk_52m}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
#endgroup
