# Tiny Tapeout project information
project:
  title:        "MicroCore-16 RV32E CPU"      # Project title
  author:       "Wilmer Barillas"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "RV32E CPU with 16-bit Tiny Tapeout bus interface (split fetch)."      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_barilwil_microcore16"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "processor.sv"
    - "tt_wrapper.sv"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  ui[0]: "Read data bit 0 (low byte)"
  ui[1]: "Read data bit 1"
  ui[2]: "Read data bit 2"
  ui[3]: "Read data bit 3"
  ui[4]: "Read data bit 4"
  ui[5]: "Read data bit 5"
  ui[6]: "Read data bit 6"
  ui[7]: "Read data bit 7"

  uo[0]: "Addr/Data out bit 0 (low byte)"
  uo[1]: "Addr/Data out bit 1"
  uo[2]: "Addr/Data out bit 2"
  uo[3]: "Addr/Data out bit 3"
  uo[4]: "Addr/Data out bit 4"
  uo[5]: "Addr/Data out bit 5"
  uo[6]: "Addr/Data out bit 6"
  uo[7]: "Addr/Data out bit 7"

  uio[0]: "Read data bit 8 / Addr/Data out bit 8"
  uio[1]: "Read data bit 9 / Addr/Data out bit 9"
  uio[2]: "Read data bit 10 / Addr/Data out bit 10"
  uio[3]: "Read data bit 11 / Addr/Data out bit 11"
  uio[4]: "Read data bit 12 / Addr/Data out bit 12"
  uio[5]: "Read data bit 13 / Addr/Data out bit 13"
  uio[6]: "Read data bit 14 / Addr/Data out bit 14"
  uio[7]: "Read data bit 15 / Addr/Data out bit 15"

# Do not change!
yaml_version: 6
