
11-1_SDIO_FATFS_F429ZIT6U.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  0800c58c  0800c58c  0001c58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb98  0800cb98  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb98  0800cb98  0001cb98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cba0  0800cba0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cba0  0800cba0  0001cba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cba4  0800cba4  0001cba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800cba8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000bd8  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c48  20000c48  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000273c4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ef8  00000000  00000000  00047464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001be8  00000000  00000000  0004c360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000019d8  00000000  00000000  0004df48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b538  00000000  00000000  0004f920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026f86  00000000  00000000  0007ae58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4e3d  00000000  00000000  000a1dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00196c1b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007cec  00000000  00000000  00196c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c574 	.word	0x0800c574

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	0800c574 	.word	0x0800c574

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800058e:	463b      	mov	r3, r7
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800059a:	4b36      	ldr	r3, [pc, #216]	; (8000674 <MX_ADC1_Init+0xec>)
 800059c:	4a36      	ldr	r2, [pc, #216]	; (8000678 <MX_ADC1_Init+0xf0>)
 800059e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005a0:	4b34      	ldr	r3, [pc, #208]	; (8000674 <MX_ADC1_Init+0xec>)
 80005a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005a8:	4b32      	ldr	r3, [pc, #200]	; (8000674 <MX_ADC1_Init+0xec>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005ae:	4b31      	ldr	r3, [pc, #196]	; (8000674 <MX_ADC1_Init+0xec>)
 80005b0:	2201      	movs	r2, #1
 80005b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005b4:	4b2f      	ldr	r3, [pc, #188]	; (8000674 <MX_ADC1_Init+0xec>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ba:	4b2e      	ldr	r3, [pc, #184]	; (8000674 <MX_ADC1_Init+0xec>)
 80005bc:	2200      	movs	r2, #0
 80005be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005c2:	4b2c      	ldr	r3, [pc, #176]	; (8000674 <MX_ADC1_Init+0xec>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005c8:	4b2a      	ldr	r3, [pc, #168]	; (8000674 <MX_ADC1_Init+0xec>)
 80005ca:	4a2c      	ldr	r2, [pc, #176]	; (800067c <MX_ADC1_Init+0xf4>)
 80005cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ce:	4b29      	ldr	r3, [pc, #164]	; (8000674 <MX_ADC1_Init+0xec>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80005d4:	4b27      	ldr	r3, [pc, #156]	; (8000674 <MX_ADC1_Init+0xec>)
 80005d6:	2204      	movs	r2, #4
 80005d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005da:	4b26      	ldr	r3, [pc, #152]	; (8000674 <MX_ADC1_Init+0xec>)
 80005dc:	2201      	movs	r2, #1
 80005de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005e2:	4b24      	ldr	r3, [pc, #144]	; (8000674 <MX_ADC1_Init+0xec>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005e8:	4822      	ldr	r0, [pc, #136]	; (8000674 <MX_ADC1_Init+0xec>)
 80005ea:	f001 fcb1 	bl	8001f50 <HAL_ADC_Init>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005f4:	f000 fcac 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80005f8:	230a      	movs	r3, #10
 80005fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005fc:	2301      	movs	r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000600:	2304      	movs	r3, #4
 8000602:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000604:	463b      	mov	r3, r7
 8000606:	4619      	mov	r1, r3
 8000608:	481a      	ldr	r0, [pc, #104]	; (8000674 <MX_ADC1_Init+0xec>)
 800060a:	f001 fce5 	bl	8001fd8 <HAL_ADC_ConfigChannel>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000614:	f000 fc9c 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000618:	230c      	movs	r3, #12
 800061a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800061c:	2302      	movs	r3, #2
 800061e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000620:	463b      	mov	r3, r7
 8000622:	4619      	mov	r1, r3
 8000624:	4813      	ldr	r0, [pc, #76]	; (8000674 <MX_ADC1_Init+0xec>)
 8000626:	f001 fcd7 	bl	8001fd8 <HAL_ADC_ConfigChannel>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000630:	f000 fc8e 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000634:	230d      	movs	r3, #13
 8000636:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000638:	2303      	movs	r3, #3
 800063a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063c:	463b      	mov	r3, r7
 800063e:	4619      	mov	r1, r3
 8000640:	480c      	ldr	r0, [pc, #48]	; (8000674 <MX_ADC1_Init+0xec>)
 8000642:	f001 fcc9 	bl	8001fd8 <HAL_ADC_ConfigChannel>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800064c:	f000 fc80 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000650:	2309      	movs	r3, #9
 8000652:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000654:	2304      	movs	r3, #4
 8000656:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000658:	463b      	mov	r3, r7
 800065a:	4619      	mov	r1, r3
 800065c:	4805      	ldr	r0, [pc, #20]	; (8000674 <MX_ADC1_Init+0xec>)
 800065e:	f001 fcbb 	bl	8001fd8 <HAL_ADC_ConfigChannel>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000668:	f000 fc72 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800066c:	bf00      	nop
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200002d4 	.word	0x200002d4
 8000678:	40012000 	.word	0x40012000
 800067c:	0f000001 	.word	0x0f000001

08000680 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a3c      	ldr	r2, [pc, #240]	; (8000790 <HAL_ADC_MspInit+0x110>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d171      	bne.n	8000786 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b3b      	ldr	r3, [pc, #236]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006aa:	4a3a      	ldr	r2, [pc, #232]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006b0:	6453      	str	r3, [r2, #68]	; 0x44
 80006b2:	4b38      	ldr	r3, [pc, #224]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	4b34      	ldr	r3, [pc, #208]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006c8:	f043 0304 	orr.w	r3, r3, #4
 80006cc:	6313      	str	r3, [r2, #48]	; 0x30
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	f003 0304 	and.w	r3, r3, #4
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	4b2d      	ldr	r3, [pc, #180]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a2c      	ldr	r2, [pc, #176]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006e4:	f043 0302 	orr.w	r3, r3, #2
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ea:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	f003 0302 	and.w	r3, r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80006f6:	230d      	movs	r3, #13
 80006f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fa:	2303      	movs	r3, #3
 80006fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	4619      	mov	r1, r3
 8000708:	4823      	ldr	r0, [pc, #140]	; (8000798 <HAL_ADC_MspInit+0x118>)
 800070a:	f002 fc23 	bl	8002f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800070e:	2302      	movs	r3, #2
 8000710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000712:	2303      	movs	r3, #3
 8000714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	481e      	ldr	r0, [pc, #120]	; (800079c <HAL_ADC_MspInit+0x11c>)
 8000722:	f002 fc17 	bl	8002f54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000726:	4b1e      	ldr	r3, [pc, #120]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000728:	4a1e      	ldr	r2, [pc, #120]	; (80007a4 <HAL_ADC_MspInit+0x124>)
 800072a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800072c:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800072e:	2200      	movs	r2, #0
 8000730:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000732:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000738:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800073e:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000740:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000744:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800074c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000750:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000754:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800075c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000764:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000766:	2200      	movs	r2, #0
 8000768:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800076a:	480d      	ldr	r0, [pc, #52]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800076c:	f001 ffe4 	bl	8002738 <HAL_DMA_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000776:	f000 fbeb 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800077e:	639a      	str	r2, [r3, #56]	; 0x38
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000786:	bf00      	nop
 8000788:	3728      	adds	r7, #40	; 0x28
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40012000 	.word	0x40012000
 8000794:	40023800 	.word	0x40023800
 8000798:	40020800 	.word	0x40020800
 800079c:	40020400 	.word	0x40020400
 80007a0:	2000031c 	.word	0x2000031c
 80007a4:	40026410 	.word	0x40026410

080007a8 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ae:	463b      	mov	r3, r7
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_DAC_Init+0x4c>)
 80007b8:	4a0f      	ldr	r2, [pc, #60]	; (80007f8 <MX_DAC_Init+0x50>)
 80007ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_DAC_Init+0x4c>)
 80007be:	f001 ff4a 	bl	8002656 <HAL_DAC_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007c8:	f000 fbc2 	bl	8000f50 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007d4:	463b      	mov	r3, r7
 80007d6:	2200      	movs	r2, #0
 80007d8:	4619      	mov	r1, r3
 80007da:	4806      	ldr	r0, [pc, #24]	; (80007f4 <MX_DAC_Init+0x4c>)
 80007dc:	f001 ff5d 	bl	800269a <HAL_DAC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007e6:	f000 fbb3 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2000037c 	.word	0x2000037c
 80007f8:	40007400 	.word	0x40007400

080007fc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	; 0x28
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a17      	ldr	r2, [pc, #92]	; (8000878 <HAL_DAC_MspInit+0x7c>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d127      	bne.n	800086e <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <HAL_DAC_MspInit+0x80>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	4a15      	ldr	r2, [pc, #84]	; (800087c <HAL_DAC_MspInit+0x80>)
 8000828:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800082c:	6413      	str	r3, [r2, #64]	; 0x40
 800082e:	4b13      	ldr	r3, [pc, #76]	; (800087c <HAL_DAC_MspInit+0x80>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	4b0f      	ldr	r3, [pc, #60]	; (800087c <HAL_DAC_MspInit+0x80>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a0e      	ldr	r2, [pc, #56]	; (800087c <HAL_DAC_MspInit+0x80>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b0c      	ldr	r3, [pc, #48]	; (800087c <HAL_DAC_MspInit+0x80>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000856:	2310      	movs	r3, #16
 8000858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800085a:	2303      	movs	r3, #3
 800085c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	4805      	ldr	r0, [pc, #20]	; (8000880 <HAL_DAC_MspInit+0x84>)
 800086a:	f002 fb73 	bl	8002f54 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800086e:	bf00      	nop
 8000870:	3728      	adds	r7, #40	; 0x28
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40007400 	.word	0x40007400
 800087c:	40023800 	.word	0x40023800
 8000880:	40020000 	.word	0x40020000

08000884 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_DMA_Init+0x5c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a13      	ldr	r2, [pc, #76]	; (80008e0 <MX_DMA_Init+0x5c>)
 8000894:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <MX_DMA_Init+0x5c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2100      	movs	r1, #0
 80008aa:	2038      	movs	r0, #56	; 0x38
 80008ac:	f001 fe9d 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008b0:	2038      	movs	r0, #56	; 0x38
 80008b2:	f001 feb6 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2100      	movs	r1, #0
 80008ba:	203b      	movs	r0, #59	; 0x3b
 80008bc:	f001 fe95 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80008c0:	203b      	movs	r0, #59	; 0x3b
 80008c2:	f001 feae 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2100      	movs	r1, #0
 80008ca:	2045      	movs	r0, #69	; 0x45
 80008cc:	f001 fe8d 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008d0:	2045      	movs	r0, #69	; 0x45
 80008d2:	f001 fea6 	bl	8002622 <HAL_NVIC_EnableIRQ>

}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08c      	sub	sp, #48	; 0x30
 80008e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	61bb      	str	r3, [r7, #24]
 80008fe:	4b50      	ldr	r3, [pc, #320]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a4f      	ldr	r2, [pc, #316]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000904:	f043 0320 	orr.w	r3, r3, #32
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b4d      	ldr	r3, [pc, #308]	; (8000a40 <MX_GPIO_Init+0x15c>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0320 	and.w	r3, r3, #32
 8000912:	61bb      	str	r3, [r7, #24]
 8000914:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	617b      	str	r3, [r7, #20]
 800091a:	4b49      	ldr	r3, [pc, #292]	; (8000a40 <MX_GPIO_Init+0x15c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a48      	ldr	r2, [pc, #288]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b46      	ldr	r3, [pc, #280]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	4b42      	ldr	r3, [pc, #264]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a41      	ldr	r2, [pc, #260]	; (8000a40 <MX_GPIO_Init+0x15c>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b3f      	ldr	r3, [pc, #252]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	4b3b      	ldr	r3, [pc, #236]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	4a3a      	ldr	r2, [pc, #232]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6313      	str	r3, [r2, #48]	; 0x30
 800095e:	4b38      	ldr	r3, [pc, #224]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	4b34      	ldr	r3, [pc, #208]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	4a33      	ldr	r2, [pc, #204]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	6313      	str	r3, [r2, #48]	; 0x30
 800097a:	4b31      	ldr	r3, [pc, #196]	; (8000a40 <MX_GPIO_Init+0x15c>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	f003 0302 	and.w	r3, r3, #2
 8000982:	60bb      	str	r3, [r7, #8]
 8000984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <MX_GPIO_Init+0x15c>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	4a2c      	ldr	r2, [pc, #176]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000990:	f043 0308 	orr.w	r3, r3, #8
 8000994:	6313      	str	r3, [r2, #48]	; 0x30
 8000996:	4b2a      	ldr	r3, [pc, #168]	; (8000a40 <MX_GPIO_Init+0x15c>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	f003 0308 	and.w	r3, r3, #8
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	21c0      	movs	r1, #192	; 0xc0
 80009a6:	4827      	ldr	r0, [pc, #156]	; (8000a44 <MX_GPIO_Init+0x160>)
 80009a8:	f002 fc98 	bl	80032dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_7, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f640 0181 	movw	r1, #2177	; 0x881
 80009b2:	4825      	ldr	r0, [pc, #148]	; (8000a48 <MX_GPIO_Init+0x164>)
 80009b4:	f002 fc92 	bl	80032dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009b8:	23c0      	movs	r3, #192	; 0xc0
 80009ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009bc:	2301      	movs	r3, #1
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	481d      	ldr	r0, [pc, #116]	; (8000a44 <MX_GPIO_Init+0x160>)
 80009d0:	f002 fac0 	bl	8002f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB11 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_7;
 80009d4:	f640 0381 	movw	r3, #2177	; 0x881
 80009d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009da:	2301      	movs	r3, #1
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e6:	f107 031c 	add.w	r3, r7, #28
 80009ea:	4619      	mov	r1, r3
 80009ec:	4816      	ldr	r0, [pc, #88]	; (8000a48 <MX_GPIO_Init+0x164>)
 80009ee:	f002 fab1 	bl	8002f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009f8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009fe:	2302      	movs	r3, #2
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	4810      	ldr	r0, [pc, #64]	; (8000a4c <MX_GPIO_Init+0x168>)
 8000a0a:	f002 faa3 	bl	8002f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a0e:	2308      	movs	r3, #8
 8000a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	480a      	ldr	r0, [pc, #40]	; (8000a4c <MX_GPIO_Init+0x168>)
 8000a22:	f002 fa97 	bl	8002f54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2100      	movs	r1, #0
 8000a2a:	2028      	movs	r0, #40	; 0x28
 8000a2c:	f001 fddd 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a30:	2028      	movs	r0, #40	; 0x28
 8000a32:	f001 fdf6 	bl	8002622 <HAL_NVIC_EnableIRQ>

}
 8000a36:	bf00      	nop
 8000a38:	3730      	adds	r7, #48	; 0x30
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40020000 	.word	0x40020000
 8000a48:	40020400 	.word	0x40020400
 8000a4c:	40020c00 	.word	0x40020c00

08000a50 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a56:	4a1c      	ldr	r2, [pc, #112]	; (8000ac8 <MX_I2C1_Init+0x78>)
 8000a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a5c:	4a1b      	ldr	r2, [pc, #108]	; (8000acc <MX_I2C1_Init+0x7c>)
 8000a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a60:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a66:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a74:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a7a:	4b12      	ldr	r3, [pc, #72]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a80:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a86:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a8c:	480d      	ldr	r0, [pc, #52]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000a8e:	f002 fc63 	bl	8003358 <HAL_I2C_Init>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a98:	f000 fa5a 	bl	8000f50 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4809      	ldr	r0, [pc, #36]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000aa0:	f002 fd9e 	bl	80035e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000aaa:	f000 fa51 	bl	8000f50 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4804      	ldr	r0, [pc, #16]	; (8000ac4 <MX_I2C1_Init+0x74>)
 8000ab2:	f002 fdd1 	bl	8003658 <HAL_I2CEx_ConfigDigitalFilter>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000abc:	f000 fa48 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20000390 	.word	0x20000390
 8000ac8:	40005400 	.word	0x40005400
 8000acc:	00061a80 	.word	0x00061a80

08000ad0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000ad6:	4a1c      	ldr	r2, [pc, #112]	; (8000b48 <MX_I2C2_Init+0x78>)
 8000ad8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ada:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000adc:	4a1b      	ldr	r2, [pc, #108]	; (8000b4c <MX_I2C2_Init+0x7c>)
 8000ade:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ae0:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ae6:	4b17      	ldr	r3, [pc, #92]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aec:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000aee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000af2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af4:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000afa:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b00:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b06:	4b0f      	ldr	r3, [pc, #60]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b0c:	480d      	ldr	r0, [pc, #52]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000b0e:	f002 fc23 	bl	8003358 <HAL_I2C_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b18:	f000 fa1a 	bl	8000f50 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4809      	ldr	r0, [pc, #36]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000b20:	f002 fd5e 	bl	80035e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000b2a:	f000 fa11 	bl	8000f50 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4804      	ldr	r0, [pc, #16]	; (8000b44 <MX_I2C2_Init+0x74>)
 8000b32:	f002 fd91 	bl	8003658 <HAL_I2CEx_ConfigDigitalFilter>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000b3c:	f000 fa08 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	200003e4 	.word	0x200003e4
 8000b48:	40005800 	.word	0x40005800
 8000b4c:	000186a0 	.word	0x000186a0

08000b50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	; 0x30
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	f107 031c 	add.w	r3, r7, #28
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a32      	ldr	r2, [pc, #200]	; (8000c38 <HAL_I2C_MspInit+0xe8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d12d      	bne.n	8000bce <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	61bb      	str	r3, [r7, #24]
 8000b76:	4b31      	ldr	r3, [pc, #196]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a30      	ldr	r2, [pc, #192]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b2e      	ldr	r3, [pc, #184]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	61bb      	str	r3, [r7, #24]
 8000b8c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b94:	2312      	movs	r3, #18
 8000b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba4:	f107 031c 	add.w	r3, r7, #28
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4825      	ldr	r0, [pc, #148]	; (8000c40 <HAL_I2C_MspInit+0xf0>)
 8000bac:	f002 f9d2 	bl	8002f54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb8:	4a20      	ldr	r2, [pc, #128]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000bba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc0:	4b1e      	ldr	r3, [pc, #120]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc8:	617b      	str	r3, [r7, #20]
 8000bca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000bcc:	e030      	b.n	8000c30 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a1c      	ldr	r2, [pc, #112]	; (8000c44 <HAL_I2C_MspInit+0xf4>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d12b      	bne.n	8000c30 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bd8:	2300      	movs	r3, #0
 8000bda:	613b      	str	r3, [r7, #16]
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be0:	4a16      	ldr	r2, [pc, #88]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000be2:	f043 0320 	orr.w	r3, r3, #32
 8000be6:	6313      	str	r3, [r2, #48]	; 0x30
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bec:	f003 0320 	and.w	r3, r3, #32
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf8:	2312      	movs	r3, #18
 8000bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c00:	2303      	movs	r3, #3
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c04:	2304      	movs	r3, #4
 8000c06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c08:	f107 031c 	add.w	r3, r7, #28
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480e      	ldr	r0, [pc, #56]	; (8000c48 <HAL_I2C_MspInit+0xf8>)
 8000c10:	f002 f9a0 	bl	8002f54 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1c:	4a07      	ldr	r2, [pc, #28]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000c1e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c22:	6413      	str	r3, [r2, #64]	; 0x40
 8000c24:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <HAL_I2C_MspInit+0xec>)
 8000c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
}
 8000c30:	bf00      	nop
 8000c32:	3730      	adds	r7, #48	; 0x30
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40005400 	.word	0x40005400
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	40020400 	.word	0x40020400
 8000c44:	40005800 	.word	0x40005800
 8000c48:	40021400 	.word	0x40021400

08000c4c <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p, int len)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart3, (uint8_t *)p, len, 10) == HAL_OK) return len;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	230a      	movs	r3, #10
 8000c5e:	68b9      	ldr	r1, [r7, #8]
 8000c60:	4806      	ldr	r0, [pc, #24]	; (8000c7c <_write+0x30>)
 8000c62:	f005 fc98 	bl	8006596 <HAL_UART_Transmit>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d101      	bne.n	8000c70 <_write+0x24>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	e000      	b.n	8000c72 <_write+0x26>
	else return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000784 	.word	0x20000784

08000c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b090      	sub	sp, #64	; 0x40
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c86:	f001 f8cd 	bl	8001e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c8a:	f000 f8f7 	bl	8000e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8e:	f7ff fe29 	bl	80008e4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c92:	f001 f823 	bl	8001cdc <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000c96:	f7ff fedb 	bl	8000a50 <MX_I2C1_Init>
  MX_TIM7_Init();
 8000c9a:	f000 fe29 	bl	80018f0 <MX_TIM7_Init>
  MX_TIM3_Init();
 8000c9e:	f000 fc9b 	bl	80015d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ca2:	f000 fd0f 	bl	80016c4 <MX_TIM4_Init>
  MX_TIM10_Init();
 8000ca6:	f000 fe59 	bl	800195c <MX_TIM10_Init>
  MX_TIM2_Init();
 8000caa:	f000 fc1f 	bl	80014ec <MX_TIM2_Init>
  MX_DMA_Init();
 8000cae:	f7ff fde9 	bl	8000884 <MX_DMA_Init>
  MX_ADC1_Init();
 8000cb2:	f7ff fc69 	bl	8000588 <MX_ADC1_Init>
  MX_TIM5_Init();
 8000cb6:	f000 fd99 	bl	80017ec <MX_TIM5_Init>
  MX_DAC_Init();
 8000cba:	f7ff fd75 	bl	80007a8 <MX_DAC_Init>
  MX_I2C2_Init();
 8000cbe:	f7ff ff07 	bl	8000ad0 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000cc2:	f000 fa5b 	bl	800117c <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 8000cc6:	f000 f949 	bl	8000f5c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8000cca:	f007 f8f3 	bl	8007eb4 <MX_FATFS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t str[20];
  BYTE buf[32] = "Hello World";
 8000cce:	4a5c      	ldr	r2, [pc, #368]	; (8000e40 <main+0x1c0>)
 8000cd0:	f107 030c 	add.w	r3, r7, #12
 8000cd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000cda:	f107 0318 	add.w	r3, r7, #24
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]
  uint32_t bw, br;
  /* FS?? ? */
  if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8000cea:	2201      	movs	r2, #1
 8000cec:	4955      	ldr	r1, [pc, #340]	; (8000e44 <main+0x1c4>)
 8000cee:	4856      	ldr	r0, [pc, #344]	; (8000e48 <main+0x1c8>)
 8000cf0:	f009 fc64 	bl	800a5bc <f_mount>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b54      	ldr	r3, [pc, #336]	; (8000e4c <main+0x1cc>)
 8000cfa:	701a      	strb	r2, [r3, #0]
 8000cfc:	4b53      	ldr	r3, [pc, #332]	; (8000e4c <main+0x1cc>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d10f      	bne.n	8000d24 <main+0xa4>
  {
	sprintf((char*)str, "f_mount OK %d", retSD);
 8000d04:	4b51      	ldr	r3, [pc, #324]	; (8000e4c <main+0x1cc>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d0e:	4950      	ldr	r1, [pc, #320]	; (8000e50 <main+0x1d0>)
 8000d10:	4618      	mov	r0, r3
 8000d12:	f00a fb1f 	bl	800b354 <siprintf>
	printf("%s\r\n", str);
 8000d16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	484d      	ldr	r0, [pc, #308]	; (8000e54 <main+0x1d4>)
 8000d1e:	f00a fb01 	bl	800b324 <iprintf>
 8000d22:	e00e      	b.n	8000d42 <main+0xc2>
  }
  else
  {
    sprintf((char*)str, "f_mount failed %d", retSD);
 8000d24:	4b49      	ldr	r3, [pc, #292]	; (8000e4c <main+0x1cc>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d2e:	494a      	ldr	r1, [pc, #296]	; (8000e58 <main+0x1d8>)
 8000d30:	4618      	mov	r0, r3
 8000d32:	f00a fb0f 	bl	800b354 <siprintf>
	printf("%s\r\n", str);
 8000d36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4845      	ldr	r0, [pc, #276]	; (8000e54 <main+0x1d4>)
 8000d3e:	f00a faf1 	bl	800b324 <iprintf>
  }


  /* file create and write */
  if((retSD = f_open(&SDFile, "0:/test.txt", FA_CREATE_NEW | FA_WRITE))== FR_OK)
 8000d42:	2206      	movs	r2, #6
 8000d44:	4945      	ldr	r1, [pc, #276]	; (8000e5c <main+0x1dc>)
 8000d46:	4846      	ldr	r0, [pc, #280]	; (8000e60 <main+0x1e0>)
 8000d48:	f009 fc7e 	bl	800a648 <f_open>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	461a      	mov	r2, r3
 8000d50:	4b3e      	ldr	r3, [pc, #248]	; (8000e4c <main+0x1cc>)
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	4b3d      	ldr	r3, [pc, #244]	; (8000e4c <main+0x1cc>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d11e      	bne.n	8000d9a <main+0x11a>
  {
	  sprintf((char*)buf, "Hi, there");
 8000d5c:	f107 030c 	add.w	r3, r7, #12
 8000d60:	4940      	ldr	r1, [pc, #256]	; (8000e64 <main+0x1e4>)
 8000d62:	4618      	mov	r0, r3
 8000d64:	f00a faf6 	bl	800b354 <siprintf>
	  f_write(&SDFile, buf, sizeof(buf), &bw);
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	f107 010c 	add.w	r1, r7, #12
 8000d70:	2220      	movs	r2, #32
 8000d72:	483b      	ldr	r0, [pc, #236]	; (8000e60 <main+0x1e0>)
 8000d74:	f009 ff65 	bl	800ac42 <f_write>

	  sprintf((char*)str, "%d bytes Write", bw);
 8000d78:	68ba      	ldr	r2, [r7, #8]
 8000d7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d7e:	493a      	ldr	r1, [pc, #232]	; (8000e68 <main+0x1e8>)
 8000d80:	4618      	mov	r0, r3
 8000d82:	f00a fae7 	bl	800b354 <siprintf>
	  printf("%s\r\n", str);
 8000d86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4831      	ldr	r0, [pc, #196]	; (8000e54 <main+0x1d4>)
 8000d8e:	f00a fac9 	bl	800b324 <iprintf>

	  f_close(&SDFile);
 8000d92:	4833      	ldr	r0, [pc, #204]	; (8000e60 <main+0x1e0>)
 8000d94:	f00a f948 	bl	800b028 <f_close>
 8000d98:	e00e      	b.n	8000db8 <main+0x138>
  }
  else
  {
	  sprintf((char*)str, "error %d !! Can't write", retSD);
 8000d9a:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <main+0x1cc>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	461a      	mov	r2, r3
 8000da0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000da4:	4931      	ldr	r1, [pc, #196]	; (8000e6c <main+0x1ec>)
 8000da6:	4618      	mov	r0, r3
 8000da8:	f00a fad4 	bl	800b354 <siprintf>
	  printf("%s\r\n", str);
 8000dac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000db0:	4619      	mov	r1, r3
 8000db2:	4828      	ldr	r0, [pc, #160]	; (8000e54 <main+0x1d4>)
 8000db4:	f00a fab6 	bl	800b324 <iprintf>

  }

  if((retSD = f_open(&SDFile, "0:/test.txt", FA_OPEN_EXISTING | FA_READ))== FR_OK)
 8000db8:	2201      	movs	r2, #1
 8000dba:	4928      	ldr	r1, [pc, #160]	; (8000e5c <main+0x1dc>)
 8000dbc:	4828      	ldr	r0, [pc, #160]	; (8000e60 <main+0x1e0>)
 8000dbe:	f009 fc43 	bl	800a648 <f_open>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <main+0x1cc>)
 8000dc8:	701a      	strb	r2, [r3, #0]
 8000dca:	4b20      	ldr	r3, [pc, #128]	; (8000e4c <main+0x1cc>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d125      	bne.n	8000e1e <main+0x19e>
   {
 	  f_read(&SDFile, buf, sizeof(buf), &br);
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	f107 010c 	add.w	r1, r7, #12
 8000dd8:	2220      	movs	r2, #32
 8000dda:	4821      	ldr	r0, [pc, #132]	; (8000e60 <main+0x1e0>)
 8000ddc:	f009 fdf2 	bl	800a9c4 <f_read>
 	  sprintf((char*)str, "%s", buf);
 8000de0:	f107 020c 	add.w	r2, r7, #12
 8000de4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de8:	4921      	ldr	r1, [pc, #132]	; (8000e70 <main+0x1f0>)
 8000dea:	4618      	mov	r0, r3
 8000dec:	f00a fab2 	bl	800b354 <siprintf>
 	  printf("%s\r\n", str);
 8000df0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000df4:	4619      	mov	r1, r3
 8000df6:	4817      	ldr	r0, [pc, #92]	; (8000e54 <main+0x1d4>)
 8000df8:	f00a fa94 	bl	800b324 <iprintf>

 	  sprintf((char*)str, "%d bytes Read", br);
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e02:	491c      	ldr	r1, [pc, #112]	; (8000e74 <main+0x1f4>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f00a faa5 	bl	800b354 <siprintf>
 	  printf("%s\r\n", str);
 8000e0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4810      	ldr	r0, [pc, #64]	; (8000e54 <main+0x1d4>)
 8000e12:	f00a fa87 	bl	800b324 <iprintf>

 	  f_close(&SDFile);
 8000e16:	4812      	ldr	r0, [pc, #72]	; (8000e60 <main+0x1e0>)
 8000e18:	f00a f906 	bl	800b028 <f_close>
 8000e1c:	e00e      	b.n	8000e3c <main+0x1bc>
   }
   else
   {
 	  sprintf((char*)str, "error %d !! Can't read", retSD);
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <main+0x1cc>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	461a      	mov	r2, r3
 8000e24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e28:	4913      	ldr	r1, [pc, #76]	; (8000e78 <main+0x1f8>)
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f00a fa92 	bl	800b354 <siprintf>
 	  printf("%s\r\n", str);
 8000e30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e34:	4619      	mov	r1, r3
 8000e36:	4807      	ldr	r0, [pc, #28]	; (8000e54 <main+0x1d4>)
 8000e38:	f00a fa74 	bl	800b324 <iprintf>
   }



  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <main+0x1bc>
 8000e3e:	bf00      	nop
 8000e40:	0800c624 	.word	0x0800c624
 8000e44:	200007d0 	.word	0x200007d0
 8000e48:	20000a04 	.word	0x20000a04
 8000e4c:	200007cc 	.word	0x200007cc
 8000e50:	0800c58c 	.word	0x0800c58c
 8000e54:	0800c59c 	.word	0x0800c59c
 8000e58:	0800c5a4 	.word	0x0800c5a4
 8000e5c:	0800c5b8 	.word	0x0800c5b8
 8000e60:	200007d4 	.word	0x200007d4
 8000e64:	0800c5c4 	.word	0x0800c5c4
 8000e68:	0800c5d0 	.word	0x0800c5d0
 8000e6c:	0800c5e0 	.word	0x0800c5e0
 8000e70:	0800c5f8 	.word	0x0800c5f8
 8000e74:	0800c5fc 	.word	0x0800c5fc
 8000e78:	0800c60c 	.word	0x0800c60c

08000e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b094      	sub	sp, #80	; 0x50
 8000e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e82:	f107 0320 	add.w	r3, r7, #32
 8000e86:	2230      	movs	r2, #48	; 0x30
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f00a fa42 	bl	800b314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e90:	f107 030c 	add.w	r3, r7, #12
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	4b28      	ldr	r3, [pc, #160]	; (8000f48 <SystemClock_Config+0xcc>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea8:	4a27      	ldr	r2, [pc, #156]	; (8000f48 <SystemClock_Config+0xcc>)
 8000eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eae:	6413      	str	r3, [r2, #64]	; 0x40
 8000eb0:	4b25      	ldr	r3, [pc, #148]	; (8000f48 <SystemClock_Config+0xcc>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	4b22      	ldr	r3, [pc, #136]	; (8000f4c <SystemClock_Config+0xd0>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a21      	ldr	r2, [pc, #132]	; (8000f4c <SystemClock_Config+0xd0>)
 8000ec6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <SystemClock_Config+0xd0>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000edc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ee6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eec:	2304      	movs	r3, #4
 8000eee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ef0:	23a8      	movs	r3, #168	; 0xa8
 8000ef2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efc:	f107 0320 	add.w	r3, r7, #32
 8000f00:	4618      	mov	r0, r3
 8000f02:	f002 fbe9 	bl	80036d8 <HAL_RCC_OscConfig>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f0c:	f000 f820 	bl	8000f50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f10:	230f      	movs	r3, #15
 8000f12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f14:	2302      	movs	r3, #2
 8000f16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f28:	f107 030c 	add.w	r3, r7, #12
 8000f2c:	2105      	movs	r1, #5
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f002 fe4a 	bl	8003bc8 <HAL_RCC_ClockConfig>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f3a:	f000 f809 	bl	8000f50 <Error_Handler>
  }
}
 8000f3e:	bf00      	nop
 8000f40:	3750      	adds	r7, #80	; 0x50
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	40007000 	.word	0x40007000

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
}
 8000f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f58:	e7fe      	b.n	8000f58 <Error_Handler+0x8>
	...

08000f5c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_rx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f62:	4a0d      	ldr	r2, [pc, #52]	; (8000f98 <MX_SDIO_SD_Init+0x3c>)
 8000f64:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000f84:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <MX_SDIO_SD_Init+0x38>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	200004f8 	.word	0x200004f8
 8000f98:	40012c00 	.word	0x40012c00

08000f9c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a68      	ldr	r2, [pc, #416]	; (800115c <HAL_SD_MspInit+0x1c0>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	f040 80c9 	bne.w	8001152 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	4b66      	ldr	r3, [pc, #408]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc8:	4a65      	ldr	r2, [pc, #404]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fce:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd0:	4b63      	ldr	r3, [pc, #396]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	4b5f      	ldr	r3, [pc, #380]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe4:	4a5e      	ldr	r2, [pc, #376]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6313      	str	r3, [r2, #48]	; 0x30
 8000fec:	4b5c      	ldr	r3, [pc, #368]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	4b58      	ldr	r3, [pc, #352]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8000ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001000:	4a57      	ldr	r2, [pc, #348]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 8001002:	f043 0308 	orr.w	r3, r3, #8
 8001006:	6313      	str	r3, [r2, #48]	; 0x30
 8001008:	4b55      	ldr	r3, [pc, #340]	; (8001160 <HAL_SD_MspInit+0x1c4>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100c:	f003 0308 	and.w	r3, r3, #8
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001014:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001018:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001022:	2303      	movs	r3, #3
 8001024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001026:	230c      	movs	r3, #12
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	484c      	ldr	r0, [pc, #304]	; (8001164 <HAL_SD_MspInit+0x1c8>)
 8001032:	f001 ff8f 	bl	8002f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001036:	2304      	movs	r3, #4
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103a:	2302      	movs	r3, #2
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001042:	2303      	movs	r3, #3
 8001044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001046:	230c      	movs	r3, #12
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	4845      	ldr	r0, [pc, #276]	; (8001168 <HAL_SD_MspInit+0x1cc>)
 8001052:	f001 ff7f 	bl	8002f54 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8001056:	4b45      	ldr	r3, [pc, #276]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001058:	4a45      	ldr	r2, [pc, #276]	; (8001170 <HAL_SD_MspInit+0x1d4>)
 800105a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800105c:	4b43      	ldr	r3, [pc, #268]	; (800116c <HAL_SD_MspInit+0x1d0>)
 800105e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001062:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001064:	4b41      	ldr	r3, [pc, #260]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001066:	2240      	movs	r2, #64	; 0x40
 8001068:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800106a:	4b40      	ldr	r3, [pc, #256]	; (800116c <HAL_SD_MspInit+0x1d0>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001070:	4b3e      	ldr	r3, [pc, #248]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001072:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001076:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001078:	4b3c      	ldr	r3, [pc, #240]	; (800116c <HAL_SD_MspInit+0x1d0>)
 800107a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800107e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001080:	4b3a      	ldr	r3, [pc, #232]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001082:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001086:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001088:	4b38      	ldr	r3, [pc, #224]	; (800116c <HAL_SD_MspInit+0x1d0>)
 800108a:	2220      	movs	r2, #32
 800108c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800108e:	4b37      	ldr	r3, [pc, #220]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001094:	4b35      	ldr	r3, [pc, #212]	; (800116c <HAL_SD_MspInit+0x1d0>)
 8001096:	2204      	movs	r2, #4
 8001098:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800109a:	4b34      	ldr	r3, [pc, #208]	; (800116c <HAL_SD_MspInit+0x1d0>)
 800109c:	2203      	movs	r2, #3
 800109e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80010a0:	4b32      	ldr	r3, [pc, #200]	; (800116c <HAL_SD_MspInit+0x1d0>)
 80010a2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80010a8:	4b30      	ldr	r3, [pc, #192]	; (800116c <HAL_SD_MspInit+0x1d0>)
 80010aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80010ae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80010b0:	482e      	ldr	r0, [pc, #184]	; (800116c <HAL_SD_MspInit+0x1d0>)
 80010b2:	f001 fb41 	bl	8002738 <HAL_DMA_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80010bc:	f7ff ff48 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a2a      	ldr	r2, [pc, #168]	; (800116c <HAL_SD_MspInit+0x1d0>)
 80010c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80010c6:	4a29      	ldr	r2, [pc, #164]	; (800116c <HAL_SD_MspInit+0x1d0>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80010cc:	4b29      	ldr	r3, [pc, #164]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010ce:	4a2a      	ldr	r2, [pc, #168]	; (8001178 <HAL_SD_MspInit+0x1dc>)
 80010d0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80010d2:	4b28      	ldr	r3, [pc, #160]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010d8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010da:	4b26      	ldr	r3, [pc, #152]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e0:	4b24      	ldr	r3, [pc, #144]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010e6:	4b23      	ldr	r3, [pc, #140]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ec:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010ee:	4b21      	ldr	r3, [pc, #132]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010f4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010f6:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 80010f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010fc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80010fe:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001100:	2220      	movs	r2, #32
 8001102:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001104:	4b1b      	ldr	r3, [pc, #108]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001106:	2200      	movs	r2, #0
 8001108:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 800110c:	2204      	movs	r2, #4
 800110e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001110:	4b18      	ldr	r3, [pc, #96]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001112:	2203      	movs	r2, #3
 8001114:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001116:	4b17      	ldr	r3, [pc, #92]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001118:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800111c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800111e:	4b15      	ldr	r3, [pc, #84]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001120:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001124:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001126:	4813      	ldr	r0, [pc, #76]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 8001128:	f001 fb06 	bl	8002738 <HAL_DMA_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8001132:	f7ff ff0d 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 800113a:	641a      	str	r2, [r3, #64]	; 0x40
 800113c:	4a0d      	ldr	r2, [pc, #52]	; (8001174 <HAL_SD_MspInit+0x1d8>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2100      	movs	r1, #0
 8001146:	2031      	movs	r0, #49	; 0x31
 8001148:	f001 fa4f 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800114c:	2031      	movs	r0, #49	; 0x31
 800114e:	f001 fa68 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001152:	bf00      	nop
 8001154:	3728      	adds	r7, #40	; 0x28
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40012c00 	.word	0x40012c00
 8001160:	40023800 	.word	0x40023800
 8001164:	40020800 	.word	0x40020800
 8001168:	40020c00 	.word	0x40020c00
 800116c:	20000498 	.word	0x20000498
 8001170:	40026458 	.word	0x40026458
 8001174:	20000438 	.word	0x20000438
 8001178:	400264a0 	.word	0x400264a0

0800117c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <MX_SPI2_Init+0x64>)
 8001182:	4a18      	ldr	r2, [pc, #96]	; (80011e4 <MX_SPI2_Init+0x68>)
 8001184:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <MX_SPI2_Init+0x64>)
 8001188:	f44f 7282 	mov.w	r2, #260	; 0x104
 800118c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <MX_SPI2_Init+0x64>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <MX_SPI2_Init+0x64>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800119a:	4b11      	ldr	r3, [pc, #68]	; (80011e0 <MX_SPI2_Init+0x64>)
 800119c:	2202      	movs	r2, #2
 800119e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011ae:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011b0:	2210      	movs	r2, #16
 80011b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011b4:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011bc:	2200      	movs	r2, #0
 80011be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011c8:	220a      	movs	r2, #10
 80011ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011cc:	4804      	ldr	r0, [pc, #16]	; (80011e0 <MX_SPI2_Init+0x64>)
 80011ce:	f004 fa26 	bl	800561e <HAL_SPI_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80011d8:	f7ff feba 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	2000057c 	.word	0x2000057c
 80011e4:	40003800 	.word	0x40003800

080011e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08a      	sub	sp, #40	; 0x28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a19      	ldr	r2, [pc, #100]	; (800126c <HAL_SPI_MspInit+0x84>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d12c      	bne.n	8001264 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	4b18      	ldr	r3, [pc, #96]	; (8001270 <HAL_SPI_MspInit+0x88>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001212:	4a17      	ldr	r2, [pc, #92]	; (8001270 <HAL_SPI_MspInit+0x88>)
 8001214:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001218:	6413      	str	r3, [r2, #64]	; 0x40
 800121a:	4b15      	ldr	r3, [pc, #84]	; (8001270 <HAL_SPI_MspInit+0x88>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b11      	ldr	r3, [pc, #68]	; (8001270 <HAL_SPI_MspInit+0x88>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a10      	ldr	r2, [pc, #64]	; (8001270 <HAL_SPI_MspInit+0x88>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <HAL_SPI_MspInit+0x88>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001242:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001250:	2303      	movs	r3, #3
 8001252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001254:	2305      	movs	r3, #5
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <HAL_SPI_MspInit+0x8c>)
 8001260:	f001 fe78 	bl	8002f54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001264:	bf00      	nop
 8001266:	3728      	adds	r7, #40	; 0x28
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40003800 	.word	0x40003800
 8001270:	40023800 	.word	0x40023800
 8001274:	40020400 	.word	0x40020400

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <HAL_MspInit+0x4c>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	4a0f      	ldr	r2, [pc, #60]	; (80012c4 <HAL_MspInit+0x4c>)
 8001288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800128c:	6453      	str	r3, [r2, #68]	; 0x44
 800128e:	4b0d      	ldr	r3, [pc, #52]	; (80012c4 <HAL_MspInit+0x4c>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	603b      	str	r3, [r7, #0]
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <HAL_MspInit+0x4c>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	4a08      	ldr	r2, [pc, #32]	; (80012c4 <HAL_MspInit+0x4c>)
 80012a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a8:	6413      	str	r3, [r2, #64]	; 0x40
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <HAL_MspInit+0x4c>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800

080012c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012cc:	e7fe      	b.n	80012cc <NMI_Handler+0x4>

080012ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <HardFault_Handler+0x4>

080012d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <MemManage_Handler+0x4>

080012da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012de:	e7fe      	b.n	80012de <BusFault_Handler+0x4>

080012e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <UsageFault_Handler+0x4>

080012e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001314:	f000 fdd8 	bl	8001ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}

0800131c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001320:	4802      	ldr	r0, [pc, #8]	; (800132c <TIM4_IRQHandler+0x10>)
 8001322:	f004 faad 	bl	8005880 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200005d4 	.word	0x200005d4

08001330 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001334:	4802      	ldr	r0, [pc, #8]	; (8001340 <USART3_IRQHandler+0x10>)
 8001336:	f005 f9c1 	bl	80066bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000784 	.word	0x20000784

08001344 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001348:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800134c:	f001 ffe0 	bl	8003310 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}

08001354 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001358:	4802      	ldr	r0, [pc, #8]	; (8001364 <SDIO_IRQHandler+0x10>)
 800135a:	f003 f8a7 	bl	80044ac <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200004f8 	.word	0x200004f8

08001368 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <TIM7_IRQHandler+0x10>)
 800136e:	f004 fa87 	bl	8005880 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	2000073c 	.word	0x2000073c

0800137c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <DMA2_Stream0_IRQHandler+0x10>)
 8001382:	f001 fb71 	bl	8002a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000031c 	.word	0x2000031c

08001390 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <DMA2_Stream3_IRQHandler+0x10>)
 8001396:	f001 fb67 	bl	8002a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000498 	.word	0x20000498

080013a4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <DMA2_Stream6_IRQHandler+0x10>)
 80013aa:	f001 fb5d 	bl	8002a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000438 	.word	0x20000438

080013b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	e00a      	b.n	80013e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013ca:	f3af 8000 	nop.w
 80013ce:	4601      	mov	r1, r0
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	60ba      	str	r2, [r7, #8]
 80013d6:	b2ca      	uxtb	r2, r1
 80013d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	3301      	adds	r3, #1
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697a      	ldr	r2, [r7, #20]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbf0      	blt.n	80013ca <_read+0x12>
	}

return len;
 80013e8:	687b      	ldr	r3, [r7, #4]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
	return -1;
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800140a:	b480      	push	{r7}
 800140c:	b083      	sub	sp, #12
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
 8001412:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800141a:	605a      	str	r2, [r3, #4]
	return 0;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <_isatty>:

int _isatty(int file)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
	return 1;
 8001432:	2301      	movs	r3, #1
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
	return 0;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <_sbrk+0x5c>)
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <_sbrk+0x60>)
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <_sbrk+0x64>)
 800147a:	4a12      	ldr	r2, [pc, #72]	; (80014c4 <_sbrk+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	429a      	cmp	r2, r3
 800148a:	d207      	bcs.n	800149c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800148c:	f009 ff18 	bl	800b2c0 <__errno>
 8001490:	4603      	mov	r3, r0
 8001492:	220c      	movs	r2, #12
 8001494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	e009      	b.n	80014b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a2:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <_sbrk+0x64>)
 80014ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20030000 	.word	0x20030000
 80014bc:	00000400 	.word	0x00000400
 80014c0:	2000008c 	.word	0x2000008c
 80014c4:	20000c48 	.word	0x20000c48

080014c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <SystemInit+0x20>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014d2:	4a05      	ldr	r2, [pc, #20]	; (80014e8 <SystemInit+0x20>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08e      	sub	sp, #56	; 0x38
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	f107 0320 	add.w	r3, r7, #32
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
 8001518:	615a      	str	r2, [r3, #20]
 800151a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800151c:	4b2d      	ldr	r3, [pc, #180]	; (80015d4 <MX_TIM2_Init+0xe8>)
 800151e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001522:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8001524:	4b2b      	ldr	r3, [pc, #172]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001526:	22b3      	movs	r2, #179	; 0xb3
 8001528:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b2a      	ldr	r3, [pc, #168]	; (80015d4 <MX_TIM2_Init+0xe8>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001530:	4b28      	ldr	r3, [pc, #160]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001532:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001536:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001538:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <MX_TIM2_Init+0xe8>)
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153e:	4b25      	ldr	r3, [pc, #148]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001544:	4823      	ldr	r0, [pc, #140]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001546:	f004 f8f3 	bl	8005730 <HAL_TIM_Base_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001550:	f7ff fcfe 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001558:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800155a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800155e:	4619      	mov	r1, r3
 8001560:	481c      	ldr	r0, [pc, #112]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001562:	f004 fb57 	bl	8005c14 <HAL_TIM_ConfigClockSource>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800156c:	f7ff fcf0 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001570:	4818      	ldr	r0, [pc, #96]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001572:	f004 f92c 	bl	80057ce <HAL_TIM_PWM_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800157c:	f7ff fce8 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001580:	2300      	movs	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001588:	f107 0320 	add.w	r3, r7, #32
 800158c:	4619      	mov	r1, r3
 800158e:	4811      	ldr	r0, [pc, #68]	; (80015d4 <MX_TIM2_Init+0xe8>)
 8001590:	f004 ff24 	bl	80063dc <HAL_TIMEx_MasterConfigSynchronization>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800159a:	f7ff fcd9 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800159e:	2360      	movs	r3, #96	; 0x60
 80015a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80015a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2200      	movs	r2, #0
 80015b4:	4619      	mov	r1, r3
 80015b6:	4807      	ldr	r0, [pc, #28]	; (80015d4 <MX_TIM2_Init+0xe8>)
 80015b8:	f004 fa6a 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80015c2:	f7ff fcc5 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015c6:	4803      	ldr	r0, [pc, #12]	; (80015d4 <MX_TIM2_Init+0xe8>)
 80015c8:	f000 fab2 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 80015cc:	bf00      	nop
 80015ce:	3738      	adds	r7, #56	; 0x38
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200006f4 	.word	0x200006f4

080015d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08e      	sub	sp, #56	; 0x38
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ec:	f107 0320 	add.w	r3, r7, #32
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]
 8001604:	615a      	str	r2, [r3, #20]
 8001606:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001608:	4b2c      	ldr	r3, [pc, #176]	; (80016bc <MX_TIM3_Init+0xe4>)
 800160a:	4a2d      	ldr	r2, [pc, #180]	; (80016c0 <MX_TIM3_Init+0xe8>)
 800160c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9-1;
 800160e:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <MX_TIM3_Init+0xe4>)
 8001610:	2208      	movs	r2, #8
 8001612:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001614:	4b29      	ldr	r3, [pc, #164]	; (80016bc <MX_TIM3_Init+0xe4>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 800161a:	4b28      	ldr	r3, [pc, #160]	; (80016bc <MX_TIM3_Init+0xe4>)
 800161c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001620:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <MX_TIM3_Init+0xe4>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001628:	4b24      	ldr	r3, [pc, #144]	; (80016bc <MX_TIM3_Init+0xe4>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800162e:	4823      	ldr	r0, [pc, #140]	; (80016bc <MX_TIM3_Init+0xe4>)
 8001630:	f004 f87e 	bl	8005730 <HAL_TIM_Base_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800163a:	f7ff fc89 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001644:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001648:	4619      	mov	r1, r3
 800164a:	481c      	ldr	r0, [pc, #112]	; (80016bc <MX_TIM3_Init+0xe4>)
 800164c:	f004 fae2 	bl	8005c14 <HAL_TIM_ConfigClockSource>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001656:	f7ff fc7b 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800165a:	4818      	ldr	r0, [pc, #96]	; (80016bc <MX_TIM3_Init+0xe4>)
 800165c:	f004 f8b7 	bl	80057ce <HAL_TIM_PWM_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001666:	f7ff fc73 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001672:	f107 0320 	add.w	r3, r7, #32
 8001676:	4619      	mov	r1, r3
 8001678:	4810      	ldr	r0, [pc, #64]	; (80016bc <MX_TIM3_Init+0xe4>)
 800167a:	f004 feaf 	bl	80063dc <HAL_TIMEx_MasterConfigSynchronization>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001684:	f7ff fc64 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001688:	2360      	movs	r3, #96	; 0x60
 800168a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2200      	movs	r2, #0
 800169c:	4619      	mov	r1, r3
 800169e:	4807      	ldr	r0, [pc, #28]	; (80016bc <MX_TIM3_Init+0xe4>)
 80016a0:	f004 f9f6 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80016aa:	f7ff fc51 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016ae:	4803      	ldr	r0, [pc, #12]	; (80016bc <MX_TIM3_Init+0xe4>)
 80016b0:	f000 fa3e 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 80016b4:	bf00      	nop
 80016b6:	3738      	adds	r7, #56	; 0x38
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200006ac 	.word	0x200006ac
 80016c0:	40000400 	.word	0x40000400

080016c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08e      	sub	sp, #56	; 0x38
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d8:	f107 0320 	add.w	r3, r7, #32
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e2:	1d3b      	adds	r3, r7, #4
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
 80016f0:	615a      	str	r2, [r3, #20]
 80016f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016f4:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <MX_TIM4_Init+0x120>)
 80016f6:	4a3c      	ldr	r2, [pc, #240]	; (80017e8 <MX_TIM4_Init+0x124>)
 80016f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 18-1;
 80016fa:	4b3a      	ldr	r3, [pc, #232]	; (80017e4 <MX_TIM4_Init+0x120>)
 80016fc:	2211      	movs	r2, #17
 80016fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001700:	4b38      	ldr	r3, [pc, #224]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000-1;
 8001706:	4b37      	ldr	r3, [pc, #220]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001708:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800170c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170e:	4b35      	ldr	r3, [pc, #212]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001714:	4b33      	ldr	r3, [pc, #204]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001716:	2200      	movs	r2, #0
 8001718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800171a:	4832      	ldr	r0, [pc, #200]	; (80017e4 <MX_TIM4_Init+0x120>)
 800171c:	f004 f808 	bl	8005730 <HAL_TIM_Base_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001726:	f7ff fc13 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001734:	4619      	mov	r1, r3
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001738:	f004 fa6c 	bl	8005c14 <HAL_TIM_ConfigClockSource>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001742:	f7ff fc05 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001746:	4827      	ldr	r0, [pc, #156]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001748:	f004 f841 	bl	80057ce <HAL_TIM_PWM_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001752:	f7ff fbfd 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800175e:	f107 0320 	add.w	r3, r7, #32
 8001762:	4619      	mov	r1, r3
 8001764:	481f      	ldr	r0, [pc, #124]	; (80017e4 <MX_TIM4_Init+0x120>)
 8001766:	f004 fe39 	bl	80063dc <HAL_TIMEx_MasterConfigSynchronization>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001770:	f7ff fbee 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001774:	2360      	movs	r3, #96	; 0x60
 8001776:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25000-1;
 8001778:	f246 13a7 	movw	r3, #24999	; 0x61a7
 800177c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	2200      	movs	r2, #0
 800178a:	4619      	mov	r1, r3
 800178c:	4815      	ldr	r0, [pc, #84]	; (80017e4 <MX_TIM4_Init+0x120>)
 800178e:	f004 f97f 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001798:	f7ff fbda 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.Pulse = 12500-1;
 800179c:	f243 03d3 	movw	r3, #12499	; 0x30d3
 80017a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2204      	movs	r2, #4
 80017a6:	4619      	mov	r1, r3
 80017a8:	480e      	ldr	r0, [pc, #56]	; (80017e4 <MX_TIM4_Init+0x120>)
 80017aa:	f004 f971 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 80017b4:	f7ff fbcc 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.Pulse = 7250-1;
 80017b8:	f641 4351 	movw	r3, #7249	; 0x1c51
 80017bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	2208      	movs	r2, #8
 80017c2:	4619      	mov	r1, r3
 80017c4:	4807      	ldr	r0, [pc, #28]	; (80017e4 <MX_TIM4_Init+0x120>)
 80017c6:	f004 f963 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM4_Init+0x110>
  {
    Error_Handler();
 80017d0:	f7ff fbbe 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017d4:	4803      	ldr	r0, [pc, #12]	; (80017e4 <MX_TIM4_Init+0x120>)
 80017d6:	f000 f9ab 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 80017da:	bf00      	nop
 80017dc:	3738      	adds	r7, #56	; 0x38
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200005d4 	.word	0x200005d4
 80017e8:	40000800 	.word	0x40000800

080017ec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08e      	sub	sp, #56	; 0x38
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	f107 0320 	add.w	r3, r7, #32
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
 8001818:	615a      	str	r2, [r3, #20]
 800181a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800181c:	4b31      	ldr	r3, [pc, #196]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800181e:	4a32      	ldr	r2, [pc, #200]	; (80018e8 <MX_TIM5_Init+0xfc>)
 8001820:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9;
 8001822:	4b30      	ldr	r3, [pc, #192]	; (80018e4 <MX_TIM5_Init+0xf8>)
 8001824:	2209      	movs	r2, #9
 8001826:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001828:	4b2e      	ldr	r3, [pc, #184]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100000-1;
 800182e:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <MX_TIM5_Init+0xf8>)
 8001830:	4a2e      	ldr	r2, [pc, #184]	; (80018ec <MX_TIM5_Init+0x100>)
 8001832:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001834:	4b2b      	ldr	r3, [pc, #172]	; (80018e4 <MX_TIM5_Init+0xf8>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b2a      	ldr	r3, [pc, #168]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001840:	4828      	ldr	r0, [pc, #160]	; (80018e4 <MX_TIM5_Init+0xf8>)
 8001842:	f003 ff75 	bl	8005730 <HAL_TIM_Base_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 800184c:	f7ff fb80 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001854:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001856:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800185a:	4619      	mov	r1, r3
 800185c:	4821      	ldr	r0, [pc, #132]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800185e:	f004 f9d9 	bl	8005c14 <HAL_TIM_ConfigClockSource>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8001868:	f7ff fb72 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800186c:	481d      	ldr	r0, [pc, #116]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800186e:	f003 ffae 	bl	80057ce <HAL_TIM_PWM_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8001878:	f7ff fb6a 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	4619      	mov	r1, r3
 800188a:	4816      	ldr	r0, [pc, #88]	; (80018e4 <MX_TIM5_Init+0xf8>)
 800188c:	f004 fda6 	bl	80063dc <HAL_TIMEx_MasterConfigSynchronization>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8001896:	f7ff fb5b 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800189a:	2360      	movs	r3, #96	; 0x60
 800189c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	2200      	movs	r2, #0
 80018ae:	4619      	mov	r1, r3
 80018b0:	480c      	ldr	r0, [pc, #48]	; (80018e4 <MX_TIM5_Init+0xf8>)
 80018b2:	f004 f8ed 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 80018bc:	f7ff fb48 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	220c      	movs	r2, #12
 80018c4:	4619      	mov	r1, r3
 80018c6:	4807      	ldr	r0, [pc, #28]	; (80018e4 <MX_TIM5_Init+0xf8>)
 80018c8:	f004 f8e2 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM5_Init+0xea>
  {
    Error_Handler();
 80018d2:	f7ff fb3d 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80018d6:	4803      	ldr	r0, [pc, #12]	; (80018e4 <MX_TIM5_Init+0xf8>)
 80018d8:	f000 f92a 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 80018dc:	bf00      	nop
 80018de:	3738      	adds	r7, #56	; 0x38
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000664 	.word	0x20000664
 80018e8:	40000c00 	.word	0x40000c00
 80018ec:	0001869f 	.word	0x0001869f

080018f0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f6:	463b      	mov	r3, r7
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <MX_TIM7_Init+0x64>)
 8001900:	4a15      	ldr	r2, [pc, #84]	; (8001958 <MX_TIM7_Init+0x68>)
 8001902:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8;
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <MX_TIM7_Init+0x64>)
 8001906:	2208      	movs	r2, #8
 8001908:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <MX_TIM7_Init+0x64>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <MX_TIM7_Init+0x64>)
 8001912:	f242 720f 	movw	r2, #9999	; 0x270f
 8001916:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001918:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <MX_TIM7_Init+0x64>)
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800191e:	480d      	ldr	r0, [pc, #52]	; (8001954 <MX_TIM7_Init+0x64>)
 8001920:	f003 ff06 	bl	8005730 <HAL_TIM_Base_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800192a:	f7ff fb11 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001936:	463b      	mov	r3, r7
 8001938:	4619      	mov	r1, r3
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <MX_TIM7_Init+0x64>)
 800193c:	f004 fd4e 	bl	80063dc <HAL_TIMEx_MasterConfigSynchronization>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001946:	f7ff fb03 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2000073c 	.word	0x2000073c
 8001958:	40001400 	.word	0x40001400

0800195c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
 8001970:	615a      	str	r2, [r3, #20]
 8001972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001974:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <MX_TIM10_Init+0x94>)
 8001976:	4a1f      	ldr	r2, [pc, #124]	; (80019f4 <MX_TIM10_Init+0x98>)
 8001978:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 800197a:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <MX_TIM10_Init+0x94>)
 800197c:	2247      	movs	r2, #71	; 0x47
 800197e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <MX_TIM10_Init+0x94>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 50000-1;
 8001986:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <MX_TIM10_Init+0x94>)
 8001988:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800198c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_TIM10_Init+0x94>)
 8001990:	2200      	movs	r2, #0
 8001992:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <MX_TIM10_Init+0x94>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800199a:	4815      	ldr	r0, [pc, #84]	; (80019f0 <MX_TIM10_Init+0x94>)
 800199c:	f003 fec8 	bl	8005730 <HAL_TIM_Base_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80019a6:	f7ff fad3 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80019aa:	4811      	ldr	r0, [pc, #68]	; (80019f0 <MX_TIM10_Init+0x94>)
 80019ac:	f003 ff0f 	bl	80057ce <HAL_TIM_PWM_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80019b6:	f7ff facb 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ba:	2360      	movs	r3, #96	; 0x60
 80019bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80019be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	2200      	movs	r2, #0
 80019d0:	4619      	mov	r1, r3
 80019d2:	4807      	ldr	r0, [pc, #28]	; (80019f0 <MX_TIM10_Init+0x94>)
 80019d4:	f004 f85c 	bl	8005a90 <HAL_TIM_PWM_ConfigChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 80019de:	f7ff fab7 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80019e2:	4803      	ldr	r0, [pc, #12]	; (80019f0 <MX_TIM10_Init+0x94>)
 80019e4:	f000 f8a4 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000061c 	.word	0x2000061c
 80019f4:	40014400 	.word	0x40014400

080019f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a08:	d10e      	bne.n	8001a28 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
 8001a0e:	4b42      	ldr	r3, [pc, #264]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	4a41      	ldr	r2, [pc, #260]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1a:	4b3f      	ldr	r3, [pc, #252]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	61fb      	str	r3, [r7, #28]
 8001a24:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8001a26:	e072      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM3)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a3b      	ldr	r2, [pc, #236]	; (8001b1c <HAL_TIM_Base_MspInit+0x124>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d10e      	bne.n	8001a50 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	4b38      	ldr	r3, [pc, #224]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	4a37      	ldr	r2, [pc, #220]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	6413      	str	r3, [r2, #64]	; 0x40
 8001a42:	4b35      	ldr	r3, [pc, #212]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
}
 8001a4e:	e05e      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM4)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a32      	ldr	r2, [pc, #200]	; (8001b20 <HAL_TIM_Base_MspInit+0x128>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d116      	bne.n	8001a88 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	4b2e      	ldr	r3, [pc, #184]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a62:	4a2d      	ldr	r2, [pc, #180]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6a:	4b2b      	ldr	r3, [pc, #172]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	201e      	movs	r0, #30
 8001a7c:	f000 fdb5 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a80:	201e      	movs	r0, #30
 8001a82:	f000 fdce 	bl	8002622 <HAL_NVIC_EnableIRQ>
}
 8001a86:	e042      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM5)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a25      	ldr	r2, [pc, #148]	; (8001b24 <HAL_TIM_Base_MspInit+0x12c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d10e      	bne.n	8001ab0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	4b20      	ldr	r3, [pc, #128]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	4a1f      	ldr	r2, [pc, #124]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001a9c:	f043 0308 	orr.w	r3, r3, #8
 8001aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]
}
 8001aae:	e02e      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM7)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a1c      	ldr	r2, [pc, #112]	; (8001b28 <HAL_TIM_Base_MspInit+0x130>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d116      	bne.n	8001ae8 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	4a15      	ldr	r2, [pc, #84]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001ac4:	f043 0320 	orr.w	r3, r3, #32
 8001ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aca:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	f003 0320 	and.w	r3, r3, #32
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2037      	movs	r0, #55	; 0x37
 8001adc:	f000 fd85 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ae0:	2037      	movs	r0, #55	; 0x37
 8001ae2:	f000 fd9e 	bl	8002622 <HAL_NVIC_EnableIRQ>
}
 8001ae6:	e012      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM10)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0f      	ldr	r2, [pc, #60]	; (8001b2c <HAL_TIM_Base_MspInit+0x134>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d10d      	bne.n	8001b0e <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afa:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b00:	6453      	str	r3, [r2, #68]	; 0x44
 8001b02:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <HAL_TIM_Base_MspInit+0x120>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
}
 8001b0e:	bf00      	nop
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40000400 	.word	0x40000400
 8001b20:	40000800 	.word	0x40000800
 8001b24:	40000c00 	.word	0x40000c00
 8001b28:	40001400 	.word	0x40001400
 8001b2c:	40014400 	.word	0x40014400

08001b30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08c      	sub	sp, #48	; 0x30
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b50:	d11e      	bne.n	8001b90 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
 8001b56:	4b58      	ldr	r3, [pc, #352]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	4a57      	ldr	r2, [pc, #348]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6313      	str	r3, [r2, #48]	; 0x30
 8001b62:	4b55      	ldr	r3, [pc, #340]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b6e:	2320      	movs	r3, #32
 8001b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b72:	2302      	movs	r3, #2
 8001b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	f107 031c 	add.w	r3, r7, #28
 8001b86:	4619      	mov	r1, r3
 8001b88:	484c      	ldr	r0, [pc, #304]	; (8001cbc <HAL_TIM_MspPostInit+0x18c>)
 8001b8a:	f001 f9e3 	bl	8002f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8001b8e:	e08f      	b.n	8001cb0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a4a      	ldr	r2, [pc, #296]	; (8001cc0 <HAL_TIM_MspPostInit+0x190>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d11e      	bne.n	8001bd8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	4b46      	ldr	r3, [pc, #280]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a45      	ldr	r2, [pc, #276]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001ba4:	f043 0304 	orr.w	r3, r3, #4
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0304 	and.w	r3, r3, #4
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bb6:	2340      	movs	r3, #64	; 0x40
 8001bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	483c      	ldr	r0, [pc, #240]	; (8001cc4 <HAL_TIM_MspPostInit+0x194>)
 8001bd2:	f001 f9bf 	bl	8002f54 <HAL_GPIO_Init>
}
 8001bd6:	e06b      	b.n	8001cb0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a3a      	ldr	r2, [pc, #232]	; (8001cc8 <HAL_TIM_MspPostInit+0x198>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d11f      	bne.n	8001c22 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	4b34      	ldr	r3, [pc, #208]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	4a33      	ldr	r2, [pc, #204]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001bec:	f043 0308 	orr.w	r3, r3, #8
 8001bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf2:	4b31      	ldr	r3, [pc, #196]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001bfe:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c10:	2302      	movs	r3, #2
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c14:	f107 031c 	add.w	r3, r7, #28
 8001c18:	4619      	mov	r1, r3
 8001c1a:	482c      	ldr	r0, [pc, #176]	; (8001ccc <HAL_TIM_MspPostInit+0x19c>)
 8001c1c:	f001 f99a 	bl	8002f54 <HAL_GPIO_Init>
}
 8001c20:	e046      	b.n	8001cb0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM5)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a2a      	ldr	r2, [pc, #168]	; (8001cd0 <HAL_TIM_MspPostInit+0x1a0>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d11e      	bne.n	8001c6a <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	4b21      	ldr	r3, [pc, #132]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c34:	4a20      	ldr	r2, [pc, #128]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3c:	4b1e      	ldr	r3, [pc, #120]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8001c48:	2309      	movs	r3, #9
 8001c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5c:	f107 031c 	add.w	r3, r7, #28
 8001c60:	4619      	mov	r1, r3
 8001c62:	4816      	ldr	r0, [pc, #88]	; (8001cbc <HAL_TIM_MspPostInit+0x18c>)
 8001c64:	f001 f976 	bl	8002f54 <HAL_GPIO_Init>
}
 8001c68:	e022      	b.n	8001cb0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM10)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <HAL_TIM_MspPostInit+0x1a4>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d11d      	bne.n	8001cb0 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c74:	2300      	movs	r3, #0
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7c:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c7e:	f043 0320 	orr.w	r3, r3, #32
 8001c82:	6313      	str	r3, [r2, #48]	; 0x30
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_TIM_MspPostInit+0x188>)
 8001c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c88:	f003 0320 	and.w	r3, r3, #32
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c90:	2340      	movs	r3, #64	; 0x40
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ca4:	f107 031c 	add.w	r3, r7, #28
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480b      	ldr	r0, [pc, #44]	; (8001cd8 <HAL_TIM_MspPostInit+0x1a8>)
 8001cac:	f001 f952 	bl	8002f54 <HAL_GPIO_Init>
}
 8001cb0:	bf00      	nop
 8001cb2:	3730      	adds	r7, #48	; 0x30
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40020000 	.word	0x40020000
 8001cc0:	40000400 	.word	0x40000400
 8001cc4:	40020800 	.word	0x40020800
 8001cc8:	40000800 	.word	0x40000800
 8001ccc:	40020c00 	.word	0x40020c00
 8001cd0:	40000c00 	.word	0x40000c00
 8001cd4:	40014400 	.word	0x40014400
 8001cd8:	40021400 	.word	0x40021400

08001cdc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ce0:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001ce2:	4a12      	ldr	r2, [pc, #72]	; (8001d2c <MX_USART3_UART_Init+0x50>)
 8001ce4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001ce8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001d02:	220c      	movs	r2, #12
 8001d04:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <MX_USART3_UART_Init+0x4c>)
 8001d14:	f004 fbf2 	bl	80064fc <HAL_UART_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d1e:	f7ff f917 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000784 	.word	0x20000784
 8001d2c:	40004800 	.word	0x40004800

08001d30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08a      	sub	sp, #40	; 0x28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	605a      	str	r2, [r3, #4]
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	60da      	str	r2, [r3, #12]
 8001d46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a1d      	ldr	r2, [pc, #116]	; (8001dc4 <HAL_UART_MspInit+0x94>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d134      	bne.n	8001dbc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a1b      	ldr	r2, [pc, #108]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d6a:	613b      	str	r3, [r7, #16]
 8001d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a14      	ldr	r2, [pc, #80]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d78:	f043 0308 	orr.w	r3, r3, #8
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_UART_MspInit+0x98>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0308 	and.w	r3, r3, #8
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d9c:	2307      	movs	r3, #7
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	4619      	mov	r1, r3
 8001da6:	4809      	ldr	r0, [pc, #36]	; (8001dcc <HAL_UART_MspInit+0x9c>)
 8001da8:	f001 f8d4 	bl	8002f54 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2100      	movs	r1, #0
 8001db0:	2027      	movs	r0, #39	; 0x27
 8001db2:	f000 fc1a 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001db6:	2027      	movs	r0, #39	; 0x27
 8001db8:	f000 fc33 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	3728      	adds	r7, #40	; 0x28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40004800 	.word	0x40004800
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40020c00 	.word	0x40020c00

08001dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e08 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd4:	480d      	ldr	r0, [pc, #52]	; (8001e0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dd6:	490e      	ldr	r1, [pc, #56]	; (8001e10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dd8:	4a0e      	ldr	r2, [pc, #56]	; (8001e14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0b      	ldr	r2, [pc, #44]	; (8001e18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dec:	4c0b      	ldr	r4, [pc, #44]	; (8001e1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dfa:	f7ff fb65 	bl	80014c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfe:	f009 fa65 	bl	800b2cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e02:	f7fe ff3d 	bl	8000c80 <main>
  bx  lr    
 8001e06:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e08:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e10:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001e14:	0800cba8 	.word	0x0800cba8
  ldr r2, =_sbss
 8001e18:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001e1c:	20000c48 	.word	0x20000c48

08001e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC_IRQHandler>
	...

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	; (8001e64 <HAL_Init+0x40>)
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <HAL_Init+0x40>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	; (8001e64 <HAL_Init+0x40>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fbc1 	bl	80025d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	200f      	movs	r0, #15
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7ff fa0e 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fbd9 	bl	800263e <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 fba1 	bl	80025ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	; (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000008 	.word	0x20000008
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_IncTick+0x20>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_IncTick+0x24>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a04      	ldr	r2, [pc, #16]	; (8001eec <HAL_IncTick+0x24>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000008 	.word	0x20000008
 8001eec:	200007c8 	.word	0x200007c8

08001ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <HAL_GetTick+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	200007c8 	.word	0x200007c8

08001f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff ffee 	bl	8001ef0 <HAL_GetTick>
 8001f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f20:	d005      	beq.n	8001f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_Delay+0x44>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f2e:	bf00      	nop
 8001f30:	f7ff ffde 	bl	8001ef0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d8f7      	bhi.n	8001f30 <HAL_Delay+0x28>
  {
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000008 	.word	0x20000008

08001f50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e033      	b.n	8001fce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d109      	bne.n	8001f82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe fb86 	bl	8000680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f003 0310 	and.w	r3, r3, #16
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d118      	bne.n	8001fc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f96:	f023 0302 	bic.w	r3, r3, #2
 8001f9a:	f043 0202 	orr.w	r2, r3, #2
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f94a 	bl	800223c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	f023 0303 	bic.w	r3, r3, #3
 8001fb6:	f043 0201 	orr.w	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	641a      	str	r2, [r3, #64]	; 0x40
 8001fbe:	e001      	b.n	8001fc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x1c>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e113      	b.n	800221c <HAL_ADC_ConfigChannel+0x244>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b09      	cmp	r3, #9
 8002002:	d925      	bls.n	8002050 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68d9      	ldr	r1, [r3, #12]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	b29b      	uxth	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	4613      	mov	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4413      	add	r3, r2
 8002018:	3b1e      	subs	r3, #30
 800201a:	2207      	movs	r2, #7
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43da      	mvns	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	400a      	ands	r2, r1
 8002028:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68d9      	ldr	r1, [r3, #12]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	b29b      	uxth	r3, r3
 800203a:	4618      	mov	r0, r3
 800203c:	4603      	mov	r3, r0
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4403      	add	r3, r0
 8002042:	3b1e      	subs	r3, #30
 8002044:	409a      	lsls	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	60da      	str	r2, [r3, #12]
 800204e:	e022      	b.n	8002096 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6919      	ldr	r1, [r3, #16]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	b29b      	uxth	r3, r3
 800205c:	461a      	mov	r2, r3
 800205e:	4613      	mov	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	4413      	add	r3, r2
 8002064:	2207      	movs	r2, #7
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	400a      	ands	r2, r1
 8002072:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6919      	ldr	r1, [r3, #16]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b29b      	uxth	r3, r3
 8002084:	4618      	mov	r0, r3
 8002086:	4603      	mov	r3, r0
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4403      	add	r3, r0
 800208c:	409a      	lsls	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b06      	cmp	r3, #6
 800209c:	d824      	bhi.n	80020e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	3b05      	subs	r3, #5
 80020b0:	221f      	movs	r2, #31
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43da      	mvns	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	400a      	ands	r2, r1
 80020be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	4618      	mov	r0, r3
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	4613      	mov	r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	3b05      	subs	r3, #5
 80020da:	fa00 f203 	lsl.w	r2, r0, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	635a      	str	r2, [r3, #52]	; 0x34
 80020e6:	e04c      	b.n	8002182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b0c      	cmp	r3, #12
 80020ee:	d824      	bhi.n	800213a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	3b23      	subs	r3, #35	; 0x23
 8002102:	221f      	movs	r2, #31
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43da      	mvns	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	400a      	ands	r2, r1
 8002110:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	b29b      	uxth	r3, r3
 800211e:	4618      	mov	r0, r3
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	3b23      	subs	r3, #35	; 0x23
 800212c:	fa00 f203 	lsl.w	r2, r0, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	631a      	str	r2, [r3, #48]	; 0x30
 8002138:	e023      	b.n	8002182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	3b41      	subs	r3, #65	; 0x41
 800214c:	221f      	movs	r2, #31
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43da      	mvns	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	400a      	ands	r2, r1
 800215a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	4618      	mov	r0, r3
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b41      	subs	r3, #65	; 0x41
 8002176:	fa00 f203 	lsl.w	r2, r0, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002182:	4b29      	ldr	r3, [pc, #164]	; (8002228 <HAL_ADC_ConfigChannel+0x250>)
 8002184:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a28      	ldr	r2, [pc, #160]	; (800222c <HAL_ADC_ConfigChannel+0x254>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d10f      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x1d8>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b12      	cmp	r3, #18
 8002196:	d10b      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1d      	ldr	r2, [pc, #116]	; (800222c <HAL_ADC_ConfigChannel+0x254>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d12b      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x23a>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a1c      	ldr	r2, [pc, #112]	; (8002230 <HAL_ADC_ConfigChannel+0x258>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d003      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x1f4>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b11      	cmp	r3, #17
 80021ca:	d122      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a11      	ldr	r2, [pc, #68]	; (8002230 <HAL_ADC_ConfigChannel+0x258>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d111      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021ee:	4b11      	ldr	r3, [pc, #68]	; (8002234 <HAL_ADC_ConfigChannel+0x25c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a11      	ldr	r2, [pc, #68]	; (8002238 <HAL_ADC_ConfigChannel+0x260>)
 80021f4:	fba2 2303 	umull	r2, r3, r2, r3
 80021f8:	0c9a      	lsrs	r2, r3, #18
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002204:	e002      	b.n	800220c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	3b01      	subs	r3, #1
 800220a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f9      	bne.n	8002206 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40012300 	.word	0x40012300
 800222c:	40012000 	.word	0x40012000
 8002230:	10000012 	.word	0x10000012
 8002234:	20000000 	.word	0x20000000
 8002238:	431bde83 	.word	0x431bde83

0800223c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002244:	4b79      	ldr	r3, [pc, #484]	; (800242c <ADC_Init+0x1f0>)
 8002246:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	431a      	orrs	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002270:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6859      	ldr	r1, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	021a      	lsls	r2, r3, #8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002294:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6859      	ldr	r1, [r3, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	430a      	orrs	r2, r1
 80022a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6899      	ldr	r1, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ce:	4a58      	ldr	r2, [pc, #352]	; (8002430 <ADC_Init+0x1f4>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d022      	beq.n	800231a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6899      	ldr	r1, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002304:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6899      	ldr	r1, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	e00f      	b.n	800233a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002328:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002338:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 0202 	bic.w	r2, r2, #2
 8002348:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6899      	ldr	r1, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	7e1b      	ldrb	r3, [r3, #24]
 8002354:	005a      	lsls	r2, r3, #1
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d01b      	beq.n	80023a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002376:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002386:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6859      	ldr	r1, [r3, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	3b01      	subs	r3, #1
 8002394:	035a      	lsls	r2, r3, #13
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	e007      	b.n	80023b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	051a      	lsls	r2, r3, #20
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023f2:	025a      	lsls	r2, r3, #9
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800240a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6899      	ldr	r1, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	029a      	lsls	r2, r3, #10
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	430a      	orrs	r2, r1
 800241e:	609a      	str	r2, [r3, #8]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	40012300 	.word	0x40012300
 8002430:	0f000001 	.word	0x0f000001

08002434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <__NVIC_SetPriorityGrouping+0x44>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002450:	4013      	ands	r3, r2
 8002452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800245c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002466:	4a04      	ldr	r2, [pc, #16]	; (8002478 <__NVIC_SetPriorityGrouping+0x44>)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	60d3      	str	r3, [r2, #12]
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <__NVIC_GetPriorityGrouping+0x18>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	f003 0307 	and.w	r3, r3, #7
}
 800248a:	4618      	mov	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	4603      	mov	r3, r0
 80024a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	db0b      	blt.n	80024c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	f003 021f 	and.w	r2, r3, #31
 80024b0:	4907      	ldr	r1, [pc, #28]	; (80024d0 <__NVIC_EnableIRQ+0x38>)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	095b      	lsrs	r3, r3, #5
 80024b8:	2001      	movs	r0, #1
 80024ba:	fa00 f202 	lsl.w	r2, r0, r2
 80024be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000e100 	.word	0xe000e100

080024d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	6039      	str	r1, [r7, #0]
 80024de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	db0a      	blt.n	80024fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	490c      	ldr	r1, [pc, #48]	; (8002520 <__NVIC_SetPriority+0x4c>)
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	440b      	add	r3, r1
 80024f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024fc:	e00a      	b.n	8002514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	b2da      	uxtb	r2, r3
 8002502:	4908      	ldr	r1, [pc, #32]	; (8002524 <__NVIC_SetPriority+0x50>)
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	3b04      	subs	r3, #4
 800250c:	0112      	lsls	r2, r2, #4
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	440b      	add	r3, r1
 8002512:	761a      	strb	r2, [r3, #24]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000e100 	.word	0xe000e100
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002528:	b480      	push	{r7}
 800252a:	b089      	sub	sp, #36	; 0x24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f1c3 0307 	rsb	r3, r3, #7
 8002542:	2b04      	cmp	r3, #4
 8002544:	bf28      	it	cs
 8002546:	2304      	movcs	r3, #4
 8002548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3304      	adds	r3, #4
 800254e:	2b06      	cmp	r3, #6
 8002550:	d902      	bls.n	8002558 <NVIC_EncodePriority+0x30>
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3b03      	subs	r3, #3
 8002556:	e000      	b.n	800255a <NVIC_EncodePriority+0x32>
 8002558:	2300      	movs	r3, #0
 800255a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	f04f 32ff 	mov.w	r2, #4294967295
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	43da      	mvns	r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	401a      	ands	r2, r3
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002570:	f04f 31ff 	mov.w	r1, #4294967295
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	fa01 f303 	lsl.w	r3, r1, r3
 800257a:	43d9      	mvns	r1, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002580:	4313      	orrs	r3, r2
         );
}
 8002582:	4618      	mov	r0, r3
 8002584:	3724      	adds	r7, #36	; 0x24
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3b01      	subs	r3, #1
 800259c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a0:	d301      	bcc.n	80025a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a2:	2301      	movs	r3, #1
 80025a4:	e00f      	b.n	80025c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025a6:	4a0a      	ldr	r2, [pc, #40]	; (80025d0 <SysTick_Config+0x40>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ae:	210f      	movs	r1, #15
 80025b0:	f04f 30ff 	mov.w	r0, #4294967295
 80025b4:	f7ff ff8e 	bl	80024d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <SysTick_Config+0x40>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025be:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <SysTick_Config+0x40>)
 80025c0:	2207      	movs	r2, #7
 80025c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	e000e010 	.word	0xe000e010

080025d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff ff29 	bl	8002434 <__NVIC_SetPriorityGrouping>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b086      	sub	sp, #24
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	607a      	str	r2, [r7, #4]
 80025f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025fc:	f7ff ff3e 	bl	800247c <__NVIC_GetPriorityGrouping>
 8002600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	68b9      	ldr	r1, [r7, #8]
 8002606:	6978      	ldr	r0, [r7, #20]
 8002608:	f7ff ff8e 	bl	8002528 <NVIC_EncodePriority>
 800260c:	4602      	mov	r2, r0
 800260e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002612:	4611      	mov	r1, r2
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff5d 	bl	80024d4 <__NVIC_SetPriority>
}
 800261a:	bf00      	nop
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	4603      	mov	r3, r0
 800262a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800262c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff31 	bl	8002498 <__NVIC_EnableIRQ>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ffa2 	bl	8002590 <SysTick_Config>
 800264c:	4603      	mov	r3, r0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e014      	b.n	8002692 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	791b      	ldrb	r3, [r3, #4]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7fe f8bf 	bl	80007fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2202      	movs	r2, #2
 8002682:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800269a:	b480      	push	{r7}
 800269c:	b087      	sub	sp, #28
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	795b      	ldrb	r3, [r3, #5]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d101      	bne.n	80026b2 <HAL_DAC_ConfigChannel+0x18>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e03c      	b.n	800272c <HAL_DAC_ConfigChannel+0x92>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2201      	movs	r2, #1
 80026b6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2202      	movs	r2, #2
 80026bc:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	f640 72fe 	movw	r2, #4094	; 0xffe
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	4013      	ands	r3, r2
 80026da:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f003 0310 	and.w	r3, r3, #16
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6819      	ldr	r1, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	22c0      	movs	r2, #192	; 0xc0
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43da      	mvns	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	400a      	ands	r2, r1
 800271c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2201      	movs	r2, #1
 8002722:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002744:	f7ff fbd4 	bl	8001ef0 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e099      	b.n	8002888 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002774:	e00f      	b.n	8002796 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002776:	f7ff fbbb 	bl	8001ef0 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b05      	cmp	r3, #5
 8002782:	d908      	bls.n	8002796 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2203      	movs	r2, #3
 800278e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e078      	b.n	8002888 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e8      	bne.n	8002776 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	4b38      	ldr	r3, [pc, #224]	; (8002890 <HAL_DMA_Init+0x158>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d107      	bne.n	8002800 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	4313      	orrs	r3, r2
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f023 0307 	bic.w	r3, r3, #7
 8002816:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	2b04      	cmp	r3, #4
 8002828:	d117      	bne.n	800285a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d00e      	beq.n	800285a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 fb0d 	bl	8002e5c <DMA_CheckFifoParam>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2240      	movs	r2, #64	; 0x40
 800284c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002856:	2301      	movs	r3, #1
 8002858:	e016      	b.n	8002888 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 fac4 	bl	8002df0 <DMA_CalcBaseAndBitshift>
 8002868:	4603      	mov	r3, r0
 800286a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002870:	223f      	movs	r2, #63	; 0x3f
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	f010803f 	.word	0xf010803f

08002894 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
 80028a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Start_IT+0x26>
 80028b6:	2302      	movs	r3, #2
 80028b8:	e040      	b.n	800293c <HAL_DMA_Start_IT+0xa8>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d12f      	bne.n	800292e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2202      	movs	r2, #2
 80028d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 fa56 	bl	8002d94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ec:	223f      	movs	r2, #63	; 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0216 	orr.w	r2, r2, #22
 8002902:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	2b00      	cmp	r3, #0
 800290a:	d007      	beq.n	800291c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0208 	orr.w	r2, r2, #8
 800291a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e005      	b.n	800293a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002936:	2302      	movs	r3, #2
 8002938:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800293a:	7dfb      	ldrb	r3, [r7, #23]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002950:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002952:	f7ff facd 	bl	8001ef0 <HAL_GetTick>
 8002956:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d008      	beq.n	8002976 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2280      	movs	r2, #128	; 0x80
 8002968:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e052      	b.n	8002a1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0216 	bic.w	r2, r2, #22
 8002984:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002994:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d103      	bne.n	80029a6 <HAL_DMA_Abort+0x62>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0208 	bic.w	r2, r2, #8
 80029b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0201 	bic.w	r2, r2, #1
 80029c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c6:	e013      	b.n	80029f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029c8:	f7ff fa92 	bl	8001ef0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b05      	cmp	r3, #5
 80029d4:	d90c      	bls.n	80029f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2203      	movs	r2, #3
 80029e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e015      	b.n	8002a1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1e4      	bne.n	80029c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	223f      	movs	r2, #63	; 0x3f
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d004      	beq.n	8002a42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2280      	movs	r2, #128	; 0x80
 8002a3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e00c      	b.n	8002a5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2205      	movs	r2, #5
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0201 	bic.w	r2, r2, #1
 8002a58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a74:	4b92      	ldr	r3, [pc, #584]	; (8002cc0 <HAL_DMA_IRQHandler+0x258>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a92      	ldr	r2, [pc, #584]	; (8002cc4 <HAL_DMA_IRQHandler+0x25c>)
 8002a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7e:	0a9b      	lsrs	r3, r3, #10
 8002a80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	2208      	movs	r2, #8
 8002a94:	409a      	lsls	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d01a      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d013      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0204 	bic.w	r2, r2, #4
 8002aba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002acc:	f043 0201 	orr.w	r2, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad8:	2201      	movs	r2, #1
 8002ada:	409a      	lsls	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d012      	beq.n	8002b0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00b      	beq.n	8002b0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af6:	2201      	movs	r2, #1
 8002af8:	409a      	lsls	r2, r3
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b02:	f043 0202 	orr.w	r2, r3, #2
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0e:	2204      	movs	r2, #4
 8002b10:	409a      	lsls	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d012      	beq.n	8002b40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00b      	beq.n	8002b40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b38:	f043 0204 	orr.w	r2, r3, #4
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b44:	2210      	movs	r2, #16
 8002b46:	409a      	lsls	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d043      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d03c      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b62:	2210      	movs	r2, #16
 8002b64:	409a      	lsls	r2, r3
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d018      	beq.n	8002baa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d024      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	4798      	blx	r3
 8002b96:	e01f      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d01b      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
 8002ba8:	e016      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d107      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0208 	bic.w	r2, r2, #8
 8002bc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bdc:	2220      	movs	r2, #32
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 808e 	beq.w	8002d06 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0310 	and.w	r3, r3, #16
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 8086 	beq.w	8002d06 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfe:	2220      	movs	r2, #32
 8002c00:	409a      	lsls	r2, r3
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b05      	cmp	r3, #5
 8002c10:	d136      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0216 	bic.w	r2, r2, #22
 8002c20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d103      	bne.n	8002c42 <HAL_DMA_IRQHandler+0x1da>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0208 	bic.w	r2, r2, #8
 8002c50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	223f      	movs	r2, #63	; 0x3f
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d07d      	beq.n	8002d72 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
        }
        return;
 8002c7e:	e078      	b.n	8002d72 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d01c      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d108      	bne.n	8002cae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d030      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
 8002cac:	e02b      	b.n	8002d06 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d027      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	4798      	blx	r3
 8002cbe:	e022      	b.n	8002d06 <HAL_DMA_IRQHandler+0x29e>
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10f      	bne.n	8002cf6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0210 	bic.w	r2, r2, #16
 8002ce4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d032      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d022      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2205      	movs	r2, #5
 8002d1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	3301      	adds	r3, #1
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d307      	bcc.n	8002d4e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f2      	bne.n	8002d32 <HAL_DMA_IRQHandler+0x2ca>
 8002d4c:	e000      	b.n	8002d50 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d4e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	4798      	blx	r3
 8002d70:	e000      	b.n	8002d74 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d72:	bf00      	nop
    }
  }
}
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop

08002d7c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
 8002da0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002db0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b40      	cmp	r3, #64	; 0x40
 8002dc0:	d108      	bne.n	8002dd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002dd2:	e007      	b.n	8002de4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	60da      	str	r2, [r3, #12]
}
 8002de4:	bf00      	nop
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	3b10      	subs	r3, #16
 8002e00:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <DMA_CalcBaseAndBitshift+0x64>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	091b      	lsrs	r3, r3, #4
 8002e08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e0a:	4a13      	ldr	r2, [pc, #76]	; (8002e58 <DMA_CalcBaseAndBitshift+0x68>)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4413      	add	r3, r2
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d909      	bls.n	8002e32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e26:	f023 0303 	bic.w	r3, r3, #3
 8002e2a:	1d1a      	adds	r2, r3, #4
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e30:	e007      	b.n	8002e42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e3a:	f023 0303 	bic.w	r3, r3, #3
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	aaaaaaab 	.word	0xaaaaaaab
 8002e58:	0800c6a4 	.word	0x0800c6a4

08002e5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d11f      	bne.n	8002eb6 <DMA_CheckFifoParam+0x5a>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d856      	bhi.n	8002f2a <DMA_CheckFifoParam+0xce>
 8002e7c:	a201      	add	r2, pc, #4	; (adr r2, 8002e84 <DMA_CheckFifoParam+0x28>)
 8002e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e82:	bf00      	nop
 8002e84:	08002e95 	.word	0x08002e95
 8002e88:	08002ea7 	.word	0x08002ea7
 8002e8c:	08002e95 	.word	0x08002e95
 8002e90:	08002f2b 	.word	0x08002f2b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d046      	beq.n	8002f2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ea4:	e043      	b.n	8002f2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eaa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002eae:	d140      	bne.n	8002f32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb4:	e03d      	b.n	8002f32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ebe:	d121      	bne.n	8002f04 <DMA_CheckFifoParam+0xa8>
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d837      	bhi.n	8002f36 <DMA_CheckFifoParam+0xda>
 8002ec6:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <DMA_CheckFifoParam+0x70>)
 8002ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002ee3 	.word	0x08002ee3
 8002ed4:	08002edd 	.word	0x08002edd
 8002ed8:	08002ef5 	.word	0x08002ef5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee0:	e030      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d025      	beq.n	8002f3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef2:	e022      	b.n	8002f3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002efc:	d11f      	bne.n	8002f3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f02:	e01c      	b.n	8002f3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d903      	bls.n	8002f12 <DMA_CheckFifoParam+0xb6>
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d003      	beq.n	8002f18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f10:	e018      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	73fb      	strb	r3, [r7, #15]
      break;
 8002f16:	e015      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00e      	beq.n	8002f42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      break;
 8002f28:	e00b      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f2a:	bf00      	nop
 8002f2c:	e00a      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;
 8002f2e:	bf00      	nop
 8002f30:	e008      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;
 8002f32:	bf00      	nop
 8002f34:	e006      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;
 8002f36:	bf00      	nop
 8002f38:	e004      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;
 8002f3a:	bf00      	nop
 8002f3c:	e002      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f3e:	bf00      	nop
 8002f40:	e000      	b.n	8002f44 <DMA_CheckFifoParam+0xe8>
      break;
 8002f42:	bf00      	nop
    }
  } 
  
  return status; 
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop

08002f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	; 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
 8002f6e:	e177      	b.n	8003260 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f70:	2201      	movs	r2, #1
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4013      	ands	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	f040 8166 	bne.w	800325a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d005      	beq.n	8002fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d130      	bne.n	8003008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fdc:	2201      	movs	r2, #1
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	091b      	lsrs	r3, r3, #4
 8002ff2:	f003 0201 	and.w	r2, r3, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b03      	cmp	r3, #3
 8003012:	d017      	beq.n	8003044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d123      	bne.n	8003098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	08da      	lsrs	r2, r3, #3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3208      	adds	r2, #8
 8003058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800305c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	220f      	movs	r2, #15
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	08da      	lsrs	r2, r3, #3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3208      	adds	r2, #8
 8003092:	69b9      	ldr	r1, [r7, #24]
 8003094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 0203 	and.w	r2, r3, #3
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80c0 	beq.w	800325a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	4b66      	ldr	r3, [pc, #408]	; (8003278 <HAL_GPIO_Init+0x324>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e2:	4a65      	ldr	r2, [pc, #404]	; (8003278 <HAL_GPIO_Init+0x324>)
 80030e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030e8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ea:	4b63      	ldr	r3, [pc, #396]	; (8003278 <HAL_GPIO_Init+0x324>)
 80030ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030f6:	4a61      	ldr	r2, [pc, #388]	; (800327c <HAL_GPIO_Init+0x328>)
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	089b      	lsrs	r3, r3, #2
 80030fc:	3302      	adds	r3, #2
 80030fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f003 0303 	and.w	r3, r3, #3
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	220f      	movs	r2, #15
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43db      	mvns	r3, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4013      	ands	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a58      	ldr	r2, [pc, #352]	; (8003280 <HAL_GPIO_Init+0x32c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d037      	beq.n	8003192 <HAL_GPIO_Init+0x23e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a57      	ldr	r2, [pc, #348]	; (8003284 <HAL_GPIO_Init+0x330>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d031      	beq.n	800318e <HAL_GPIO_Init+0x23a>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a56      	ldr	r2, [pc, #344]	; (8003288 <HAL_GPIO_Init+0x334>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d02b      	beq.n	800318a <HAL_GPIO_Init+0x236>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a55      	ldr	r2, [pc, #340]	; (800328c <HAL_GPIO_Init+0x338>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d025      	beq.n	8003186 <HAL_GPIO_Init+0x232>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a54      	ldr	r2, [pc, #336]	; (8003290 <HAL_GPIO_Init+0x33c>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01f      	beq.n	8003182 <HAL_GPIO_Init+0x22e>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a53      	ldr	r2, [pc, #332]	; (8003294 <HAL_GPIO_Init+0x340>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d019      	beq.n	800317e <HAL_GPIO_Init+0x22a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a52      	ldr	r2, [pc, #328]	; (8003298 <HAL_GPIO_Init+0x344>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d013      	beq.n	800317a <HAL_GPIO_Init+0x226>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a51      	ldr	r2, [pc, #324]	; (800329c <HAL_GPIO_Init+0x348>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00d      	beq.n	8003176 <HAL_GPIO_Init+0x222>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a50      	ldr	r2, [pc, #320]	; (80032a0 <HAL_GPIO_Init+0x34c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <HAL_GPIO_Init+0x21e>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a4f      	ldr	r2, [pc, #316]	; (80032a4 <HAL_GPIO_Init+0x350>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d101      	bne.n	800316e <HAL_GPIO_Init+0x21a>
 800316a:	2309      	movs	r3, #9
 800316c:	e012      	b.n	8003194 <HAL_GPIO_Init+0x240>
 800316e:	230a      	movs	r3, #10
 8003170:	e010      	b.n	8003194 <HAL_GPIO_Init+0x240>
 8003172:	2308      	movs	r3, #8
 8003174:	e00e      	b.n	8003194 <HAL_GPIO_Init+0x240>
 8003176:	2307      	movs	r3, #7
 8003178:	e00c      	b.n	8003194 <HAL_GPIO_Init+0x240>
 800317a:	2306      	movs	r3, #6
 800317c:	e00a      	b.n	8003194 <HAL_GPIO_Init+0x240>
 800317e:	2305      	movs	r3, #5
 8003180:	e008      	b.n	8003194 <HAL_GPIO_Init+0x240>
 8003182:	2304      	movs	r3, #4
 8003184:	e006      	b.n	8003194 <HAL_GPIO_Init+0x240>
 8003186:	2303      	movs	r3, #3
 8003188:	e004      	b.n	8003194 <HAL_GPIO_Init+0x240>
 800318a:	2302      	movs	r3, #2
 800318c:	e002      	b.n	8003194 <HAL_GPIO_Init+0x240>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_GPIO_Init+0x240>
 8003192:	2300      	movs	r3, #0
 8003194:	69fa      	ldr	r2, [r7, #28]
 8003196:	f002 0203 	and.w	r2, r2, #3
 800319a:	0092      	lsls	r2, r2, #2
 800319c:	4093      	lsls	r3, r2
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031a4:	4935      	ldr	r1, [pc, #212]	; (800327c <HAL_GPIO_Init+0x328>)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	089b      	lsrs	r3, r3, #2
 80031aa:	3302      	adds	r3, #2
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031b2:	4b3d      	ldr	r3, [pc, #244]	; (80032a8 <HAL_GPIO_Init+0x354>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	4013      	ands	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031d6:	4a34      	ldr	r2, [pc, #208]	; (80032a8 <HAL_GPIO_Init+0x354>)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80031dc:	4b32      	ldr	r3, [pc, #200]	; (80032a8 <HAL_GPIO_Init+0x354>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003200:	4a29      	ldr	r2, [pc, #164]	; (80032a8 <HAL_GPIO_Init+0x354>)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003206:	4b28      	ldr	r3, [pc, #160]	; (80032a8 <HAL_GPIO_Init+0x354>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	43db      	mvns	r3, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4013      	ands	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800322a:	4a1f      	ldr	r2, [pc, #124]	; (80032a8 <HAL_GPIO_Init+0x354>)
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003230:	4b1d      	ldr	r3, [pc, #116]	; (80032a8 <HAL_GPIO_Init+0x354>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	43db      	mvns	r3, r3
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	4013      	ands	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	4313      	orrs	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003254:	4a14      	ldr	r2, [pc, #80]	; (80032a8 <HAL_GPIO_Init+0x354>)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	3301      	adds	r3, #1
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	2b0f      	cmp	r3, #15
 8003264:	f67f ae84 	bls.w	8002f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	3724      	adds	r7, #36	; 0x24
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800
 800327c:	40013800 	.word	0x40013800
 8003280:	40020000 	.word	0x40020000
 8003284:	40020400 	.word	0x40020400
 8003288:	40020800 	.word	0x40020800
 800328c:	40020c00 	.word	0x40020c00
 8003290:	40021000 	.word	0x40021000
 8003294:	40021400 	.word	0x40021400
 8003298:	40021800 	.word	0x40021800
 800329c:	40021c00 	.word	0x40021c00
 80032a0:	40022000 	.word	0x40022000
 80032a4:	40022400 	.word	0x40022400
 80032a8:	40013c00 	.word	0x40013c00

080032ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691a      	ldr	r2, [r3, #16]
 80032bc:	887b      	ldrh	r3, [r7, #2]
 80032be:	4013      	ands	r3, r2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]
 80032c8:	e001      	b.n	80032ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	807b      	strh	r3, [r7, #2]
 80032e8:	4613      	mov	r3, r2
 80032ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032ec:	787b      	ldrb	r3, [r7, #1]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032f2:	887a      	ldrh	r2, [r7, #2]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032f8:	e003      	b.n	8003302 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032fa:	887b      	ldrh	r3, [r7, #2]
 80032fc:	041a      	lsls	r2, r3, #16
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	619a      	str	r2, [r3, #24]
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
	...

08003310 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800331a:	4b08      	ldr	r3, [pc, #32]	; (800333c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	88fb      	ldrh	r3, [r7, #6]
 8003320:	4013      	ands	r3, r2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d006      	beq.n	8003334 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003326:	4a05      	ldr	r2, [pc, #20]	; (800333c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003328:	88fb      	ldrh	r3, [r7, #6]
 800332a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	4618      	mov	r0, r3
 8003330:	f000 f806 	bl	8003340 <HAL_GPIO_EXTI_Callback>
  }
}
 8003334:	bf00      	nop
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40013c00 	.word	0x40013c00

08003340 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
	...

08003358 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e12b      	b.n	80035c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d106      	bne.n	8003384 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7fd fbe6 	bl	8000b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2224      	movs	r2, #36	; 0x24
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033bc:	f000 fdd8 	bl	8003f70 <HAL_RCC_GetPCLK1Freq>
 80033c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4a81      	ldr	r2, [pc, #516]	; (80035cc <HAL_I2C_Init+0x274>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d807      	bhi.n	80033dc <HAL_I2C_Init+0x84>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4a80      	ldr	r2, [pc, #512]	; (80035d0 <HAL_I2C_Init+0x278>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	bf94      	ite	ls
 80033d4:	2301      	movls	r3, #1
 80033d6:	2300      	movhi	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	e006      	b.n	80033ea <HAL_I2C_Init+0x92>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4a7d      	ldr	r2, [pc, #500]	; (80035d4 <HAL_I2C_Init+0x27c>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	bf94      	ite	ls
 80033e4:	2301      	movls	r3, #1
 80033e6:	2300      	movhi	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e0e7      	b.n	80035c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4a78      	ldr	r2, [pc, #480]	; (80035d8 <HAL_I2C_Init+0x280>)
 80033f6:	fba2 2303 	umull	r2, r3, r2, r3
 80033fa:	0c9b      	lsrs	r3, r3, #18
 80033fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	430a      	orrs	r2, r1
 8003410:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4a6a      	ldr	r2, [pc, #424]	; (80035cc <HAL_I2C_Init+0x274>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d802      	bhi.n	800342c <HAL_I2C_Init+0xd4>
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	3301      	adds	r3, #1
 800342a:	e009      	b.n	8003440 <HAL_I2C_Init+0xe8>
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	4a69      	ldr	r2, [pc, #420]	; (80035dc <HAL_I2C_Init+0x284>)
 8003438:	fba2 2303 	umull	r2, r3, r2, r3
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	3301      	adds	r3, #1
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6812      	ldr	r2, [r2, #0]
 8003444:	430b      	orrs	r3, r1
 8003446:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003452:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	495c      	ldr	r1, [pc, #368]	; (80035cc <HAL_I2C_Init+0x274>)
 800345c:	428b      	cmp	r3, r1
 800345e:	d819      	bhi.n	8003494 <HAL_I2C_Init+0x13c>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e59      	subs	r1, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	fbb1 f3f3 	udiv	r3, r1, r3
 800346e:	1c59      	adds	r1, r3, #1
 8003470:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003474:	400b      	ands	r3, r1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00a      	beq.n	8003490 <HAL_I2C_Init+0x138>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1e59      	subs	r1, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	fbb1 f3f3 	udiv	r3, r1, r3
 8003488:	3301      	adds	r3, #1
 800348a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800348e:	e051      	b.n	8003534 <HAL_I2C_Init+0x1dc>
 8003490:	2304      	movs	r3, #4
 8003492:	e04f      	b.n	8003534 <HAL_I2C_Init+0x1dc>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d111      	bne.n	80034c0 <HAL_I2C_Init+0x168>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	1e58      	subs	r0, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	440b      	add	r3, r1
 80034aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ae:	3301      	adds	r3, #1
 80034b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	bf0c      	ite	eq
 80034b8:	2301      	moveq	r3, #1
 80034ba:	2300      	movne	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	e012      	b.n	80034e6 <HAL_I2C_Init+0x18e>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1e58      	subs	r0, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6859      	ldr	r1, [r3, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	0099      	lsls	r1, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d6:	3301      	adds	r3, #1
 80034d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034dc:	2b00      	cmp	r3, #0
 80034de:	bf0c      	ite	eq
 80034e0:	2301      	moveq	r3, #1
 80034e2:	2300      	movne	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <HAL_I2C_Init+0x196>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e022      	b.n	8003534 <HAL_I2C_Init+0x1dc>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10e      	bne.n	8003514 <HAL_I2C_Init+0x1bc>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	1e58      	subs	r0, r3, #1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6859      	ldr	r1, [r3, #4]
 80034fe:	460b      	mov	r3, r1
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	440b      	add	r3, r1
 8003504:	fbb0 f3f3 	udiv	r3, r0, r3
 8003508:	3301      	adds	r3, #1
 800350a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003512:	e00f      	b.n	8003534 <HAL_I2C_Init+0x1dc>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1e58      	subs	r0, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	0099      	lsls	r1, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	fbb0 f3f3 	udiv	r3, r0, r3
 800352a:	3301      	adds	r3, #1
 800352c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003530:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	6809      	ldr	r1, [r1, #0]
 8003538:	4313      	orrs	r3, r2
 800353a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69da      	ldr	r2, [r3, #28]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003562:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6911      	ldr	r1, [r2, #16]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68d2      	ldr	r2, [r2, #12]
 800356e:	4311      	orrs	r1, r2
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	430b      	orrs	r3, r1
 8003576:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	000186a0 	.word	0x000186a0
 80035d0:	001e847f 	.word	0x001e847f
 80035d4:	003d08ff 	.word	0x003d08ff
 80035d8:	431bde83 	.word	0x431bde83
 80035dc:	10624dd3 	.word	0x10624dd3

080035e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b20      	cmp	r3, #32
 80035f4:	d129      	bne.n	800364a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2224      	movs	r2, #36	; 0x24
 80035fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 0210 	bic.w	r2, r2, #16
 800361c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f042 0201 	orr.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003646:	2300      	movs	r3, #0
 8003648:	e000      	b.n	800364c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800364a:	2302      	movs	r3, #2
  }
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b20      	cmp	r3, #32
 8003670:	d12a      	bne.n	80036c8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2224      	movs	r2, #36	; 0x24
 8003676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0201 	bic.w	r2, r2, #1
 8003688:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003692:	89fb      	ldrh	r3, [r7, #14]
 8003694:	f023 030f 	bic.w	r3, r3, #15
 8003698:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	b29a      	uxth	r2, r3
 800369e:	89fb      	ldrh	r3, [r7, #14]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	89fa      	ldrh	r2, [r7, #14]
 80036aa:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f042 0201 	orr.w	r2, r2, #1
 80036ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80036c4:	2300      	movs	r3, #0
 80036c6:	e000      	b.n	80036ca <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3714      	adds	r7, #20
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
	...

080036d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e264      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d075      	beq.n	80037e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036f6:	4ba3      	ldr	r3, [pc, #652]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d00c      	beq.n	800371c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003702:	4ba0      	ldr	r3, [pc, #640]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800370a:	2b08      	cmp	r3, #8
 800370c:	d112      	bne.n	8003734 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800370e:	4b9d      	ldr	r3, [pc, #628]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003716:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800371a:	d10b      	bne.n	8003734 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371c:	4b99      	ldr	r3, [pc, #612]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d05b      	beq.n	80037e0 <HAL_RCC_OscConfig+0x108>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d157      	bne.n	80037e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e23f      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800373c:	d106      	bne.n	800374c <HAL_RCC_OscConfig+0x74>
 800373e:	4b91      	ldr	r3, [pc, #580]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a90      	ldr	r2, [pc, #576]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e01d      	b.n	8003788 <HAL_RCC_OscConfig+0xb0>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003754:	d10c      	bne.n	8003770 <HAL_RCC_OscConfig+0x98>
 8003756:	4b8b      	ldr	r3, [pc, #556]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a8a      	ldr	r2, [pc, #552]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800375c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	4b88      	ldr	r3, [pc, #544]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a87      	ldr	r2, [pc, #540]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800376c:	6013      	str	r3, [r2, #0]
 800376e:	e00b      	b.n	8003788 <HAL_RCC_OscConfig+0xb0>
 8003770:	4b84      	ldr	r3, [pc, #528]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a83      	ldr	r2, [pc, #524]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	4b81      	ldr	r3, [pc, #516]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a80      	ldr	r2, [pc, #512]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d013      	beq.n	80037b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003790:	f7fe fbae 	bl	8001ef0 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003798:	f7fe fbaa 	bl	8001ef0 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	; 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e204      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	4b76      	ldr	r3, [pc, #472]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0f0      	beq.n	8003798 <HAL_RCC_OscConfig+0xc0>
 80037b6:	e014      	b.n	80037e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fe fb9a 	bl	8001ef0 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037c0:	f7fe fb96 	bl	8001ef0 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	; 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e1f0      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d2:	4b6c      	ldr	r3, [pc, #432]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0xe8>
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d063      	beq.n	80038b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ee:	4b65      	ldr	r3, [pc, #404]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037fa:	4b62      	ldr	r3, [pc, #392]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003802:	2b08      	cmp	r3, #8
 8003804:	d11c      	bne.n	8003840 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003806:	4b5f      	ldr	r3, [pc, #380]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003812:	4b5c      	ldr	r3, [pc, #368]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x152>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1c4      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b56      	ldr	r3, [pc, #344]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4952      	ldr	r1, [pc, #328]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383e:	e03a      	b.n	80038b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d020      	beq.n	800388a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003848:	4b4f      	ldr	r3, [pc, #316]	; (8003988 <HAL_RCC_OscConfig+0x2b0>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384e:	f7fe fb4f 	bl	8001ef0 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003856:	f7fe fb4b 	bl	8001ef0 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e1a5      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003868:	4b46      	ldr	r3, [pc, #280]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003874:	4b43      	ldr	r3, [pc, #268]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4940      	ldr	r1, [pc, #256]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003884:	4313      	orrs	r3, r2
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	e015      	b.n	80038b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800388a:	4b3f      	ldr	r3, [pc, #252]	; (8003988 <HAL_RCC_OscConfig+0x2b0>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003890:	f7fe fb2e 	bl	8001ef0 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003898:	f7fe fb2a 	bl	8001ef0 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e184      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	4b36      	ldr	r3, [pc, #216]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d030      	beq.n	8003924 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d016      	beq.n	80038f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b30      	ldr	r3, [pc, #192]	; (800398c <HAL_RCC_OscConfig+0x2b4>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d0:	f7fe fb0e 	bl	8001ef0 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038d8:	f7fe fb0a 	bl	8001ef0 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e164      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ea:	4b26      	ldr	r3, [pc, #152]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 80038ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x200>
 80038f6:	e015      	b.n	8003924 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038f8:	4b24      	ldr	r3, [pc, #144]	; (800398c <HAL_RCC_OscConfig+0x2b4>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038fe:	f7fe faf7 	bl	8001ef0 <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003906:	f7fe faf3 	bl	8001ef0 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e14d      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003918:	4b1a      	ldr	r3, [pc, #104]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800391a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1f0      	bne.n	8003906 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 80a0 	beq.w	8003a72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003932:	2300      	movs	r3, #0
 8003934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003936:	4b13      	ldr	r3, [pc, #76]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10f      	bne.n	8003962 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003942:	2300      	movs	r3, #0
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	4a0e      	ldr	r2, [pc, #56]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 800394c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003950:	6413      	str	r3, [r2, #64]	; 0x40
 8003952:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <HAL_RCC_OscConfig+0x2ac>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395e:	2301      	movs	r3, #1
 8003960:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003962:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <HAL_RCC_OscConfig+0x2b8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d121      	bne.n	80039b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396e:	4b08      	ldr	r3, [pc, #32]	; (8003990 <HAL_RCC_OscConfig+0x2b8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a07      	ldr	r2, [pc, #28]	; (8003990 <HAL_RCC_OscConfig+0x2b8>)
 8003974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800397a:	f7fe fab9 	bl	8001ef0 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003980:	e011      	b.n	80039a6 <HAL_RCC_OscConfig+0x2ce>
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800
 8003988:	42470000 	.word	0x42470000
 800398c:	42470e80 	.word	0x42470e80
 8003990:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003994:	f7fe faac 	bl	8001ef0 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e106      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a6:	4b85      	ldr	r3, [pc, #532]	; (8003bbc <HAL_RCC_OscConfig+0x4e4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0f0      	beq.n	8003994 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d106      	bne.n	80039c8 <HAL_RCC_OscConfig+0x2f0>
 80039ba:	4b81      	ldr	r3, [pc, #516]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039be:	4a80      	ldr	r2, [pc, #512]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6713      	str	r3, [r2, #112]	; 0x70
 80039c6:	e01c      	b.n	8003a02 <HAL_RCC_OscConfig+0x32a>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	2b05      	cmp	r3, #5
 80039ce:	d10c      	bne.n	80039ea <HAL_RCC_OscConfig+0x312>
 80039d0:	4b7b      	ldr	r3, [pc, #492]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d4:	4a7a      	ldr	r2, [pc, #488]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039d6:	f043 0304 	orr.w	r3, r3, #4
 80039da:	6713      	str	r3, [r2, #112]	; 0x70
 80039dc:	4b78      	ldr	r3, [pc, #480]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e0:	4a77      	ldr	r2, [pc, #476]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6713      	str	r3, [r2, #112]	; 0x70
 80039e8:	e00b      	b.n	8003a02 <HAL_RCC_OscConfig+0x32a>
 80039ea:	4b75      	ldr	r3, [pc, #468]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ee:	4a74      	ldr	r2, [pc, #464]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039f0:	f023 0301 	bic.w	r3, r3, #1
 80039f4:	6713      	str	r3, [r2, #112]	; 0x70
 80039f6:	4b72      	ldr	r3, [pc, #456]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fa:	4a71      	ldr	r2, [pc, #452]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 80039fc:	f023 0304 	bic.w	r3, r3, #4
 8003a00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d015      	beq.n	8003a36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0a:	f7fe fa71 	bl	8001ef0 <HAL_GetTick>
 8003a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a10:	e00a      	b.n	8003a28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a12:	f7fe fa6d 	bl	8001ef0 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e0c5      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a28:	4b65      	ldr	r3, [pc, #404]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0ee      	beq.n	8003a12 <HAL_RCC_OscConfig+0x33a>
 8003a34:	e014      	b.n	8003a60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a36:	f7fe fa5b 	bl	8001ef0 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3c:	e00a      	b.n	8003a54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a3e:	f7fe fa57 	bl	8001ef0 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e0af      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a54:	4b5a      	ldr	r3, [pc, #360]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1ee      	bne.n	8003a3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a60:	7dfb      	ldrb	r3, [r7, #23]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d105      	bne.n	8003a72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a66:	4b56      	ldr	r3, [pc, #344]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	4a55      	ldr	r2, [pc, #340]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 809b 	beq.w	8003bb2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a7c:	4b50      	ldr	r3, [pc, #320]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 030c 	and.w	r3, r3, #12
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d05c      	beq.n	8003b42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d141      	bne.n	8003b14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a90:	4b4c      	ldr	r3, [pc, #304]	; (8003bc4 <HAL_RCC_OscConfig+0x4ec>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a96:	f7fe fa2b 	bl	8001ef0 <HAL_GetTick>
 8003a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a9e:	f7fe fa27 	bl	8001ef0 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e081      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab0:	4b43      	ldr	r3, [pc, #268]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1f0      	bne.n	8003a9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69da      	ldr	r2, [r3, #28]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	019b      	lsls	r3, r3, #6
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad2:	085b      	lsrs	r3, r3, #1
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	041b      	lsls	r3, r3, #16
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ade:	061b      	lsls	r3, r3, #24
 8003ae0:	4937      	ldr	r1, [pc, #220]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ae6:	4b37      	ldr	r3, [pc, #220]	; (8003bc4 <HAL_RCC_OscConfig+0x4ec>)
 8003ae8:	2201      	movs	r2, #1
 8003aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aec:	f7fe fa00 	bl	8001ef0 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af4:	f7fe f9fc 	bl	8001ef0 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e056      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b06:	4b2e      	ldr	r3, [pc, #184]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0x41c>
 8003b12:	e04e      	b.n	8003bb2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b14:	4b2b      	ldr	r3, [pc, #172]	; (8003bc4 <HAL_RCC_OscConfig+0x4ec>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1a:	f7fe f9e9 	bl	8001ef0 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b22:	f7fe f9e5 	bl	8001ef0 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e03f      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b34:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f0      	bne.n	8003b22 <HAL_RCC_OscConfig+0x44a>
 8003b40:	e037      	b.n	8003bb2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e032      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	; (8003bc0 <HAL_RCC_OscConfig+0x4e8>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d028      	beq.n	8003bae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d121      	bne.n	8003bae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d11a      	bne.n	8003bae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b7e:	4013      	ands	r3, r2
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b84:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d111      	bne.n	8003bae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	3b01      	subs	r3, #1
 8003b98:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d107      	bne.n	8003bae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d001      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40007000 	.word	0x40007000
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	42470060 	.word	0x42470060

08003bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0cc      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b68      	ldr	r3, [pc, #416]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 030f 	and.w	r3, r3, #15
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d90c      	bls.n	8003c04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bea:	4b65      	ldr	r3, [pc, #404]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf2:	4b63      	ldr	r3, [pc, #396]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d001      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0b8      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c1c:	4b59      	ldr	r3, [pc, #356]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	4a58      	ldr	r2, [pc, #352]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c34:	4b53      	ldr	r3, [pc, #332]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	4a52      	ldr	r2, [pc, #328]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c40:	4b50      	ldr	r3, [pc, #320]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	494d      	ldr	r1, [pc, #308]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d044      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d107      	bne.n	8003c76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c66:	4b47      	ldr	r3, [pc, #284]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d119      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e07f      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d003      	beq.n	8003c86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c82:	2b03      	cmp	r3, #3
 8003c84:	d107      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c86:	4b3f      	ldr	r3, [pc, #252]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e06f      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c96:	4b3b      	ldr	r3, [pc, #236]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e067      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ca6:	4b37      	ldr	r3, [pc, #220]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f023 0203 	bic.w	r2, r3, #3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4934      	ldr	r1, [pc, #208]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cb8:	f7fe f91a 	bl	8001ef0 <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cbe:	e00a      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc0:	f7fe f916 	bl	8001ef0 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e04f      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd6:	4b2b      	ldr	r3, [pc, #172]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 020c 	and.w	r2, r3, #12
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d1eb      	bne.n	8003cc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ce8:	4b25      	ldr	r3, [pc, #148]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 030f 	and.w	r3, r3, #15
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d20c      	bcs.n	8003d10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf6:	4b22      	ldr	r3, [pc, #136]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfe:	4b20      	ldr	r3, [pc, #128]	; (8003d80 <HAL_RCC_ClockConfig+0x1b8>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e032      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d008      	beq.n	8003d2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d1c:	4b19      	ldr	r3, [pc, #100]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4916      	ldr	r1, [pc, #88]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0308 	and.w	r3, r3, #8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d009      	beq.n	8003d4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d3a:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	490e      	ldr	r1, [pc, #56]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d4e:	f000 f821 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 8003d52:	4602      	mov	r2, r0
 8003d54:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <HAL_RCC_ClockConfig+0x1bc>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	091b      	lsrs	r3, r3, #4
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	490a      	ldr	r1, [pc, #40]	; (8003d88 <HAL_RCC_ClockConfig+0x1c0>)
 8003d60:	5ccb      	ldrb	r3, [r1, r3]
 8003d62:	fa22 f303 	lsr.w	r3, r2, r3
 8003d66:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <HAL_RCC_ClockConfig+0x1c4>)
 8003d68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d6a:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <HAL_RCC_ClockConfig+0x1c8>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fe f87a 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40023c00 	.word	0x40023c00
 8003d84:	40023800 	.word	0x40023800
 8003d88:	0800c68c 	.word	0x0800c68c
 8003d8c:	20000000 	.word	0x20000000
 8003d90:	20000004 	.word	0x20000004

08003d94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	607b      	str	r3, [r7, #4]
 8003da0:	2300      	movs	r3, #0
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	2300      	movs	r3, #0
 8003da6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dac:	4b67      	ldr	r3, [pc, #412]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d00d      	beq.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x40>
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	f200 80bd 	bhi.w	8003f38 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <HAL_RCC_GetSysClockFreq+0x34>
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d003      	beq.n	8003dce <HAL_RCC_GetSysClockFreq+0x3a>
 8003dc6:	e0b7      	b.n	8003f38 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003dc8:	4b61      	ldr	r3, [pc, #388]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003dca:	60bb      	str	r3, [r7, #8]
       break;
 8003dcc:	e0b7      	b.n	8003f3e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dce:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003dd0:	60bb      	str	r3, [r7, #8]
      break;
 8003dd2:	e0b4      	b.n	8003f3e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dd4:	4b5d      	ldr	r3, [pc, #372]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ddc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dde:	4b5b      	ldr	r3, [pc, #364]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d04d      	beq.n	8003e86 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dea:	4b58      	ldr	r3, [pc, #352]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	099b      	lsrs	r3, r3, #6
 8003df0:	461a      	mov	r2, r3
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003dfa:	f04f 0100 	mov.w	r1, #0
 8003dfe:	ea02 0800 	and.w	r8, r2, r0
 8003e02:	ea03 0901 	and.w	r9, r3, r1
 8003e06:	4640      	mov	r0, r8
 8003e08:	4649      	mov	r1, r9
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	f04f 0300 	mov.w	r3, #0
 8003e12:	014b      	lsls	r3, r1, #5
 8003e14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003e18:	0142      	lsls	r2, r0, #5
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	ebb0 0008 	subs.w	r0, r0, r8
 8003e22:	eb61 0109 	sbc.w	r1, r1, r9
 8003e26:	f04f 0200 	mov.w	r2, #0
 8003e2a:	f04f 0300 	mov.w	r3, #0
 8003e2e:	018b      	lsls	r3, r1, #6
 8003e30:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003e34:	0182      	lsls	r2, r0, #6
 8003e36:	1a12      	subs	r2, r2, r0
 8003e38:	eb63 0301 	sbc.w	r3, r3, r1
 8003e3c:	f04f 0000 	mov.w	r0, #0
 8003e40:	f04f 0100 	mov.w	r1, #0
 8003e44:	00d9      	lsls	r1, r3, #3
 8003e46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e4a:	00d0      	lsls	r0, r2, #3
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	eb12 0208 	adds.w	r2, r2, r8
 8003e54:	eb43 0309 	adc.w	r3, r3, r9
 8003e58:	f04f 0000 	mov.w	r0, #0
 8003e5c:	f04f 0100 	mov.w	r1, #0
 8003e60:	0259      	lsls	r1, r3, #9
 8003e62:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003e66:	0250      	lsls	r0, r2, #9
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	4619      	mov	r1, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	461a      	mov	r2, r3
 8003e74:	f04f 0300 	mov.w	r3, #0
 8003e78:	f7fc fa0a 	bl	8000290 <__aeabi_uldivmod>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
 8003e80:	4613      	mov	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	e04a      	b.n	8003f1c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e86:	4b31      	ldr	r3, [pc, #196]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	099b      	lsrs	r3, r3, #6
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e96:	f04f 0100 	mov.w	r1, #0
 8003e9a:	ea02 0400 	and.w	r4, r2, r0
 8003e9e:	ea03 0501 	and.w	r5, r3, r1
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	4629      	mov	r1, r5
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	014b      	lsls	r3, r1, #5
 8003eb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003eb4:	0142      	lsls	r2, r0, #5
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	4619      	mov	r1, r3
 8003eba:	1b00      	subs	r0, r0, r4
 8003ebc:	eb61 0105 	sbc.w	r1, r1, r5
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	018b      	lsls	r3, r1, #6
 8003eca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ece:	0182      	lsls	r2, r0, #6
 8003ed0:	1a12      	subs	r2, r2, r0
 8003ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ed6:	f04f 0000 	mov.w	r0, #0
 8003eda:	f04f 0100 	mov.w	r1, #0
 8003ede:	00d9      	lsls	r1, r3, #3
 8003ee0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ee4:	00d0      	lsls	r0, r2, #3
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	1912      	adds	r2, r2, r4
 8003eec:	eb45 0303 	adc.w	r3, r5, r3
 8003ef0:	f04f 0000 	mov.w	r0, #0
 8003ef4:	f04f 0100 	mov.w	r1, #0
 8003ef8:	0299      	lsls	r1, r3, #10
 8003efa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003efe:	0290      	lsls	r0, r2, #10
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	f7fc f9be 	bl	8000290 <__aeabi_uldivmod>
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	4613      	mov	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	0c1b      	lsrs	r3, r3, #16
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	3301      	adds	r3, #1
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f34:	60bb      	str	r3, [r7, #8]
      break;
 8003f36:	e002      	b.n	8003f3e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f38:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003f3a:	60bb      	str	r3, [r7, #8]
      break;
 8003f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f3e:	68bb      	ldr	r3, [r7, #8]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003f4a:	bf00      	nop
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	00f42400 	.word	0x00f42400
 8003f54:	007a1200 	.word	0x007a1200

08003f58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f5c:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	20000000 	.word	0x20000000

08003f70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f74:	f7ff fff0 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	0a9b      	lsrs	r3, r3, #10
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	4903      	ldr	r1, [pc, #12]	; (8003f94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f86:	5ccb      	ldrb	r3, [r1, r3]
 8003f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40023800 	.word	0x40023800
 8003f94:	0800c69c 	.word	0x0800c69c

08003f98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f9c:	f7ff ffdc 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	4b05      	ldr	r3, [pc, #20]	; (8003fb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	0b5b      	lsrs	r3, r3, #13
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	4903      	ldr	r1, [pc, #12]	; (8003fbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fae:	5ccb      	ldrb	r3, [r1, r3]
 8003fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	0800c69c 	.word	0x0800c69c

08003fc0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e022      	b.n	8004018 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d105      	bne.n	8003fea <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7fc ffd9 	bl	8000f9c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2203      	movs	r2, #3
 8003fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f814 	bl	8004020 <HAL_SD_InitCard>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e00a      	b.n	8004018 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3708      	adds	r7, #8
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004020:	b5b0      	push	{r4, r5, r7, lr}
 8004022:	b08e      	sub	sp, #56	; 0x38
 8004024:	af04      	add	r7, sp, #16
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004028:	2300      	movs	r3, #0
 800402a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800402c:	2300      	movs	r3, #0
 800402e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004030:	2300      	movs	r3, #0
 8004032:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004038:	2300      	movs	r3, #0
 800403a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800403c:	2376      	movs	r3, #118	; 0x76
 800403e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681d      	ldr	r5, [r3, #0]
 8004044:	466c      	mov	r4, sp
 8004046:	f107 0314 	add.w	r3, r7, #20
 800404a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800404e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004052:	f107 0308 	add.w	r3, r7, #8
 8004056:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004058:	4628      	mov	r0, r5
 800405a:	f003 f9b7 	bl	80073cc <SDIO_Init>
 800405e:	4603      	mov	r3, r0
 8004060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e04c      	b.n	800410a <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004070:	4b28      	ldr	r3, [pc, #160]	; (8004114 <HAL_SD_InitCard+0xf4>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f003 f9ef 	bl	800745e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004080:	4b24      	ldr	r3, [pc, #144]	; (8004114 <HAL_SD_InitCard+0xf4>)
 8004082:	2201      	movs	r2, #1
 8004084:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f001 f804 	bl	8005094 <SD_PowerON>
 800408c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00b      	beq.n	80040ac <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e02e      	b.n	800410a <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 ff25 	bl	8004efc <SD_InitCard>
 80040b2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00b      	beq.n	80040d2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e01b      	b.n	800410a <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040da:	4618      	mov	r0, r3
 80040dc:	f003 fa52 	bl	8007584 <SDMMC_CmdBlockLength>
 80040e0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00f      	beq.n	8004108 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a0a      	ldr	r2, [pc, #40]	; (8004118 <HAL_SD_InitCard+0xf8>)
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e000      	b.n	800410a <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3728      	adds	r7, #40	; 0x28
 800410e:	46bd      	mov	sp, r7
 8004110:	bdb0      	pop	{r4, r5, r7, pc}
 8004112:	bf00      	nop
 8004114:	422580a0 	.word	0x422580a0
 8004118:	004005ff 	.word	0x004005ff

0800411c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08c      	sub	sp, #48	; 0x30
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d107      	bne.n	8004144 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004138:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e0c0      	b.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b01      	cmp	r3, #1
 800414e:	f040 80b9 	bne.w	80042c4 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004158:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	441a      	add	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004162:	429a      	cmp	r2, r3
 8004164:	d907      	bls.n	8004176 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e0a7      	b.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2203      	movs	r2, #3
 800417a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2200      	movs	r2, #0
 8004184:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	6812      	ldr	r2, [r2, #0]
 8004190:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8004194:	f043 0302 	orr.w	r3, r3, #2
 8004198:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	4a4c      	ldr	r2, [pc, #304]	; (80042d0 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80041a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	4a4b      	ldr	r2, [pc, #300]	; (80042d4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80041a8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	2200      	movs	r2, #0
 80041b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3380      	adds	r3, #128	; 0x80
 80041e0:	4619      	mov	r1, r3
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	025b      	lsls	r3, r3, #9
 80041e8:	089b      	lsrs	r3, r3, #2
 80041ea:	f7fe fb53 	bl	8002894 <HAL_DMA_Start_IT>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d017      	beq.n	8004224 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8004202:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a33      	ldr	r2, [pc, #204]	; (80042d8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800420a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004210:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e050      	b.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004224:	4b2d      	ldr	r3, [pc, #180]	; (80042dc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422e:	2b01      	cmp	r3, #1
 8004230:	d002      	beq.n	8004238 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8004232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004234:	025b      	lsls	r3, r3, #9
 8004236:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004238:	f04f 33ff 	mov.w	r3, #4294967295
 800423c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	025b      	lsls	r3, r3, #9
 8004242:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004244:	2390      	movs	r3, #144	; 0x90
 8004246:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004248:	2302      	movs	r3, #2
 800424a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800424c:	2300      	movs	r3, #0
 800424e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004250:	2301      	movs	r3, #1
 8004252:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f107 0210 	add.w	r2, r7, #16
 800425c:	4611      	mov	r1, r2
 800425e:	4618      	mov	r0, r3
 8004260:	f003 f964 	bl	800752c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d90a      	bls.n	8004280 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2282      	movs	r2, #130	; 0x82
 800426e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004276:	4618      	mov	r0, r3
 8004278:	f003 f9c8 	bl	800760c <SDMMC_CmdReadMultiBlock>
 800427c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800427e:	e009      	b.n	8004294 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2281      	movs	r2, #129	; 0x81
 8004284:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800428c:	4618      	mov	r0, r3
 800428e:	f003 f99b 	bl	80075c8 <SDMMC_CmdReadSingleBlock>
 8004292:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8004294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004296:	2b00      	cmp	r3, #0
 8004298:	d012      	beq.n	80042c0 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a0e      	ldr	r2, [pc, #56]	; (80042d8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80042a0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a8:	431a      	orrs	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e002      	b.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	e000      	b.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80042c4:	2302      	movs	r3, #2
  }
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3730      	adds	r7, #48	; 0x30
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	08004d0b 	.word	0x08004d0b
 80042d4:	08004d7d 	.word	0x08004d7d
 80042d8:	004005ff 	.word	0x004005ff
 80042dc:	4225858c 	.word	0x4225858c

080042e0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08c      	sub	sp, #48	; 0x30
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
 80042ec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d107      	bne.n	8004308 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e0c5      	b.n	8004494 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	f040 80be 	bne.w	8004492 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800431c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	441a      	add	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004326:	429a      	cmp	r2, r3
 8004328:	d907      	bls.n	800433a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e0ac      	b.n	8004494 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2203      	movs	r2, #3
 800433e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2200      	movs	r2, #0
 8004348:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8004358:	f043 0302 	orr.w	r3, r3, #2
 800435c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004362:	4a4e      	ldr	r2, [pc, #312]	; (800449c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004364:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	4a4d      	ldr	r2, [pc, #308]	; (80044a0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800436c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004372:	2200      	movs	r2, #0
 8004374:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	2b01      	cmp	r3, #1
 800437c:	d002      	beq.n	8004384 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800437e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004380:	025b      	lsls	r3, r3, #9
 8004382:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d90a      	bls.n	80043a0 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	22a0      	movs	r2, #160	; 0xa0
 800438e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004396:	4618      	mov	r0, r3
 8004398:	f003 f97c 	bl	8007694 <SDMMC_CmdWriteMultiBlock>
 800439c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800439e:	e009      	b.n	80043b4 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2290      	movs	r2, #144	; 0x90
 80043a4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043ac:	4618      	mov	r0, r3
 80043ae:	f003 f94f 	bl	8007650 <SDMMC_CmdWriteSingleBlock>
 80043b2:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80043b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d012      	beq.n	80043e0 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a39      	ldr	r2, [pc, #228]	; (80044a4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80043c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c8:	431a      	orrs	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e059      	b.n	8004494 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80043e0:	4b31      	ldr	r3, [pc, #196]	; (80044a8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	2240      	movs	r2, #64	; 0x40
 80043ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800440e:	68b9      	ldr	r1, [r7, #8]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3380      	adds	r3, #128	; 0x80
 8004416:	461a      	mov	r2, r3
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	025b      	lsls	r3, r3, #9
 800441c:	089b      	lsrs	r3, r3, #2
 800441e:	f7fe fa39 	bl	8002894 <HAL_DMA_Start_IT>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d01c      	beq.n	8004462 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	6812      	ldr	r2, [r2, #0]
 8004432:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8004436:	f023 0302 	bic.w	r3, r3, #2
 800443a:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a18      	ldr	r2, [pc, #96]	; (80044a4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004442:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004448:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e018      	b.n	8004494 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004462:	f04f 33ff 	mov.w	r3, #4294967295
 8004466:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	025b      	lsls	r3, r3, #9
 800446c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800446e:	2390      	movs	r3, #144	; 0x90
 8004470:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004472:	2300      	movs	r3, #0
 8004474:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004476:	2300      	movs	r3, #0
 8004478:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800447a:	2301      	movs	r3, #1
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f107 0210 	add.w	r2, r7, #16
 8004486:	4611      	mov	r1, r2
 8004488:	4618      	mov	r0, r3
 800448a:	f003 f84f 	bl	800752c <SDIO_ConfigData>

      return HAL_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	e000      	b.n	8004494 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8004492:	2302      	movs	r3, #2
  }
}
 8004494:	4618      	mov	r0, r3
 8004496:	3730      	adds	r7, #48	; 0x30
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	08004ce1 	.word	0x08004ce1
 80044a0:	08004d7d 	.word	0x08004d7d
 80044a4:	004005ff 	.word	0x004005ff
 80044a8:	4225858c 	.word	0x4225858c

080044ac <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <HAL_SD_IRQHandler+0x2e>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f003 0308 	and.w	r3, r3, #8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 fffd 	bl	80054d2 <SD_Read_IT>
 80044d8:	e165      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 808f 	beq.w	8004608 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044f2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8004502:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004506:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 0201 	bic.w	r2, r2, #1
 8004516:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 0308 	and.w	r3, r3, #8
 800451e:	2b00      	cmp	r3, #0
 8004520:	d039      	beq.n	8004596 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d104      	bne.n	8004536 <HAL_SD_IRQHandler+0x8a>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b00      	cmp	r3, #0
 8004534:	d011      	beq.n	800455a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f003 f8cc 	bl	80076d8 <SDMMC_CmdStopTransfer>
 8004540:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d008      	beq.n	800455a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f92f 	bl	80047b8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f240 523a 	movw	r2, #1338	; 0x53a
 8004562:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d104      	bne.n	8004586 <HAL_SD_IRQHandler+0xda>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f003 fd3a 	bl	8008000 <HAL_SD_RxCpltCallback>
 800458c:	e10b      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f003 fd2c 	bl	8007fec <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004594:	e107      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 8102 	beq.w	80047a6 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d011      	beq.n	80045d0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f003 f891 	bl	80076d8 <SDMMC_CmdStopTransfer>
 80045b6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d008      	beq.n	80045d0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	431a      	orrs	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 f8f4 	bl	80047b8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f040 80e5 	bne.w	80047a6 <HAL_SD_IRQHandler+0x2fa>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f040 80df 	bne.w	80047a6 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0208 	bic.w	r2, r2, #8
 80045f6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f003 fcf3 	bl	8007fec <HAL_SD_TxCpltCallback>
}
 8004606:	e0ce      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800460e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d008      	beq.n	8004628 <HAL_SD_IRQHandler+0x17c>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 ffa7 	bl	8005574 <SD_Write_IT>
 8004626:	e0be      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800462e:	f240 233a 	movw	r3, #570	; 0x23a
 8004632:	4013      	ands	r3, r2
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 80b6 	beq.w	80047a6 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464c:	f043 0202 	orr.w	r2, r3, #2
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004666:	f043 0208 	orr.w	r2, r3, #8
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d005      	beq.n	8004688 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	f043 0220 	orr.w	r2, r3, #32
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	f043 0210 	orr.w	r2, r3, #16
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d005      	beq.n	80046bc <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b4:	f043 0208 	orr.w	r2, r3, #8
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f240 723a 	movw	r2, #1850	; 0x73a
 80046c4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80046d4:	f023 0302 	bic.w	r3, r3, #2
 80046d8:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f002 fffa 	bl	80076d8 <SDMMC_CmdStopTransfer>
 80046e4:	4602      	mov	r2, r0
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0308 	and.w	r3, r3, #8
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 f855 	bl	80047b8 <HAL_SD_ErrorCallback>
}
 800470e:	e04a      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004716:	2b00      	cmp	r3, #0
 8004718:	d045      	beq.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b00      	cmp	r3, #0
 8004722:	d104      	bne.n	800472e <HAL_SD_IRQHandler+0x282>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d011      	beq.n	8004752 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004732:	4a1f      	ldr	r2, [pc, #124]	; (80047b0 <HAL_SD_IRQHandler+0x304>)
 8004734:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	4618      	mov	r0, r3
 800473c:	f7fe f972 	bl	8002a24 <HAL_DMA_Abort_IT>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d02f      	beq.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fb68 	bl	8004e20 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004750:	e029      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d104      	bne.n	8004766 <HAL_SD_IRQHandler+0x2ba>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d011      	beq.n	800478a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <HAL_SD_IRQHandler+0x308>)
 800476c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	4618      	mov	r0, r3
 8004774:	f7fe f956 	bl	8002a24 <HAL_DMA_Abort_IT>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d013      	beq.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fb83 	bl	8004e8e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004788:	e00d      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f003 fc1a 	bl	8007fd8 <HAL_SD_AbortCallback>
}
 80047a4:	e7ff      	b.n	80047a6 <HAL_SD_IRQHandler+0x2fa>
 80047a6:	bf00      	nop
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	08004e21 	.word	0x08004e21
 80047b4:	08004e8f 	.word	0x08004e8f

080047b8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047da:	0f9b      	lsrs	r3, r3, #30
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047e6:	0e9b      	lsrs	r3, r3, #26
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047f8:	0e1b      	lsrs	r3, r3, #24
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	f003 0303 	and.w	r3, r3, #3
 8004800:	b2da      	uxtb	r2, r3
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800480a:	0c1b      	lsrs	r3, r3, #16
 800480c:	b2da      	uxtb	r2, r3
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004816:	0a1b      	lsrs	r3, r3, #8
 8004818:	b2da      	uxtb	r2, r3
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004822:	b2da      	uxtb	r2, r3
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800482c:	0d1b      	lsrs	r3, r3, #20
 800482e:	b29a      	uxth	r2, r3
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004838:	0c1b      	lsrs	r3, r3, #16
 800483a:	b2db      	uxtb	r3, r3
 800483c:	f003 030f 	and.w	r3, r3, #15
 8004840:	b2da      	uxtb	r2, r3
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800484a:	0bdb      	lsrs	r3, r3, #15
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	b2da      	uxtb	r2, r3
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800485c:	0b9b      	lsrs	r3, r3, #14
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	b2da      	uxtb	r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800486e:	0b5b      	lsrs	r3, r3, #13
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	b2da      	uxtb	r2, r3
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004880:	0b1b      	lsrs	r3, r3, #12
 8004882:	b2db      	uxtb	r3, r3
 8004884:	f003 0301 	and.w	r3, r3, #1
 8004888:	b2da      	uxtb	r2, r3
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2200      	movs	r2, #0
 8004892:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004898:	2b00      	cmp	r3, #0
 800489a:	d163      	bne.n	8004964 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048a0:	009a      	lsls	r2, r3, #2
 80048a2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80048a6:	4013      	ands	r3, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80048ac:	0f92      	lsrs	r2, r2, #30
 80048ae:	431a      	orrs	r2, r3
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048b8:	0edb      	lsrs	r3, r3, #27
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048ca:	0e1b      	lsrs	r3, r3, #24
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048dc:	0d5b      	lsrs	r3, r3, #21
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	b2da      	uxtb	r2, r3
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048ee:	0c9b      	lsrs	r3, r3, #18
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004900:	0bdb      	lsrs	r3, r3, #15
 8004902:	b2db      	uxtb	r3, r3
 8004904:	f003 0307 	and.w	r3, r3, #7
 8004908:	b2da      	uxtb	r2, r3
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	7e1b      	ldrb	r3, [r3, #24]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	3302      	adds	r3, #2
 8004924:	2201      	movs	r2, #1
 8004926:	fa02 f303 	lsl.w	r3, r2, r3
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800492e:	fb02 f203 	mul.w	r2, r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	7a1b      	ldrb	r3, [r3, #8]
 800493a:	b2db      	uxtb	r3, r3
 800493c:	f003 030f 	and.w	r3, r3, #15
 8004940:	2201      	movs	r2, #1
 8004942:	409a      	lsls	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004950:	0a52      	lsrs	r2, r2, #9
 8004952:	fb02 f203 	mul.w	r2, r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004960:	661a      	str	r2, [r3, #96]	; 0x60
 8004962:	e031      	b.n	80049c8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004968:	2b01      	cmp	r3, #1
 800496a:	d11d      	bne.n	80049a8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004970:	041b      	lsls	r3, r3, #16
 8004972:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800497a:	0c1b      	lsrs	r3, r3, #16
 800497c:	431a      	orrs	r2, r3
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	3301      	adds	r3, #1
 8004988:	029a      	lsls	r2, r3, #10
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800499c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	661a      	str	r2, [r3, #96]	; 0x60
 80049a6:	e00f      	b.n	80049c8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a58      	ldr	r2, [pc, #352]	; (8004b10 <HAL_SD_GetCardCSD+0x344>)
 80049ae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e09d      	b.n	8004b04 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049cc:	0b9b      	lsrs	r3, r3, #14
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	b2da      	uxtb	r2, r3
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049de:	09db      	lsrs	r3, r3, #7
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a00:	0fdb      	lsrs	r3, r3, #31
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a0c:	0f5b      	lsrs	r3, r3, #29
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a1e:	0e9b      	lsrs	r3, r3, #26
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a30:	0d9b      	lsrs	r3, r3, #22
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a42:	0d5b      	lsrs	r3, r3, #21
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a5e:	0c1b      	lsrs	r3, r3, #16
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	b2da      	uxtb	r2, r3
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a72:	0bdb      	lsrs	r3, r3, #15
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	b2da      	uxtb	r2, r3
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a86:	0b9b      	lsrs	r3, r3, #14
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9a:	0b5b      	lsrs	r3, r3, #13
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	b2da      	uxtb	r2, r3
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aae:	0b1b      	lsrs	r3, r3, #12
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	b2da      	uxtb	r2, r3
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	0a9b      	lsrs	r3, r3, #10
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	0a1b      	lsrs	r3, r3, #8
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	f003 0303 	and.w	r3, r3, #3
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr
 8004b10:	004005ff 	.word	0x004005ff

08004b14 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004b6c:	b5b0      	push	{r4, r5, r7, lr}
 8004b6e:	b08e      	sub	sp, #56	; 0x38
 8004b70:	af04      	add	r7, sp, #16
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2203      	movs	r2, #3
 8004b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b88:	2b03      	cmp	r3, #3
 8004b8a:	d02e      	beq.n	8004bea <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b92:	d106      	bne.n	8004ba2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
 8004ba0:	e029      	b.n	8004bf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ba8:	d10a      	bne.n	8004bc0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 fb28 	bl	8005200 <SD_WideBus_Enable>
 8004bb0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	639a      	str	r2, [r3, #56]	; 0x38
 8004bbe:	e01a      	b.n	8004bf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fb65 	bl	8005296 <SD_WideBus_Disable>
 8004bcc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	639a      	str	r2, [r3, #56]	; 0x38
 8004bda:	e00c      	b.n	8004bf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	639a      	str	r2, [r3, #56]	; 0x38
 8004be8:	e005      	b.n	8004bf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bee:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00b      	beq.n	8004c16 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a26      	ldr	r2, [pc, #152]	; (8004c9c <HAL_SD_ConfigWideBusOperation+0x130>)
 8004c04:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004c14:	e01f      	b.n	8004c56 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681d      	ldr	r5, [r3, #0]
 8004c3c:	466c      	mov	r4, sp
 8004c3e:	f107 0314 	add.w	r3, r7, #20
 8004c42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004c46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004c4a:	f107 0308 	add.w	r3, r7, #8
 8004c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c50:	4628      	mov	r0, r5
 8004c52:	f002 fbbb 	bl	80073cc <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f002 fc90 	bl	8007584 <SDMMC_CmdBlockLength>
 8004c64:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00c      	beq.n	8004c86 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a0a      	ldr	r2, [pc, #40]	; (8004c9c <HAL_SD_ConfigWideBusOperation+0x130>)
 8004c72:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8004c8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3728      	adds	r7, #40	; 0x28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bdb0      	pop	{r4, r5, r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	004005ff 	.word	0x004005ff

08004ca0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004cac:	f107 030c 	add.w	r3, r7, #12
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fa7c 	bl	80051b0 <SD_SendStatus>
 8004cb8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	0a5b      	lsrs	r3, r3, #9
 8004cd0:	f003 030f 	and.w	r3, r3, #15
 8004cd4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004cd6:	693b      	ldr	r3, [r7, #16]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3718      	adds	r7, #24
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cfc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004cfe:	bf00      	nop
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr

08004d0a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b084      	sub	sp, #16
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1c:	2b82      	cmp	r3, #130	; 0x82
 8004d1e:	d111      	bne.n	8004d44 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f002 fcd7 	bl	80076d8 <SDMMC_CmdStopTransfer>
 8004d2a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f7ff fd3a 	bl	80047b8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0208 	bic.w	r2, r2, #8
 8004d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f240 523a 	movw	r2, #1338	; 0x53a
 8004d5c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f003 f947 	bl	8008000 <HAL_SD_RxCpltCallback>
#endif
}
 8004d72:	bf00      	nop
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
	...

08004d7c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d88:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fd fff6 	bl	8002d7c <HAL_DMA_GetError>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d03e      	beq.n	8004e14 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d002      	beq.n	8004db2 <SD_DMAError+0x36>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d12d      	bne.n	8004e0e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a19      	ldr	r2, [pc, #100]	; (8004e1c <SD_DMAError+0xa0>)
 8004db8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004dc8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dce:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004dd6:	6978      	ldr	r0, [r7, #20]
 8004dd8:	f7ff ff62 	bl	8004ca0 <HAL_SD_GetCardState>
 8004ddc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b06      	cmp	r3, #6
 8004de2:	d002      	beq.n	8004dea <SD_DMAError+0x6e>
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d10a      	bne.n	8004e00 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f002 fc72 	bl	80076d8 <SDMMC_CmdStopTransfer>
 8004df4:	4602      	mov	r2, r0
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004e0e:	6978      	ldr	r0, [r7, #20]
 8004e10:	f7ff fcd2 	bl	80047b8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004e14:	bf00      	nop
 8004e16:	3718      	adds	r7, #24
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	004005ff 	.word	0x004005ff

08004e20 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e2c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f240 523a 	movw	r2, #1338	; 0x53a
 8004e36:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f7ff ff31 	bl	8004ca0 <HAL_SD_GetCardState>
 8004e3e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2b06      	cmp	r3, #6
 8004e52:	d002      	beq.n	8004e5a <SD_DMATxAbort+0x3a>
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2b05      	cmp	r3, #5
 8004e58:	d10a      	bne.n	8004e70 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f002 fc3a 	bl	80076d8 <SDMMC_CmdStopTransfer>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d103      	bne.n	8004e80 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f003 f8ad 	bl	8007fd8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004e7e:	e002      	b.n	8004e86 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f7ff fc99 	bl	80047b8 <HAL_SD_ErrorCallback>
}
 8004e86:	bf00      	nop
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f240 523a 	movw	r2, #1338	; 0x53a
 8004ea4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f7ff fefa 	bl	8004ca0 <HAL_SD_GetCardState>
 8004eac:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2b06      	cmp	r3, #6
 8004ec0:	d002      	beq.n	8004ec8 <SD_DMARxAbort+0x3a>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b05      	cmp	r3, #5
 8004ec6:	d10a      	bne.n	8004ede <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f002 fc03 	bl	80076d8 <SDMMC_CmdStopTransfer>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d103      	bne.n	8004eee <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f003 f876 	bl	8007fd8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004eec:	e002      	b.n	8004ef4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f7ff fc62 	bl	80047b8 <HAL_SD_ErrorCallback>
}
 8004ef4:	bf00      	nop
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004efc:	b5b0      	push	{r4, r5, r7, lr}
 8004efe:	b094      	sub	sp, #80	; 0x50
 8004f00:	af04      	add	r7, sp, #16
 8004f02:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004f04:	2301      	movs	r3, #1
 8004f06:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f002 fab5 	bl	800747c <SDIO_GetPowerState>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d102      	bne.n	8004f1e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004f18:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004f1c:	e0b6      	b.n	800508c <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f22:	2b03      	cmp	r3, #3
 8004f24:	d02f      	beq.n	8004f86 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f002 fcde 	bl	80078ec <SDMMC_CmdSendCID>
 8004f30:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <SD_InitCard+0x40>
    {
      return errorstate;
 8004f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f3a:	e0a7      	b.n	800508c <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2100      	movs	r1, #0
 8004f42:	4618      	mov	r0, r3
 8004f44:	f002 fadf 	bl	8007506 <SDIO_GetResponse>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2104      	movs	r1, #4
 8004f54:	4618      	mov	r0, r3
 8004f56:	f002 fad6 	bl	8007506 <SDIO_GetResponse>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2108      	movs	r1, #8
 8004f66:	4618      	mov	r0, r3
 8004f68:	f002 facd 	bl	8007506 <SDIO_GetResponse>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	210c      	movs	r1, #12
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f002 fac4 	bl	8007506 <SDIO_GetResponse>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8a:	2b03      	cmp	r3, #3
 8004f8c:	d00d      	beq.n	8004faa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f107 020e 	add.w	r2, r7, #14
 8004f96:	4611      	mov	r1, r2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f002 fce4 	bl	8007966 <SDMMC_CmdSetRelAdd>
 8004f9e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <SD_InitCard+0xae>
    {
      return errorstate;
 8004fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fa8:	e070      	b.n	800508c <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d036      	beq.n	8005020 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004fb2:	89fb      	ldrh	r3, [r7, #14]
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc2:	041b      	lsls	r3, r3, #16
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4610      	mov	r0, r2
 8004fc8:	f002 fcae 	bl	8007928 <SDMMC_CmdSendCSD>
 8004fcc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004fd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fd6:	e059      	b.n	800508c <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f002 fa91 	bl	8007506 <SDIO_GetResponse>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2104      	movs	r1, #4
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f002 fa88 	bl	8007506 <SDIO_GetResponse>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2108      	movs	r1, #8
 8005002:	4618      	mov	r0, r3
 8005004:	f002 fa7f 	bl	8007506 <SDIO_GetResponse>
 8005008:	4602      	mov	r2, r0
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	210c      	movs	r1, #12
 8005014:	4618      	mov	r0, r3
 8005016:	f002 fa76 	bl	8007506 <SDIO_GetResponse>
 800501a:	4602      	mov	r2, r0
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2104      	movs	r1, #4
 8005026:	4618      	mov	r0, r3
 8005028:	f002 fa6d 	bl	8007506 <SDIO_GetResponse>
 800502c:	4603      	mov	r3, r0
 800502e:	0d1a      	lsrs	r2, r3, #20
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005034:	f107 0310 	add.w	r3, r7, #16
 8005038:	4619      	mov	r1, r3
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff fbc6 	bl	80047cc <HAL_SD_GetCardCSD>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005046:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800504a:	e01f      	b.n	800508c <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6819      	ldr	r1, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005054:	041b      	lsls	r3, r3, #16
 8005056:	461a      	mov	r2, r3
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	4608      	mov	r0, r1
 800505e:	f002 fb5d 	bl	800771c <SDMMC_CmdSelDesel>
 8005062:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <SD_InitCard+0x172>
  {
    return errorstate;
 800506a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800506c:	e00e      	b.n	800508c <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681d      	ldr	r5, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	466c      	mov	r4, sp
 8005076:	f103 0210 	add.w	r2, r3, #16
 800507a:	ca07      	ldmia	r2, {r0, r1, r2}
 800507c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005080:	3304      	adds	r3, #4
 8005082:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005084:	4628      	mov	r0, r5
 8005086:	f002 f9a1 	bl	80073cc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3740      	adds	r7, #64	; 0x40
 8005090:	46bd      	mov	sp, r7
 8005092:	bdb0      	pop	{r4, r5, r7, pc}

08005094 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	2300      	movs	r3, #0
 80050a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f002 fb58 	bl	8007762 <SDMMC_CmdGoIdleState>
 80050b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <SD_PowerON+0x2a>
  {
    return errorstate;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	e072      	b.n	80051a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f002 fb6b 	bl	800779e <SDMMC_CmdOperCond>
 80050c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00d      	beq.n	80050ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4618      	mov	r0, r3
 80050dc:	f002 fb41 	bl	8007762 <SDMMC_CmdGoIdleState>
 80050e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d004      	beq.n	80050f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	e05b      	b.n	80051a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d137      	bne.n	800516a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2100      	movs	r1, #0
 8005100:	4618      	mov	r0, r3
 8005102:	f002 fb6b 	bl	80077dc <SDMMC_CmdAppCommand>
 8005106:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d02d      	beq.n	800516a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800510e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005112:	e047      	b.n	80051a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2100      	movs	r1, #0
 800511a:	4618      	mov	r0, r3
 800511c:	f002 fb5e 	bl	80077dc <SDMMC_CmdAppCommand>
 8005120:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <SD_PowerON+0x98>
    {
      return errorstate;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	e03b      	b.n	80051a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	491e      	ldr	r1, [pc, #120]	; (80051ac <SD_PowerON+0x118>)
 8005132:	4618      	mov	r0, r3
 8005134:	f002 fb74 	bl	8007820 <SDMMC_CmdAppOperCommand>
 8005138:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005140:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005144:	e02e      	b.n	80051a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f002 f9da 	bl	8007506 <SDIO_GetResponse>
 8005152:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	0fdb      	lsrs	r3, r3, #31
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <SD_PowerON+0xcc>
 800515c:	2301      	movs	r3, #1
 800515e:	e000      	b.n	8005162 <SD_PowerON+0xce>
 8005160:	2300      	movs	r3, #0
 8005162:	613b      	str	r3, [r7, #16]

    count++;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	3301      	adds	r3, #1
 8005168:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005170:	4293      	cmp	r3, r2
 8005172:	d802      	bhi.n	800517a <SD_PowerON+0xe6>
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0cc      	beq.n	8005114 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005180:	4293      	cmp	r3, r2
 8005182:	d902      	bls.n	800518a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005184:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005188:	e00c      	b.n	80051a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	645a      	str	r2, [r3, #68]	; 0x44
 800519a:	e002      	b.n	80051a2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	c1100000 	.word	0xc1100000

080051b0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d102      	bne.n	80051c6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80051c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80051c4:	e018      	b.n	80051f8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ce:	041b      	lsls	r3, r3, #16
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f002 fbe8 	bl	80079a8 <SDMMC_CmdSendStatus>
 80051d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	e009      	b.n	80051f8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2100      	movs	r1, #0
 80051ea:	4618      	mov	r0, r3
 80051ec:	f002 f98b 	bl	8007506 <SDIO_GetResponse>
 80051f0:	4602      	mov	r2, r0
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
 800520c:	2300      	movs	r3, #0
 800520e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2100      	movs	r1, #0
 8005216:	4618      	mov	r0, r3
 8005218:	f002 f975 	bl	8007506 <SDIO_GetResponse>
 800521c:	4603      	mov	r3, r0
 800521e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005222:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005226:	d102      	bne.n	800522e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005228:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800522c:	e02f      	b.n	800528e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800522e:	f107 030c 	add.w	r3, r7, #12
 8005232:	4619      	mov	r1, r3
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f879 	bl	800532c <SD_FindSCR>
 800523a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	e023      	b.n	800528e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d01c      	beq.n	800528a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005258:	041b      	lsls	r3, r3, #16
 800525a:	4619      	mov	r1, r3
 800525c:	4610      	mov	r0, r2
 800525e:	f002 fabd 	bl	80077dc <SDMMC_CmdAppCommand>
 8005262:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	e00f      	b.n	800528e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2102      	movs	r1, #2
 8005274:	4618      	mov	r0, r3
 8005276:	f002 faf6 	bl	8007866 <SDMMC_CmdBusWidth>
 800527a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	e003      	b.n	800528e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005286:	2300      	movs	r3, #0
 8005288:	e001      	b.n	800528e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800528a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b086      	sub	sp, #24
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800529e:	2300      	movs	r3, #0
 80052a0:	60fb      	str	r3, [r7, #12]
 80052a2:	2300      	movs	r3, #0
 80052a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2100      	movs	r1, #0
 80052ac:	4618      	mov	r0, r3
 80052ae:	f002 f92a 	bl	8007506 <SDIO_GetResponse>
 80052b2:	4603      	mov	r3, r0
 80052b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80052bc:	d102      	bne.n	80052c4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80052be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052c2:	e02f      	b.n	8005324 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80052c4:	f107 030c 	add.w	r3, r7, #12
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f82e 	bl	800532c <SD_FindSCR>
 80052d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	e023      	b.n	8005324 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d01c      	beq.n	8005320 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ee:	041b      	lsls	r3, r3, #16
 80052f0:	4619      	mov	r1, r3
 80052f2:	4610      	mov	r0, r2
 80052f4:	f002 fa72 	bl	80077dc <SDMMC_CmdAppCommand>
 80052f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	e00f      	b.n	8005324 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2100      	movs	r1, #0
 800530a:	4618      	mov	r0, r3
 800530c:	f002 faab 	bl	8007866 <SDMMC_CmdBusWidth>
 8005310:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	e003      	b.n	8005324 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800531c:	2300      	movs	r3, #0
 800531e:	e001      	b.n	8005324 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005320:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005324:	4618      	mov	r0, r3
 8005326:	3718      	adds	r7, #24
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800532c:	b590      	push	{r4, r7, lr}
 800532e:	b08f      	sub	sp, #60	; 0x3c
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005336:	f7fc fddb 	bl	8001ef0 <HAL_GetTick>
 800533a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005340:	2300      	movs	r3, #0
 8005342:	60bb      	str	r3, [r7, #8]
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2108      	movs	r1, #8
 8005352:	4618      	mov	r0, r3
 8005354:	f002 f916 	bl	8007584 <SDMMC_CmdBlockLength>
 8005358:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800535a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005362:	e0b2      	b.n	80054ca <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536c:	041b      	lsls	r3, r3, #16
 800536e:	4619      	mov	r1, r3
 8005370:	4610      	mov	r0, r2
 8005372:	f002 fa33 	bl	80077dc <SDMMC_CmdAppCommand>
 8005376:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <SD_FindSCR+0x56>
  {
    return errorstate;
 800537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005380:	e0a3      	b.n	80054ca <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005382:	f04f 33ff 	mov.w	r3, #4294967295
 8005386:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005388:	2308      	movs	r3, #8
 800538a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800538c:	2330      	movs	r3, #48	; 0x30
 800538e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005390:	2302      	movs	r3, #2
 8005392:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005394:	2300      	movs	r3, #0
 8005396:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005398:	2301      	movs	r3, #1
 800539a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f107 0210 	add.w	r2, r7, #16
 80053a4:	4611      	mov	r1, r2
 80053a6:	4618      	mov	r0, r3
 80053a8:	f002 f8c0 	bl	800752c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f002 fa7a 	bl	80078aa <SDMMC_CmdSendSCR>
 80053b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80053b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d02a      	beq.n	8005414 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80053be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c0:	e083      	b.n	80054ca <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00f      	beq.n	80053f0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6819      	ldr	r1, [r3, #0]
 80053d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	f107 0208 	add.w	r2, r7, #8
 80053dc:	18d4      	adds	r4, r2, r3
 80053de:	4608      	mov	r0, r1
 80053e0:	f002 f81f 	bl	8007422 <SDIO_ReadFIFO>
 80053e4:	4603      	mov	r3, r0
 80053e6:	6023      	str	r3, [r4, #0]
      index++;
 80053e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ea:	3301      	adds	r3, #1
 80053ec:	637b      	str	r3, [r7, #52]	; 0x34
 80053ee:	e006      	b.n	80053fe <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d012      	beq.n	8005424 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80053fe:	f7fc fd77 	bl	8001ef0 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800540c:	d102      	bne.n	8005414 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800540e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005412:	e05a      	b.n	80054ca <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800541a:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800541e:	2b00      	cmp	r3, #0
 8005420:	d0cf      	beq.n	80053c2 <SD_FindSCR+0x96>
 8005422:	e000      	b.n	8005426 <SD_FindSCR+0xfa>
      break;
 8005424:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800542c:	f003 0308 	and.w	r3, r3, #8
 8005430:	2b00      	cmp	r3, #0
 8005432:	d005      	beq.n	8005440 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2208      	movs	r2, #8
 800543a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800543c:	2308      	movs	r3, #8
 800543e:	e044      	b.n	80054ca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d005      	beq.n	800545a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2202      	movs	r2, #2
 8005454:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005456:	2302      	movs	r3, #2
 8005458:	e037      	b.n	80054ca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005460:	f003 0320 	and.w	r3, r3, #32
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2220      	movs	r2, #32
 800546e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005470:	2320      	movs	r3, #32
 8005472:	e02a      	b.n	80054ca <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f240 523a 	movw	r2, #1338	; 0x53a
 800547c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	061a      	lsls	r2, r3, #24
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800548a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	0a1b      	lsrs	r3, r3, #8
 8005490:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005494:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	0e1b      	lsrs	r3, r3, #24
 800549a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800549c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549e:	601a      	str	r2, [r3, #0]
    scr++;
 80054a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a2:	3304      	adds	r3, #4
 80054a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	061a      	lsls	r2, r3, #24
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	021b      	lsls	r3, r3, #8
 80054ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80054b2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	0a1b      	lsrs	r3, r3, #8
 80054b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80054bc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	0e1b      	lsrs	r3, r3, #24
 80054c2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80054c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054c6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	373c      	adds	r7, #60	; 0x3c
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd90      	pop	{r4, r7, pc}

080054d2 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b086      	sub	sp, #24
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d03f      	beq.n	800556c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	e033      	b.n	800555a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 ff93 	bl	8007422 <SDIO_ReadFIFO>
 80054fc:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	b2da      	uxtb	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3301      	adds	r3, #1
 800550a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	3b01      	subs	r3, #1
 8005510:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	0a1b      	lsrs	r3, r3, #8
 8005516:	b2da      	uxtb	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	3301      	adds	r3, #1
 8005520:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	3b01      	subs	r3, #1
 8005526:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	0c1b      	lsrs	r3, r3, #16
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	3301      	adds	r3, #1
 8005536:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	3b01      	subs	r3, #1
 800553c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	0e1b      	lsrs	r3, r3, #24
 8005542:	b2da      	uxtb	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	3301      	adds	r3, #1
 800554c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	3b01      	subs	r3, #1
 8005552:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	3301      	adds	r3, #1
 8005558:	617b      	str	r3, [r7, #20]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b07      	cmp	r3, #7
 800555e:	d9c8      	bls.n	80054f2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800556c:	bf00      	nop
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005586:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d043      	beq.n	8005616 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]
 8005592:	e037      	b.n	8005604 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	60bb      	str	r3, [r7, #8]
      tmp++;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	3301      	adds	r3, #1
 800559e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	021a      	lsls	r2, r3, #8
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	3301      	adds	r3, #1
 80055b6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	041a      	lsls	r2, r3, #16
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60bb      	str	r3, [r7, #8]
      tmp++;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	3301      	adds	r3, #1
 80055ce:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	061a      	lsls	r2, r3, #24
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3301      	adds	r3, #1
 80055e6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f107 0208 	add.w	r2, r7, #8
 80055f6:	4611      	mov	r1, r2
 80055f8:	4618      	mov	r0, r3
 80055fa:	f001 ff1f 	bl	800743c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	3301      	adds	r3, #1
 8005602:	617b      	str	r3, [r7, #20]
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	2b07      	cmp	r3, #7
 8005608:	d9c4      	bls.n	8005594 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8005616:	bf00      	nop
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b082      	sub	sp, #8
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e07b      	b.n	8005728 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005634:	2b00      	cmp	r3, #0
 8005636:	d108      	bne.n	800564a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005640:	d009      	beq.n	8005656 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	61da      	str	r2, [r3, #28]
 8005648:	e005      	b.n	8005656 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b00      	cmp	r3, #0
 8005666:	d106      	bne.n	8005676 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7fb fdb9 	bl	80011e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2202      	movs	r2, #2
 800567a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800568c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056c6:	431a      	orrs	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056da:	ea42 0103 	orr.w	r1, r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	0c1b      	lsrs	r3, r3, #16
 80056f4:	f003 0104 	and.w	r1, r3, #4
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fc:	f003 0210 	and.w	r2, r3, #16
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	69da      	ldr	r2, [r3, #28]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005716:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3708      	adds	r7, #8
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e041      	b.n	80057c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d106      	bne.n	800575c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7fc f94e 	bl	80019f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	3304      	adds	r3, #4
 800576c:	4619      	mov	r1, r3
 800576e:	4610      	mov	r0, r2
 8005770:	f000 fb4a 	bl	8005e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b082      	sub	sp, #8
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e041      	b.n	8005864 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d106      	bne.n	80057fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f839 	bl	800586c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2202      	movs	r2, #2
 80057fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	3304      	adds	r3, #4
 800580a:	4619      	mov	r1, r3
 800580c:	4610      	mov	r0, r2
 800580e:	f000 fafb 	bl	8005e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b02      	cmp	r3, #2
 8005894:	d122      	bne.n	80058dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	f003 0302 	and.w	r3, r3, #2
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d11b      	bne.n	80058dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0202 	mvn.w	r2, #2
 80058ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	f003 0303 	and.w	r3, r3, #3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 fa81 	bl	8005dca <HAL_TIM_IC_CaptureCallback>
 80058c8:	e005      	b.n	80058d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fa73 	bl	8005db6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 fa84 	bl	8005dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d122      	bne.n	8005930 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b04      	cmp	r3, #4
 80058f6:	d11b      	bne.n	8005930 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f06f 0204 	mvn.w	r2, #4
 8005900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2202      	movs	r2, #2
 8005906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 fa57 	bl	8005dca <HAL_TIM_IC_CaptureCallback>
 800591c:	e005      	b.n	800592a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 fa49 	bl	8005db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fa5a 	bl	8005dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b08      	cmp	r3, #8
 800593c:	d122      	bne.n	8005984 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f003 0308 	and.w	r3, r3, #8
 8005948:	2b08      	cmp	r3, #8
 800594a:	d11b      	bne.n	8005984 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f06f 0208 	mvn.w	r2, #8
 8005954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2204      	movs	r2, #4
 800595a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fa2d 	bl	8005dca <HAL_TIM_IC_CaptureCallback>
 8005970:	e005      	b.n	800597e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fa1f 	bl	8005db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fa30 	bl	8005dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	f003 0310 	and.w	r3, r3, #16
 800598e:	2b10      	cmp	r3, #16
 8005990:	d122      	bne.n	80059d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f003 0310 	and.w	r3, r3, #16
 800599c:	2b10      	cmp	r3, #16
 800599e:	d11b      	bne.n	80059d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f06f 0210 	mvn.w	r2, #16
 80059a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2208      	movs	r2, #8
 80059ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fa03 	bl	8005dca <HAL_TIM_IC_CaptureCallback>
 80059c4:	e005      	b.n	80059d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f9f5 	bl	8005db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fa06 	bl	8005dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d10e      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d107      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f06f 0201 	mvn.w	r2, #1
 80059fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f9cf 	bl	8005da2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a0e:	2b80      	cmp	r3, #128	; 0x80
 8005a10:	d10e      	bne.n	8005a30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a1c:	2b80      	cmp	r3, #128	; 0x80
 8005a1e:	d107      	bne.n	8005a30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fd5c 	bl	80064e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3a:	2b40      	cmp	r3, #64	; 0x40
 8005a3c:	d10e      	bne.n	8005a5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a48:	2b40      	cmp	r3, #64	; 0x40
 8005a4a:	d107      	bne.n	8005a5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f9cb 	bl	8005df2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d10e      	bne.n	8005a88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0320 	and.w	r3, r3, #32
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	d107      	bne.n	8005a88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f06f 0220 	mvn.w	r2, #32
 8005a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fd26 	bl	80064d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a88:	bf00      	nop
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d101      	bne.n	8005aae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e0ae      	b.n	8005c0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b0c      	cmp	r3, #12
 8005aba:	f200 809f 	bhi.w	8005bfc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005abe:	a201      	add	r2, pc, #4	; (adr r2, 8005ac4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac4:	08005af9 	.word	0x08005af9
 8005ac8:	08005bfd 	.word	0x08005bfd
 8005acc:	08005bfd 	.word	0x08005bfd
 8005ad0:	08005bfd 	.word	0x08005bfd
 8005ad4:	08005b39 	.word	0x08005b39
 8005ad8:	08005bfd 	.word	0x08005bfd
 8005adc:	08005bfd 	.word	0x08005bfd
 8005ae0:	08005bfd 	.word	0x08005bfd
 8005ae4:	08005b7b 	.word	0x08005b7b
 8005ae8:	08005bfd 	.word	0x08005bfd
 8005aec:	08005bfd 	.word	0x08005bfd
 8005af0:	08005bfd 	.word	0x08005bfd
 8005af4:	08005bbb 	.word	0x08005bbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68b9      	ldr	r1, [r7, #8]
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 fa22 	bl	8005f48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	699a      	ldr	r2, [r3, #24]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0208 	orr.w	r2, r2, #8
 8005b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	699a      	ldr	r2, [r3, #24]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0204 	bic.w	r2, r2, #4
 8005b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6999      	ldr	r1, [r3, #24]
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	619a      	str	r2, [r3, #24]
      break;
 8005b36:	e064      	b.n	8005c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68b9      	ldr	r1, [r7, #8]
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 fa72 	bl	8006028 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	699a      	ldr	r2, [r3, #24]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699a      	ldr	r2, [r3, #24]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6999      	ldr	r1, [r3, #24]
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	021a      	lsls	r2, r3, #8
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	619a      	str	r2, [r3, #24]
      break;
 8005b78:	e043      	b.n	8005c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 fac7 	bl	8006114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69da      	ldr	r2, [r3, #28]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0208 	orr.w	r2, r2, #8
 8005b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	69da      	ldr	r2, [r3, #28]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0204 	bic.w	r2, r2, #4
 8005ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69d9      	ldr	r1, [r3, #28]
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	61da      	str	r2, [r3, #28]
      break;
 8005bb8:	e023      	b.n	8005c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68b9      	ldr	r1, [r7, #8]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f000 fb1b 	bl	80061fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69da      	ldr	r2, [r3, #28]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69d9      	ldr	r1, [r3, #28]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	021a      	lsls	r2, r3, #8
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	61da      	str	r2, [r3, #28]
      break;
 8005bfa:	e002      	b.n	8005c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8005c00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d101      	bne.n	8005c30 <HAL_TIM_ConfigClockSource+0x1c>
 8005c2c:	2302      	movs	r3, #2
 8005c2e:	e0b4      	b.n	8005d9a <HAL_TIM_ConfigClockSource+0x186>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c68:	d03e      	beq.n	8005ce8 <HAL_TIM_ConfigClockSource+0xd4>
 8005c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c6e:	f200 8087 	bhi.w	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005c72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c76:	f000 8086 	beq.w	8005d86 <HAL_TIM_ConfigClockSource+0x172>
 8005c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c7e:	d87f      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005c80:	2b70      	cmp	r3, #112	; 0x70
 8005c82:	d01a      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0xa6>
 8005c84:	2b70      	cmp	r3, #112	; 0x70
 8005c86:	d87b      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005c88:	2b60      	cmp	r3, #96	; 0x60
 8005c8a:	d050      	beq.n	8005d2e <HAL_TIM_ConfigClockSource+0x11a>
 8005c8c:	2b60      	cmp	r3, #96	; 0x60
 8005c8e:	d877      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005c90:	2b50      	cmp	r3, #80	; 0x50
 8005c92:	d03c      	beq.n	8005d0e <HAL_TIM_ConfigClockSource+0xfa>
 8005c94:	2b50      	cmp	r3, #80	; 0x50
 8005c96:	d873      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005c98:	2b40      	cmp	r3, #64	; 0x40
 8005c9a:	d058      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0x13a>
 8005c9c:	2b40      	cmp	r3, #64	; 0x40
 8005c9e:	d86f      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005ca0:	2b30      	cmp	r3, #48	; 0x30
 8005ca2:	d064      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0x15a>
 8005ca4:	2b30      	cmp	r3, #48	; 0x30
 8005ca6:	d86b      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005ca8:	2b20      	cmp	r3, #32
 8005caa:	d060      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0x15a>
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	d867      	bhi.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d05c      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0x15a>
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d05a      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0x15a>
 8005cb8:	e062      	b.n	8005d80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6899      	ldr	r1, [r3, #8]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f000 fb67 	bl	800639c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	609a      	str	r2, [r3, #8]
      break;
 8005ce6:	e04f      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6818      	ldr	r0, [r3, #0]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	6899      	ldr	r1, [r3, #8]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f000 fb50 	bl	800639c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d0a:	609a      	str	r2, [r3, #8]
      break;
 8005d0c:	e03c      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	6859      	ldr	r1, [r3, #4]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f000 fac4 	bl	80062a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2150      	movs	r1, #80	; 0x50
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fb1d 	bl	8006366 <TIM_ITRx_SetConfig>
      break;
 8005d2c:	e02c      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	6859      	ldr	r1, [r3, #4]
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f000 fae3 	bl	8006306 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2160      	movs	r1, #96	; 0x60
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fb0d 	bl	8006366 <TIM_ITRx_SetConfig>
      break;
 8005d4c:	e01c      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6859      	ldr	r1, [r3, #4]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f000 faa4 	bl	80062a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2140      	movs	r1, #64	; 0x40
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 fafd 	bl	8006366 <TIM_ITRx_SetConfig>
      break;
 8005d6c:	e00c      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4619      	mov	r1, r3
 8005d78:	4610      	mov	r0, r2
 8005d7a:	f000 faf4 	bl	8006366 <TIM_ITRx_SetConfig>
      break;
 8005d7e:	e003      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	73fb      	strb	r3, [r7, #15]
      break;
 8005d84:	e000      	b.n	8005d88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b083      	sub	sp, #12
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b083      	sub	sp, #12
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005de6:	bf00      	nop
 8005de8:	370c      	adds	r7, #12
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b083      	sub	sp, #12
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dfa:	bf00      	nop
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
	...

08005e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a40      	ldr	r2, [pc, #256]	; (8005f1c <TIM_Base_SetConfig+0x114>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d013      	beq.n	8005e48 <TIM_Base_SetConfig+0x40>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e26:	d00f      	beq.n	8005e48 <TIM_Base_SetConfig+0x40>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a3d      	ldr	r2, [pc, #244]	; (8005f20 <TIM_Base_SetConfig+0x118>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d00b      	beq.n	8005e48 <TIM_Base_SetConfig+0x40>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a3c      	ldr	r2, [pc, #240]	; (8005f24 <TIM_Base_SetConfig+0x11c>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d007      	beq.n	8005e48 <TIM_Base_SetConfig+0x40>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a3b      	ldr	r2, [pc, #236]	; (8005f28 <TIM_Base_SetConfig+0x120>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d003      	beq.n	8005e48 <TIM_Base_SetConfig+0x40>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a3a      	ldr	r2, [pc, #232]	; (8005f2c <TIM_Base_SetConfig+0x124>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d108      	bne.n	8005e5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a2f      	ldr	r2, [pc, #188]	; (8005f1c <TIM_Base_SetConfig+0x114>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d02b      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e68:	d027      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a2c      	ldr	r2, [pc, #176]	; (8005f20 <TIM_Base_SetConfig+0x118>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d023      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a2b      	ldr	r2, [pc, #172]	; (8005f24 <TIM_Base_SetConfig+0x11c>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01f      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a2a      	ldr	r2, [pc, #168]	; (8005f28 <TIM_Base_SetConfig+0x120>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d01b      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a29      	ldr	r2, [pc, #164]	; (8005f2c <TIM_Base_SetConfig+0x124>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d017      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a28      	ldr	r2, [pc, #160]	; (8005f30 <TIM_Base_SetConfig+0x128>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d013      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a27      	ldr	r2, [pc, #156]	; (8005f34 <TIM_Base_SetConfig+0x12c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d00f      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a26      	ldr	r2, [pc, #152]	; (8005f38 <TIM_Base_SetConfig+0x130>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d00b      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a25      	ldr	r2, [pc, #148]	; (8005f3c <TIM_Base_SetConfig+0x134>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d007      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a24      	ldr	r2, [pc, #144]	; (8005f40 <TIM_Base_SetConfig+0x138>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d003      	beq.n	8005eba <TIM_Base_SetConfig+0xb2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a23      	ldr	r2, [pc, #140]	; (8005f44 <TIM_Base_SetConfig+0x13c>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d108      	bne.n	8005ecc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	689a      	ldr	r2, [r3, #8]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a0a      	ldr	r2, [pc, #40]	; (8005f1c <TIM_Base_SetConfig+0x114>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d003      	beq.n	8005f00 <TIM_Base_SetConfig+0xf8>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a0c      	ldr	r2, [pc, #48]	; (8005f2c <TIM_Base_SetConfig+0x124>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d103      	bne.n	8005f08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	691a      	ldr	r2, [r3, #16]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	615a      	str	r2, [r3, #20]
}
 8005f0e:	bf00      	nop
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40010000 	.word	0x40010000
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40000800 	.word	0x40000800
 8005f28:	40000c00 	.word	0x40000c00
 8005f2c:	40010400 	.word	0x40010400
 8005f30:	40014000 	.word	0x40014000
 8005f34:	40014400 	.word	0x40014400
 8005f38:	40014800 	.word	0x40014800
 8005f3c:	40001800 	.word	0x40001800
 8005f40:	40001c00 	.word	0x40001c00
 8005f44:	40002000 	.word	0x40002000

08005f48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	f023 0201 	bic.w	r2, r3, #1
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f023 0303 	bic.w	r3, r3, #3
 8005f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f023 0302 	bic.w	r3, r3, #2
 8005f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a20      	ldr	r2, [pc, #128]	; (8006020 <TIM_OC1_SetConfig+0xd8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d003      	beq.n	8005fac <TIM_OC1_SetConfig+0x64>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a1f      	ldr	r2, [pc, #124]	; (8006024 <TIM_OC1_SetConfig+0xdc>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d10c      	bne.n	8005fc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0308 	bic.w	r3, r3, #8
 8005fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f023 0304 	bic.w	r3, r3, #4
 8005fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a15      	ldr	r2, [pc, #84]	; (8006020 <TIM_OC1_SetConfig+0xd8>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_OC1_SetConfig+0x8e>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a14      	ldr	r2, [pc, #80]	; (8006024 <TIM_OC1_SetConfig+0xdc>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d111      	bne.n	8005ffa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	699b      	ldr	r3, [r3, #24]
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	621a      	str	r2, [r3, #32]
}
 8006014:	bf00      	nop
 8006016:	371c      	adds	r7, #28
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr
 8006020:	40010000 	.word	0x40010000
 8006024:	40010400 	.word	0x40010400

08006028 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	f023 0210 	bic.w	r2, r3, #16
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800605e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	021b      	lsls	r3, r3, #8
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0320 	bic.w	r3, r3, #32
 8006072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a22      	ldr	r2, [pc, #136]	; (800610c <TIM_OC2_SetConfig+0xe4>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d003      	beq.n	8006090 <TIM_OC2_SetConfig+0x68>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a21      	ldr	r2, [pc, #132]	; (8006110 <TIM_OC2_SetConfig+0xe8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d10d      	bne.n	80060ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a17      	ldr	r2, [pc, #92]	; (800610c <TIM_OC2_SetConfig+0xe4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_OC2_SetConfig+0x94>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a16      	ldr	r2, [pc, #88]	; (8006110 <TIM_OC2_SetConfig+0xe8>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d113      	bne.n	80060e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	699b      	ldr	r3, [r3, #24]
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	621a      	str	r2, [r3, #32]
}
 80060fe:	bf00      	nop
 8006100:	371c      	adds	r7, #28
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40010000 	.word	0x40010000
 8006110:	40010400 	.word	0x40010400

08006114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006114:	b480      	push	{r7}
 8006116:	b087      	sub	sp, #28
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 0303 	bic.w	r3, r3, #3
 800614a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	4313      	orrs	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800615c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	021b      	lsls	r3, r3, #8
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	4313      	orrs	r3, r2
 8006168:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a21      	ldr	r2, [pc, #132]	; (80061f4 <TIM_OC3_SetConfig+0xe0>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d003      	beq.n	800617a <TIM_OC3_SetConfig+0x66>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a20      	ldr	r2, [pc, #128]	; (80061f8 <TIM_OC3_SetConfig+0xe4>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d10d      	bne.n	8006196 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	021b      	lsls	r3, r3, #8
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a16      	ldr	r2, [pc, #88]	; (80061f4 <TIM_OC3_SetConfig+0xe0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d003      	beq.n	80061a6 <TIM_OC3_SetConfig+0x92>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a15      	ldr	r2, [pc, #84]	; (80061f8 <TIM_OC3_SetConfig+0xe4>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d113      	bne.n	80061ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	4313      	orrs	r3, r2
 80061c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	011b      	lsls	r3, r3, #4
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	621a      	str	r2, [r3, #32]
}
 80061e8:	bf00      	nop
 80061ea:	371c      	adds	r7, #28
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40010400 	.word	0x40010400

080061fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a1b      	ldr	r3, [r3, #32]
 800620a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800622a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	021b      	lsls	r3, r3, #8
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006246:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	031b      	lsls	r3, r3, #12
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	4313      	orrs	r3, r2
 8006252:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4a12      	ldr	r2, [pc, #72]	; (80062a0 <TIM_OC4_SetConfig+0xa4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d003      	beq.n	8006264 <TIM_OC4_SetConfig+0x68>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a11      	ldr	r2, [pc, #68]	; (80062a4 <TIM_OC4_SetConfig+0xa8>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d109      	bne.n	8006278 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800626a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	019b      	lsls	r3, r3, #6
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	4313      	orrs	r3, r2
 8006276:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	621a      	str	r2, [r3, #32]
}
 8006292:	bf00      	nop
 8006294:	371c      	adds	r7, #28
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	40010000 	.word	0x40010000
 80062a4:	40010400 	.word	0x40010400

080062a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	f023 0201 	bic.w	r2, r3, #1
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	011b      	lsls	r3, r3, #4
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	4313      	orrs	r3, r2
 80062dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f023 030a 	bic.w	r3, r3, #10
 80062e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	621a      	str	r2, [r3, #32]
}
 80062fa:	bf00      	nop
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006306:	b480      	push	{r7}
 8006308:	b087      	sub	sp, #28
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	f023 0210 	bic.w	r2, r3, #16
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006330:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	031b      	lsls	r3, r3, #12
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	4313      	orrs	r3, r2
 800633a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006342:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	4313      	orrs	r3, r2
 800634c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	621a      	str	r2, [r3, #32]
}
 800635a:	bf00      	nop
 800635c:	371c      	adds	r7, #28
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006366:	b480      	push	{r7}
 8006368:	b085      	sub	sp, #20
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800637c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4313      	orrs	r3, r2
 8006384:	f043 0307 	orr.w	r3, r3, #7
 8006388:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	609a      	str	r2, [r3, #8]
}
 8006390:	bf00      	nop
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800639c:	b480      	push	{r7}
 800639e:	b087      	sub	sp, #28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
 80063a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	021a      	lsls	r2, r3, #8
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	431a      	orrs	r2, r3
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	609a      	str	r2, [r3, #8]
}
 80063d0:	bf00      	nop
 80063d2:	371c      	adds	r7, #28
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063dc:	b480      	push	{r7}
 80063de:	b085      	sub	sp, #20
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d101      	bne.n	80063f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063f0:	2302      	movs	r3, #2
 80063f2:	e05a      	b.n	80064aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800641a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	4313      	orrs	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a21      	ldr	r2, [pc, #132]	; (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d022      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006440:	d01d      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1d      	ldr	r2, [pc, #116]	; (80064bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d018      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a1b      	ldr	r2, [pc, #108]	; (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d013      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a1a      	ldr	r2, [pc, #104]	; (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d00e      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a18      	ldr	r2, [pc, #96]	; (80064c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d009      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a17      	ldr	r2, [pc, #92]	; (80064cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d004      	beq.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a15      	ldr	r2, [pc, #84]	; (80064d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d10c      	bne.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006484:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	4313      	orrs	r3, r2
 800648e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40010000 	.word	0x40010000
 80064bc:	40000400 	.word	0x40000400
 80064c0:	40000800 	.word	0x40000800
 80064c4:	40000c00 	.word	0x40000c00
 80064c8:	40010400 	.word	0x40010400
 80064cc:	40014000 	.word	0x40014000
 80064d0:	40001800 	.word	0x40001800

080064d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e03f      	b.n	800658e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fb fc04 	bl	8001d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2224      	movs	r2, #36	; 0x24
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800653e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 fd7b 	bl	800703c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006564:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68da      	ldr	r2, [r3, #12]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006574:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2220      	movs	r2, #32
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08a      	sub	sp, #40	; 0x28
 800659a:	af02      	add	r7, sp, #8
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	4613      	mov	r3, r2
 80065a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d17c      	bne.n	80066b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_UART_Transmit+0x2c>
 80065bc:	88fb      	ldrh	r3, [r7, #6]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e075      	b.n	80066b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d101      	bne.n	80065d4 <HAL_UART_Transmit+0x3e>
 80065d0:	2302      	movs	r3, #2
 80065d2:	e06e      	b.n	80066b2 <HAL_UART_Transmit+0x11c>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2221      	movs	r2, #33	; 0x21
 80065e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065ea:	f7fb fc81 	bl	8001ef0 <HAL_GetTick>
 80065ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	88fa      	ldrh	r2, [r7, #6]
 80065f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	88fa      	ldrh	r2, [r7, #6]
 80065fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006604:	d108      	bne.n	8006618 <HAL_UART_Transmit+0x82>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d104      	bne.n	8006618 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	e003      	b.n	8006620 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800661c:	2300      	movs	r3, #0
 800661e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006628:	e02a      	b.n	8006680 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2200      	movs	r2, #0
 8006632:	2180      	movs	r1, #128	; 0x80
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 faf9 	bl	8006c2c <UART_WaitOnFlagUntilTimeout>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d001      	beq.n	8006644 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e036      	b.n	80066b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	881b      	ldrh	r3, [r3, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006658:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	3302      	adds	r3, #2
 800665e:	61bb      	str	r3, [r7, #24]
 8006660:	e007      	b.n	8006672 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	781a      	ldrb	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	3301      	adds	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006684:	b29b      	uxth	r3, r3
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1cf      	bne.n	800662a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	2200      	movs	r2, #0
 8006692:	2140      	movs	r1, #64	; 0x40
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fac9 	bl	8006c2c <UART_WaitOnFlagUntilTimeout>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d001      	beq.n	80066a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e006      	b.n	80066b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	e000      	b.n	80066b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80066b0:	2302      	movs	r3, #2
  }
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
	...

080066bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b0ba      	sub	sp, #232	; 0xe8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80066ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80066fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10f      	bne.n	8006722 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006706:	f003 0320 	and.w	r3, r3, #32
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <HAL_UART_IRQHandler+0x66>
 800670e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006712:	f003 0320 	and.w	r3, r3, #32
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 fbd3 	bl	8006ec6 <UART_Receive_IT>
      return;
 8006720:	e256      	b.n	8006bd0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006722:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 80de 	beq.w	80068e8 <HAL_UART_IRQHandler+0x22c>
 800672c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b00      	cmp	r3, #0
 8006736:	d106      	bne.n	8006746 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800673c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 80d1 	beq.w	80068e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00b      	beq.n	800676a <HAL_UART_IRQHandler+0xae>
 8006752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800675a:	2b00      	cmp	r3, #0
 800675c:	d005      	beq.n	800676a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006762:	f043 0201 	orr.w	r2, r3, #1
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800676a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800676e:	f003 0304 	and.w	r3, r3, #4
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00b      	beq.n	800678e <HAL_UART_IRQHandler+0xd2>
 8006776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d005      	beq.n	800678e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006786:	f043 0202 	orr.w	r2, r3, #2
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800678e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00b      	beq.n	80067b2 <HAL_UART_IRQHandler+0xf6>
 800679a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800679e:	f003 0301 	and.w	r3, r3, #1
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d005      	beq.n	80067b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067aa:	f043 0204 	orr.w	r2, r3, #4
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80067b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d011      	beq.n	80067e2 <HAL_UART_IRQHandler+0x126>
 80067be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d105      	bne.n	80067d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80067ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d005      	beq.n	80067e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067da:	f043 0208 	orr.w	r2, r3, #8
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 81ed 	beq.w	8006bc6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067f0:	f003 0320 	and.w	r3, r3, #32
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d008      	beq.n	800680a <HAL_UART_IRQHandler+0x14e>
 80067f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067fc:	f003 0320 	and.w	r3, r3, #32
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fb5e 	bl	8006ec6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006814:	2b40      	cmp	r3, #64	; 0x40
 8006816:	bf0c      	ite	eq
 8006818:	2301      	moveq	r3, #1
 800681a:	2300      	movne	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d103      	bne.n	8006836 <HAL_UART_IRQHandler+0x17a>
 800682e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d04f      	beq.n	80068d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fa66 	bl	8006d08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006846:	2b40      	cmp	r3, #64	; 0x40
 8006848:	d141      	bne.n	80068ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3314      	adds	r3, #20
 8006850:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006858:	e853 3f00 	ldrex	r3, [r3]
 800685c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006860:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006864:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006868:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3314      	adds	r3, #20
 8006872:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006876:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800687a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006882:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800688e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1d9      	bne.n	800684a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689a:	2b00      	cmp	r3, #0
 800689c:	d013      	beq.n	80068c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a2:	4a7d      	ldr	r2, [pc, #500]	; (8006a98 <HAL_UART_IRQHandler+0x3dc>)
 80068a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fc f8ba 	bl	8002a24 <HAL_DMA_Abort_IT>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d016      	beq.n	80068e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80068c0:	4610      	mov	r0, r2
 80068c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068c4:	e00e      	b.n	80068e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f99a 	bl	8006c00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068cc:	e00a      	b.n	80068e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f996 	bl	8006c00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d4:	e006      	b.n	80068e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f992 	bl	8006c00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80068e2:	e170      	b.n	8006bc6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e4:	bf00      	nop
    return;
 80068e6:	e16e      	b.n	8006bc6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	f040 814a 	bne.w	8006b86 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f000 8143 	beq.w	8006b86 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 813c 	beq.w	8006b86 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800690e:	2300      	movs	r3, #0
 8006910:	60bb      	str	r3, [r7, #8]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	60bb      	str	r3, [r7, #8]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	60bb      	str	r3, [r7, #8]
 8006922:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800692e:	2b40      	cmp	r3, #64	; 0x40
 8006930:	f040 80b4 	bne.w	8006a9c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006940:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 8140 	beq.w	8006bca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800694e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006952:	429a      	cmp	r2, r3
 8006954:	f080 8139 	bcs.w	8006bca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800695e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800696a:	f000 8088 	beq.w	8006a7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	330c      	adds	r3, #12
 8006974:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006984:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006988:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800698c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	330c      	adds	r3, #12
 8006996:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800699a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800699e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80069a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80069b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1d9      	bne.n	800696e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3314      	adds	r3, #20
 80069c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069c4:	e853 3f00 	ldrex	r3, [r3]
 80069c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80069ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069cc:	f023 0301 	bic.w	r3, r3, #1
 80069d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	3314      	adds	r3, #20
 80069da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80069de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80069e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80069e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80069ea:	e841 2300 	strex	r3, r2, [r1]
 80069ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80069f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1e1      	bne.n	80069ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3314      	adds	r3, #20
 80069fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3314      	adds	r3, #20
 8006a16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006a1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006a20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006a22:	e841 2300 	strex	r3, r2, [r1]
 8006a26:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1e3      	bne.n	80069f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	330c      	adds	r3, #12
 8006a42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a46:	e853 3f00 	ldrex	r3, [r3]
 8006a4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006a4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a4e:	f023 0310 	bic.w	r3, r3, #16
 8006a52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	330c      	adds	r3, #12
 8006a5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006a60:	65ba      	str	r2, [r7, #88]	; 0x58
 8006a62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006a66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006a68:	e841 2300 	strex	r3, r2, [r1]
 8006a6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006a6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1e3      	bne.n	8006a3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7fb ff63 	bl	8002944 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f8c0 	bl	8006c14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a94:	e099      	b.n	8006bca <HAL_UART_IRQHandler+0x50e>
 8006a96:	bf00      	nop
 8006a98:	08006dcf 	.word	0x08006dcf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f000 808b 	beq.w	8006bce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006ab8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 8086 	beq.w	8006bce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	330c      	adds	r3, #12
 8006ac8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006acc:	e853 3f00 	ldrex	r3, [r3]
 8006ad0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ad4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ad8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	330c      	adds	r3, #12
 8006ae2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006ae6:	647a      	str	r2, [r7, #68]	; 0x44
 8006ae8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006aec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006aee:	e841 2300 	strex	r3, r2, [r1]
 8006af2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1e3      	bne.n	8006ac2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3314      	adds	r3, #20
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b04:	e853 3f00 	ldrex	r3, [r3]
 8006b08:	623b      	str	r3, [r7, #32]
   return(result);
 8006b0a:	6a3b      	ldr	r3, [r7, #32]
 8006b0c:	f023 0301 	bic.w	r3, r3, #1
 8006b10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3314      	adds	r3, #20
 8006b1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006b1e:	633a      	str	r2, [r7, #48]	; 0x30
 8006b20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b26:	e841 2300 	strex	r3, r2, [r1]
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1e3      	bne.n	8006afa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	330c      	adds	r3, #12
 8006b46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	e853 3f00 	ldrex	r3, [r3]
 8006b4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f023 0310 	bic.w	r3, r3, #16
 8006b56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	330c      	adds	r3, #12
 8006b60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006b64:	61fa      	str	r2, [r7, #28]
 8006b66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	69b9      	ldr	r1, [r7, #24]
 8006b6a:	69fa      	ldr	r2, [r7, #28]
 8006b6c:	e841 2300 	strex	r3, r2, [r1]
 8006b70:	617b      	str	r3, [r7, #20]
   return(result);
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e3      	bne.n	8006b40 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f848 	bl	8006c14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b84:	e023      	b.n	8006bce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d009      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x4ea>
 8006b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d003      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f929 	bl	8006df6 <UART_Transmit_IT>
    return;
 8006ba4:	e014      	b.n	8006bd0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00e      	beq.n	8006bd0 <HAL_UART_IRQHandler+0x514>
 8006bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d008      	beq.n	8006bd0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f969 	bl	8006e96 <UART_EndTransmit_IT>
    return;
 8006bc4:	e004      	b.n	8006bd0 <HAL_UART_IRQHandler+0x514>
    return;
 8006bc6:	bf00      	nop
 8006bc8:	e002      	b.n	8006bd0 <HAL_UART_IRQHandler+0x514>
      return;
 8006bca:	bf00      	nop
 8006bcc:	e000      	b.n	8006bd0 <HAL_UART_IRQHandler+0x514>
      return;
 8006bce:	bf00      	nop
  }
}
 8006bd0:	37e8      	adds	r7, #232	; 0xe8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop

08006bd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b090      	sub	sp, #64	; 0x40
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	603b      	str	r3, [r7, #0]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c3c:	e050      	b.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c44:	d04c      	beq.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d007      	beq.n	8006c5c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c4c:	f7fb f950 	bl	8001ef0 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d241      	bcs.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	330c      	adds	r3, #12
 8006c7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c7c:	637a      	str	r2, [r7, #52]	; 0x34
 8006c7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e5      	bne.n	8006c5c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	3314      	adds	r3, #20
 8006c96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	e853 3f00 	ldrex	r3, [r3]
 8006c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	f023 0301 	bic.w	r3, r3, #1
 8006ca6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3314      	adds	r3, #20
 8006cae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006cb0:	623a      	str	r2, [r7, #32]
 8006cb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb4:	69f9      	ldr	r1, [r7, #28]
 8006cb6:	6a3a      	ldr	r2, [r7, #32]
 8006cb8:	e841 2300 	strex	r3, r2, [r1]
 8006cbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1e5      	bne.n	8006c90 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2220      	movs	r2, #32
 8006cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e00f      	b.n	8006d00 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	bf0c      	ite	eq
 8006cf0:	2301      	moveq	r3, #1
 8006cf2:	2300      	movne	r3, #0
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d09f      	beq.n	8006c3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3740      	adds	r7, #64	; 0x40
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b095      	sub	sp, #84	; 0x54
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	330c      	adds	r3, #12
 8006d16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d1a:	e853 3f00 	ldrex	r3, [r3]
 8006d1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	330c      	adds	r3, #12
 8006d2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d30:	643a      	str	r2, [r7, #64]	; 0x40
 8006d32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d36:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e5      	bne.n	8006d10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	3314      	adds	r3, #20
 8006d4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	e853 3f00 	ldrex	r3, [r3]
 8006d52:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f023 0301 	bic.w	r3, r3, #1
 8006d5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3314      	adds	r3, #20
 8006d62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d6c:	e841 2300 	strex	r3, r2, [r1]
 8006d70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e5      	bne.n	8006d44 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d119      	bne.n	8006db4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	330c      	adds	r3, #12
 8006d86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f023 0310 	bic.w	r3, r3, #16
 8006d96:	647b      	str	r3, [r7, #68]	; 0x44
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	330c      	adds	r3, #12
 8006d9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006da0:	61ba      	str	r2, [r7, #24]
 8006da2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6979      	ldr	r1, [r7, #20]
 8006da6:	69ba      	ldr	r2, [r7, #24]
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	613b      	str	r3, [r7, #16]
   return(result);
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e5      	bne.n	8006d80 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006dc2:	bf00      	nop
 8006dc4:	3754      	adds	r7, #84	; 0x54
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b084      	sub	sp, #16
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f7ff ff09 	bl	8006c00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dee:	bf00      	nop
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b085      	sub	sp, #20
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	2b21      	cmp	r3, #33	; 0x21
 8006e08:	d13e      	bne.n	8006e88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e12:	d114      	bne.n	8006e3e <UART_Transmit_IT+0x48>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d110      	bne.n	8006e3e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	881b      	ldrh	r3, [r3, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	1c9a      	adds	r2, r3, #2
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	621a      	str	r2, [r3, #32]
 8006e3c:	e008      	b.n	8006e50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	1c59      	adds	r1, r3, #1
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6211      	str	r1, [r2, #32]
 8006e48:	781a      	ldrb	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	3b01      	subs	r3, #1
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10f      	bne.n	8006e84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68da      	ldr	r2, [r3, #12]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e84:	2300      	movs	r3, #0
 8006e86:	e000      	b.n	8006e8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e88:	2302      	movs	r3, #2
  }
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e96:	b580      	push	{r7, lr}
 8006e98:	b082      	sub	sp, #8
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68da      	ldr	r2, [r3, #12]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7ff fe8e 	bl	8006bd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b08c      	sub	sp, #48	; 0x30
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	2b22      	cmp	r3, #34	; 0x22
 8006ed8:	f040 80ab 	bne.w	8007032 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee4:	d117      	bne.n	8006f16 <UART_Receive_IT+0x50>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d113      	bne.n	8006f16 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f04:	b29a      	uxth	r2, r3
 8006f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f08:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f0e:	1c9a      	adds	r2, r3, #2
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	629a      	str	r2, [r3, #40]	; 0x28
 8006f14:	e026      	b.n	8006f64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f28:	d007      	beq.n	8006f3a <UART_Receive_IT+0x74>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10a      	bne.n	8006f48 <UART_Receive_IT+0x82>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d106      	bne.n	8006f48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	b2da      	uxtb	r2, r3
 8006f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	e008      	b.n	8006f5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f54:	b2da      	uxtb	r2, r3
 8006f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	4619      	mov	r1, r3
 8006f72:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d15a      	bne.n	800702e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f022 0220 	bic.w	r2, r2, #32
 8006f86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68da      	ldr	r2, [r3, #12]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	695a      	ldr	r2, [r3, #20]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 0201 	bic.w	r2, r2, #1
 8006fa6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d135      	bne.n	8007024 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	330c      	adds	r3, #12
 8006fc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f023 0310 	bic.w	r3, r3, #16
 8006fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	330c      	adds	r3, #12
 8006fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fde:	623a      	str	r2, [r7, #32]
 8006fe0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe2:	69f9      	ldr	r1, [r7, #28]
 8006fe4:	6a3a      	ldr	r2, [r7, #32]
 8006fe6:	e841 2300 	strex	r3, r2, [r1]
 8006fea:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1e5      	bne.n	8006fbe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 0310 	and.w	r3, r3, #16
 8006ffc:	2b10      	cmp	r3, #16
 8006ffe:	d10a      	bne.n	8007016 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007000:	2300      	movs	r3, #0
 8007002:	60fb      	str	r3, [r7, #12]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	60fb      	str	r3, [r7, #12]
 8007014:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800701a:	4619      	mov	r1, r3
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f7ff fdf9 	bl	8006c14 <HAL_UARTEx_RxEventCallback>
 8007022:	e002      	b.n	800702a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f7ff fde1 	bl	8006bec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800702a:	2300      	movs	r3, #0
 800702c:	e002      	b.n	8007034 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	e000      	b.n	8007034 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007032:	2302      	movs	r3, #2
  }
}
 8007034:	4618      	mov	r0, r3
 8007036:	3730      	adds	r7, #48	; 0x30
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	b09f      	sub	sp, #124	; 0x7c
 8007042:	af00      	add	r7, sp, #0
 8007044:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007052:	68d9      	ldr	r1, [r3, #12]
 8007054:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	ea40 0301 	orr.w	r3, r0, r1
 800705c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800705e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007060:	689a      	ldr	r2, [r3, #8]
 8007062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	431a      	orrs	r2, r3
 8007068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	431a      	orrs	r2, r3
 800706e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007070:	69db      	ldr	r3, [r3, #28]
 8007072:	4313      	orrs	r3, r2
 8007074:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007080:	f021 010c 	bic.w	r1, r1, #12
 8007084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800708a:	430b      	orrs	r3, r1
 800708c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800708e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	695b      	ldr	r3, [r3, #20]
 8007094:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007098:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800709a:	6999      	ldr	r1, [r3, #24]
 800709c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	ea40 0301 	orr.w	r3, r0, r1
 80070a4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	4bc5      	ldr	r3, [pc, #788]	; (80073c0 <UART_SetConfig+0x384>)
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d004      	beq.n	80070ba <UART_SetConfig+0x7e>
 80070b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	4bc3      	ldr	r3, [pc, #780]	; (80073c4 <UART_SetConfig+0x388>)
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d103      	bne.n	80070c2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80070ba:	f7fc ff6d 	bl	8003f98 <HAL_RCC_GetPCLK2Freq>
 80070be:	6778      	str	r0, [r7, #116]	; 0x74
 80070c0:	e002      	b.n	80070c8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070c2:	f7fc ff55 	bl	8003f70 <HAL_RCC_GetPCLK1Freq>
 80070c6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070ca:	69db      	ldr	r3, [r3, #28]
 80070cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070d0:	f040 80b6 	bne.w	8007240 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070d6:	461c      	mov	r4, r3
 80070d8:	f04f 0500 	mov.w	r5, #0
 80070dc:	4622      	mov	r2, r4
 80070de:	462b      	mov	r3, r5
 80070e0:	1891      	adds	r1, r2, r2
 80070e2:	6439      	str	r1, [r7, #64]	; 0x40
 80070e4:	415b      	adcs	r3, r3
 80070e6:	647b      	str	r3, [r7, #68]	; 0x44
 80070e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80070ec:	1912      	adds	r2, r2, r4
 80070ee:	eb45 0303 	adc.w	r3, r5, r3
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f04f 0100 	mov.w	r1, #0
 80070fa:	00d9      	lsls	r1, r3, #3
 80070fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007100:	00d0      	lsls	r0, r2, #3
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	1911      	adds	r1, r2, r4
 8007108:	6639      	str	r1, [r7, #96]	; 0x60
 800710a:	416b      	adcs	r3, r5
 800710c:	667b      	str	r3, [r7, #100]	; 0x64
 800710e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	461a      	mov	r2, r3
 8007114:	f04f 0300 	mov.w	r3, #0
 8007118:	1891      	adds	r1, r2, r2
 800711a:	63b9      	str	r1, [r7, #56]	; 0x38
 800711c:	415b      	adcs	r3, r3
 800711e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007120:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007124:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007128:	f7f9 f8b2 	bl	8000290 <__aeabi_uldivmod>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4ba5      	ldr	r3, [pc, #660]	; (80073c8 <UART_SetConfig+0x38c>)
 8007132:	fba3 2302 	umull	r2, r3, r3, r2
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	011e      	lsls	r6, r3, #4
 800713a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800713c:	461c      	mov	r4, r3
 800713e:	f04f 0500 	mov.w	r5, #0
 8007142:	4622      	mov	r2, r4
 8007144:	462b      	mov	r3, r5
 8007146:	1891      	adds	r1, r2, r2
 8007148:	6339      	str	r1, [r7, #48]	; 0x30
 800714a:	415b      	adcs	r3, r3
 800714c:	637b      	str	r3, [r7, #52]	; 0x34
 800714e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007152:	1912      	adds	r2, r2, r4
 8007154:	eb45 0303 	adc.w	r3, r5, r3
 8007158:	f04f 0000 	mov.w	r0, #0
 800715c:	f04f 0100 	mov.w	r1, #0
 8007160:	00d9      	lsls	r1, r3, #3
 8007162:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007166:	00d0      	lsls	r0, r2, #3
 8007168:	4602      	mov	r2, r0
 800716a:	460b      	mov	r3, r1
 800716c:	1911      	adds	r1, r2, r4
 800716e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007170:	416b      	adcs	r3, r5
 8007172:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	461a      	mov	r2, r3
 800717a:	f04f 0300 	mov.w	r3, #0
 800717e:	1891      	adds	r1, r2, r2
 8007180:	62b9      	str	r1, [r7, #40]	; 0x28
 8007182:	415b      	adcs	r3, r3
 8007184:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007186:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800718a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800718e:	f7f9 f87f 	bl	8000290 <__aeabi_uldivmod>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	4b8c      	ldr	r3, [pc, #560]	; (80073c8 <UART_SetConfig+0x38c>)
 8007198:	fba3 1302 	umull	r1, r3, r3, r2
 800719c:	095b      	lsrs	r3, r3, #5
 800719e:	2164      	movs	r1, #100	; 0x64
 80071a0:	fb01 f303 	mul.w	r3, r1, r3
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	00db      	lsls	r3, r3, #3
 80071a8:	3332      	adds	r3, #50	; 0x32
 80071aa:	4a87      	ldr	r2, [pc, #540]	; (80073c8 <UART_SetConfig+0x38c>)
 80071ac:	fba2 2303 	umull	r2, r3, r2, r3
 80071b0:	095b      	lsrs	r3, r3, #5
 80071b2:	005b      	lsls	r3, r3, #1
 80071b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071b8:	441e      	add	r6, r3
 80071ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071bc:	4618      	mov	r0, r3
 80071be:	f04f 0100 	mov.w	r1, #0
 80071c2:	4602      	mov	r2, r0
 80071c4:	460b      	mov	r3, r1
 80071c6:	1894      	adds	r4, r2, r2
 80071c8:	623c      	str	r4, [r7, #32]
 80071ca:	415b      	adcs	r3, r3
 80071cc:	627b      	str	r3, [r7, #36]	; 0x24
 80071ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071d2:	1812      	adds	r2, r2, r0
 80071d4:	eb41 0303 	adc.w	r3, r1, r3
 80071d8:	f04f 0400 	mov.w	r4, #0
 80071dc:	f04f 0500 	mov.w	r5, #0
 80071e0:	00dd      	lsls	r5, r3, #3
 80071e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80071e6:	00d4      	lsls	r4, r2, #3
 80071e8:	4622      	mov	r2, r4
 80071ea:	462b      	mov	r3, r5
 80071ec:	1814      	adds	r4, r2, r0
 80071ee:	653c      	str	r4, [r7, #80]	; 0x50
 80071f0:	414b      	adcs	r3, r1
 80071f2:	657b      	str	r3, [r7, #84]	; 0x54
 80071f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	461a      	mov	r2, r3
 80071fa:	f04f 0300 	mov.w	r3, #0
 80071fe:	1891      	adds	r1, r2, r2
 8007200:	61b9      	str	r1, [r7, #24]
 8007202:	415b      	adcs	r3, r3
 8007204:	61fb      	str	r3, [r7, #28]
 8007206:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800720a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800720e:	f7f9 f83f 	bl	8000290 <__aeabi_uldivmod>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4b6c      	ldr	r3, [pc, #432]	; (80073c8 <UART_SetConfig+0x38c>)
 8007218:	fba3 1302 	umull	r1, r3, r3, r2
 800721c:	095b      	lsrs	r3, r3, #5
 800721e:	2164      	movs	r1, #100	; 0x64
 8007220:	fb01 f303 	mul.w	r3, r1, r3
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	3332      	adds	r3, #50	; 0x32
 800722a:	4a67      	ldr	r2, [pc, #412]	; (80073c8 <UART_SetConfig+0x38c>)
 800722c:	fba2 2303 	umull	r2, r3, r2, r3
 8007230:	095b      	lsrs	r3, r3, #5
 8007232:	f003 0207 	and.w	r2, r3, #7
 8007236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4432      	add	r2, r6
 800723c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800723e:	e0b9      	b.n	80073b4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007242:	461c      	mov	r4, r3
 8007244:	f04f 0500 	mov.w	r5, #0
 8007248:	4622      	mov	r2, r4
 800724a:	462b      	mov	r3, r5
 800724c:	1891      	adds	r1, r2, r2
 800724e:	6139      	str	r1, [r7, #16]
 8007250:	415b      	adcs	r3, r3
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007258:	1912      	adds	r2, r2, r4
 800725a:	eb45 0303 	adc.w	r3, r5, r3
 800725e:	f04f 0000 	mov.w	r0, #0
 8007262:	f04f 0100 	mov.w	r1, #0
 8007266:	00d9      	lsls	r1, r3, #3
 8007268:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800726c:	00d0      	lsls	r0, r2, #3
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	eb12 0804 	adds.w	r8, r2, r4
 8007276:	eb43 0905 	adc.w	r9, r3, r5
 800727a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	4618      	mov	r0, r3
 8007280:	f04f 0100 	mov.w	r1, #0
 8007284:	f04f 0200 	mov.w	r2, #0
 8007288:	f04f 0300 	mov.w	r3, #0
 800728c:	008b      	lsls	r3, r1, #2
 800728e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007292:	0082      	lsls	r2, r0, #2
 8007294:	4640      	mov	r0, r8
 8007296:	4649      	mov	r1, r9
 8007298:	f7f8 fffa 	bl	8000290 <__aeabi_uldivmod>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4b49      	ldr	r3, [pc, #292]	; (80073c8 <UART_SetConfig+0x38c>)
 80072a2:	fba3 2302 	umull	r2, r3, r3, r2
 80072a6:	095b      	lsrs	r3, r3, #5
 80072a8:	011e      	lsls	r6, r3, #4
 80072aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072ac:	4618      	mov	r0, r3
 80072ae:	f04f 0100 	mov.w	r1, #0
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	1894      	adds	r4, r2, r2
 80072b8:	60bc      	str	r4, [r7, #8]
 80072ba:	415b      	adcs	r3, r3
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072c2:	1812      	adds	r2, r2, r0
 80072c4:	eb41 0303 	adc.w	r3, r1, r3
 80072c8:	f04f 0400 	mov.w	r4, #0
 80072cc:	f04f 0500 	mov.w	r5, #0
 80072d0:	00dd      	lsls	r5, r3, #3
 80072d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80072d6:	00d4      	lsls	r4, r2, #3
 80072d8:	4622      	mov	r2, r4
 80072da:	462b      	mov	r3, r5
 80072dc:	1814      	adds	r4, r2, r0
 80072de:	64bc      	str	r4, [r7, #72]	; 0x48
 80072e0:	414b      	adcs	r3, r1
 80072e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	4618      	mov	r0, r3
 80072ea:	f04f 0100 	mov.w	r1, #0
 80072ee:	f04f 0200 	mov.w	r2, #0
 80072f2:	f04f 0300 	mov.w	r3, #0
 80072f6:	008b      	lsls	r3, r1, #2
 80072f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80072fc:	0082      	lsls	r2, r0, #2
 80072fe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007302:	f7f8 ffc5 	bl	8000290 <__aeabi_uldivmod>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4b2f      	ldr	r3, [pc, #188]	; (80073c8 <UART_SetConfig+0x38c>)
 800730c:	fba3 1302 	umull	r1, r3, r3, r2
 8007310:	095b      	lsrs	r3, r3, #5
 8007312:	2164      	movs	r1, #100	; 0x64
 8007314:	fb01 f303 	mul.w	r3, r1, r3
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	011b      	lsls	r3, r3, #4
 800731c:	3332      	adds	r3, #50	; 0x32
 800731e:	4a2a      	ldr	r2, [pc, #168]	; (80073c8 <UART_SetConfig+0x38c>)
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	095b      	lsrs	r3, r3, #5
 8007326:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800732a:	441e      	add	r6, r3
 800732c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800732e:	4618      	mov	r0, r3
 8007330:	f04f 0100 	mov.w	r1, #0
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	1894      	adds	r4, r2, r2
 800733a:	603c      	str	r4, [r7, #0]
 800733c:	415b      	adcs	r3, r3
 800733e:	607b      	str	r3, [r7, #4]
 8007340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007344:	1812      	adds	r2, r2, r0
 8007346:	eb41 0303 	adc.w	r3, r1, r3
 800734a:	f04f 0400 	mov.w	r4, #0
 800734e:	f04f 0500 	mov.w	r5, #0
 8007352:	00dd      	lsls	r5, r3, #3
 8007354:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007358:	00d4      	lsls	r4, r2, #3
 800735a:	4622      	mov	r2, r4
 800735c:	462b      	mov	r3, r5
 800735e:	eb12 0a00 	adds.w	sl, r2, r0
 8007362:	eb43 0b01 	adc.w	fp, r3, r1
 8007366:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	4618      	mov	r0, r3
 800736c:	f04f 0100 	mov.w	r1, #0
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	008b      	lsls	r3, r1, #2
 800737a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800737e:	0082      	lsls	r2, r0, #2
 8007380:	4650      	mov	r0, sl
 8007382:	4659      	mov	r1, fp
 8007384:	f7f8 ff84 	bl	8000290 <__aeabi_uldivmod>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4b0e      	ldr	r3, [pc, #56]	; (80073c8 <UART_SetConfig+0x38c>)
 800738e:	fba3 1302 	umull	r1, r3, r3, r2
 8007392:	095b      	lsrs	r3, r3, #5
 8007394:	2164      	movs	r1, #100	; 0x64
 8007396:	fb01 f303 	mul.w	r3, r1, r3
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	3332      	adds	r3, #50	; 0x32
 80073a0:	4a09      	ldr	r2, [pc, #36]	; (80073c8 <UART_SetConfig+0x38c>)
 80073a2:	fba2 2303 	umull	r2, r3, r2, r3
 80073a6:	095b      	lsrs	r3, r3, #5
 80073a8:	f003 020f 	and.w	r2, r3, #15
 80073ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4432      	add	r2, r6
 80073b2:	609a      	str	r2, [r3, #8]
}
 80073b4:	bf00      	nop
 80073b6:	377c      	adds	r7, #124	; 0x7c
 80073b8:	46bd      	mov	sp, r7
 80073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073be:	bf00      	nop
 80073c0:	40011000 	.word	0x40011000
 80073c4:	40011400 	.word	0x40011400
 80073c8:	51eb851f 	.word	0x51eb851f

080073cc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80073cc:	b084      	sub	sp, #16
 80073ce:	b480      	push	{r7}
 80073d0:	b085      	sub	sp, #20
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
 80073d6:	f107 001c 	add.w	r0, r7, #28
 80073da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80073de:	2300      	movs	r3, #0
 80073e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80073e2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80073e4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80073e6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80073e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80073ea:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80073ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80073ee:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80073f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80073f2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80073f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80073f6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007406:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	431a      	orrs	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	b004      	add	sp, #16
 8007420:	4770      	bx	lr

08007422 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007422:	b480      	push	{r7}
 8007424:	b083      	sub	sp, #12
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007430:	4618      	mov	r0, r3
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2203      	movs	r2, #3
 800746a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800746c:	2002      	movs	r0, #2
 800746e:	f7fa fd4b 	bl	8001f08 <HAL_Delay>
  
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3708      	adds	r7, #8
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0303 	and.w	r3, r3, #3
}
 800748c:	4618      	mov	r0, r3
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80074a2:	2300      	movs	r3, #0
 80074a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074b6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80074bc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80074c2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80074d2:	f023 030f 	bic.w	r3, r3, #15
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	431a      	orrs	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3714      	adds	r7, #20
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	b2db      	uxtb	r3, r3
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr

08007506 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007506:	b480      	push	{r7}
 8007508:	b085      	sub	sp, #20
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
 800750e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3314      	adds	r3, #20
 8007514:	461a      	mov	r2, r3
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	4413      	add	r3, r2
 800751a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
}  
 8007520:	4618      	mov	r0, r3
 8007522:	3714      	adds	r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007552:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007558:	431a      	orrs	r2, r3
                       Data->DPSM);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800755e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	4313      	orrs	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800756a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	431a      	orrs	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007576:	2300      	movs	r3, #0

}
 8007578:	4618      	mov	r0, r3
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b088      	sub	sp, #32
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007592:	2310      	movs	r3, #16
 8007594:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007596:	2340      	movs	r3, #64	; 0x40
 8007598:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800759a:	2300      	movs	r3, #0
 800759c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800759e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075a4:	f107 0308 	add.w	r3, r7, #8
 80075a8:	4619      	mov	r1, r3
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7ff ff74 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80075b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80075b4:	2110      	movs	r1, #16
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fa44 	bl	8007a44 <SDMMC_GetCmdResp1>
 80075bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075be:	69fb      	ldr	r3, [r7, #28]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3720      	adds	r7, #32
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b088      	sub	sp, #32
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80075d6:	2311      	movs	r3, #17
 80075d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075da:	2340      	movs	r3, #64	; 0x40
 80075dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075de:	2300      	movs	r3, #0
 80075e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075e8:	f107 0308 	add.w	r3, r7, #8
 80075ec:	4619      	mov	r1, r3
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7ff ff52 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80075f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075f8:	2111      	movs	r1, #17
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 fa22 	bl	8007a44 <SDMMC_GetCmdResp1>
 8007600:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007602:	69fb      	ldr	r3, [r7, #28]
}
 8007604:	4618      	mov	r0, r3
 8007606:	3720      	adds	r7, #32
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b088      	sub	sp, #32
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800761a:	2312      	movs	r3, #18
 800761c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800761e:	2340      	movs	r3, #64	; 0x40
 8007620:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007622:	2300      	movs	r3, #0
 8007624:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800762a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800762c:	f107 0308 	add.w	r3, r7, #8
 8007630:	4619      	mov	r1, r3
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7ff ff30 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007638:	f241 3288 	movw	r2, #5000	; 0x1388
 800763c:	2112      	movs	r1, #18
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fa00 	bl	8007a44 <SDMMC_GetCmdResp1>
 8007644:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007646:	69fb      	ldr	r3, [r7, #28]
}
 8007648:	4618      	mov	r0, r3
 800764a:	3720      	adds	r7, #32
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b088      	sub	sp, #32
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800765e:	2318      	movs	r3, #24
 8007660:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007662:	2340      	movs	r3, #64	; 0x40
 8007664:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007666:	2300      	movs	r3, #0
 8007668:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800766a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800766e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007670:	f107 0308 	add.w	r3, r7, #8
 8007674:	4619      	mov	r1, r3
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7ff ff0e 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800767c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007680:	2118      	movs	r1, #24
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f9de 	bl	8007a44 <SDMMC_GetCmdResp1>
 8007688:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800768a:	69fb      	ldr	r3, [r7, #28]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3720      	adds	r7, #32
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b088      	sub	sp, #32
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80076a2:	2319      	movs	r3, #25
 80076a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076a6:	2340      	movs	r3, #64	; 0x40
 80076a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076aa:	2300      	movs	r3, #0
 80076ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076b4:	f107 0308 	add.w	r3, r7, #8
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff feec 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80076c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076c4:	2119      	movs	r1, #25
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f9bc 	bl	8007a44 <SDMMC_GetCmdResp1>
 80076cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076ce:	69fb      	ldr	r3, [r7, #28]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3720      	adds	r7, #32
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b088      	sub	sp, #32
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80076e4:	230c      	movs	r3, #12
 80076e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076e8:	2340      	movs	r3, #64	; 0x40
 80076ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076ec:	2300      	movs	r3, #0
 80076ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076f6:	f107 0308 	add.w	r3, r7, #8
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f7ff fecb 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007702:	4a05      	ldr	r2, [pc, #20]	; (8007718 <SDMMC_CmdStopTransfer+0x40>)
 8007704:	210c      	movs	r1, #12
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f99c 	bl	8007a44 <SDMMC_GetCmdResp1>
 800770c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800770e:	69fb      	ldr	r3, [r7, #28]
}
 8007710:	4618      	mov	r0, r3
 8007712:	3720      	adds	r7, #32
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}
 8007718:	05f5e100 	.word	0x05f5e100

0800771c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b08a      	sub	sp, #40	; 0x28
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800772c:	2307      	movs	r3, #7
 800772e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007730:	2340      	movs	r3, #64	; 0x40
 8007732:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007734:	2300      	movs	r3, #0
 8007736:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800773c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800773e:	f107 0310 	add.w	r3, r7, #16
 8007742:	4619      	mov	r1, r3
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f7ff fea7 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800774a:	f241 3288 	movw	r2, #5000	; 0x1388
 800774e:	2107      	movs	r1, #7
 8007750:	68f8      	ldr	r0, [r7, #12]
 8007752:	f000 f977 	bl	8007a44 <SDMMC_GetCmdResp1>
 8007756:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800775a:	4618      	mov	r0, r3
 800775c:	3728      	adds	r7, #40	; 0x28
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b088      	sub	sp, #32
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007772:	2300      	movs	r3, #0
 8007774:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007776:	2300      	movs	r3, #0
 8007778:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800777a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800777e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007780:	f107 0308 	add.w	r3, r7, #8
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7ff fe86 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f92d 	bl	80079ec <SDMMC_GetCmdError>
 8007792:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007794:	69fb      	ldr	r3, [r7, #28]
}
 8007796:	4618      	mov	r0, r3
 8007798:	3720      	adds	r7, #32
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800779e:	b580      	push	{r7, lr}
 80077a0:	b088      	sub	sp, #32
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80077a6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80077aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80077ac:	2308      	movs	r3, #8
 80077ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077b0:	2340      	movs	r3, #64	; 0x40
 80077b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077b4:	2300      	movs	r3, #0
 80077b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077be:	f107 0308 	add.w	r3, r7, #8
 80077c2:	4619      	mov	r1, r3
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f7ff fe67 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 fb24 	bl	8007e18 <SDMMC_GetCmdResp7>
 80077d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077d2:	69fb      	ldr	r3, [r7, #28]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3720      	adds	r7, #32
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80077ea:	2337      	movs	r3, #55	; 0x37
 80077ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077ee:	2340      	movs	r3, #64	; 0x40
 80077f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077f2:	2300      	movs	r3, #0
 80077f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077fc:	f107 0308 	add.w	r3, r7, #8
 8007800:	4619      	mov	r1, r3
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7ff fe48 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007808:	f241 3288 	movw	r2, #5000	; 0x1388
 800780c:	2137      	movs	r1, #55	; 0x37
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f918 	bl	8007a44 <SDMMC_GetCmdResp1>
 8007814:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007816:	69fb      	ldr	r3, [r7, #28]
}
 8007818:	4618      	mov	r0, r3
 800781a:	3720      	adds	r7, #32
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b088      	sub	sp, #32
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007830:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007834:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007836:	2329      	movs	r3, #41	; 0x29
 8007838:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800783a:	2340      	movs	r3, #64	; 0x40
 800783c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800783e:	2300      	movs	r3, #0
 8007840:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007846:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007848:	f107 0308 	add.w	r3, r7, #8
 800784c:	4619      	mov	r1, r3
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f7ff fe22 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fa2b 	bl	8007cb0 <SDMMC_GetCmdResp3>
 800785a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800785c:	69fb      	ldr	r3, [r7, #28]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3720      	adds	r7, #32
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}

08007866 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	b088      	sub	sp, #32
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007874:	2306      	movs	r3, #6
 8007876:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007878:	2340      	movs	r3, #64	; 0x40
 800787a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800787c:	2300      	movs	r3, #0
 800787e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007884:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007886:	f107 0308 	add.w	r3, r7, #8
 800788a:	4619      	mov	r1, r3
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7ff fe03 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007892:	f241 3288 	movw	r2, #5000	; 0x1388
 8007896:	2106      	movs	r1, #6
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f8d3 	bl	8007a44 <SDMMC_GetCmdResp1>
 800789e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078a0:	69fb      	ldr	r3, [r7, #28]
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3720      	adds	r7, #32
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b088      	sub	sp, #32
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80078b6:	2333      	movs	r3, #51	; 0x33
 80078b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ba:	2340      	movs	r3, #64	; 0x40
 80078bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078be:	2300      	movs	r3, #0
 80078c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078c8:	f107 0308 	add.w	r3, r7, #8
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff fde2 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80078d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80078d8:	2133      	movs	r1, #51	; 0x33
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f8b2 	bl	8007a44 <SDMMC_GetCmdResp1>
 80078e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078e2:	69fb      	ldr	r3, [r7, #28]
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3720      	adds	r7, #32
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80078f4:	2300      	movs	r3, #0
 80078f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80078f8:	2302      	movs	r3, #2
 80078fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80078fc:	23c0      	movs	r3, #192	; 0xc0
 80078fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007900:	2300      	movs	r3, #0
 8007902:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007908:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800790a:	f107 0308 	add.w	r3, r7, #8
 800790e:	4619      	mov	r1, r3
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f7ff fdc1 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f982 	bl	8007c20 <SDMMC_GetCmdResp2>
 800791c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800791e:	69fb      	ldr	r3, [r7, #28]
}
 8007920:	4618      	mov	r0, r3
 8007922:	3720      	adds	r7, #32
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007936:	2309      	movs	r3, #9
 8007938:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800793a:	23c0      	movs	r3, #192	; 0xc0
 800793c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800793e:	2300      	movs	r3, #0
 8007940:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007946:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007948:	f107 0308 	add.w	r3, r7, #8
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff fda2 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f963 	bl	8007c20 <SDMMC_GetCmdResp2>
 800795a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800795c:	69fb      	ldr	r3, [r7, #28]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3720      	adds	r7, #32
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007966:	b580      	push	{r7, lr}
 8007968:	b088      	sub	sp, #32
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007974:	2303      	movs	r3, #3
 8007976:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007978:	2340      	movs	r3, #64	; 0x40
 800797a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800797c:	2300      	movs	r3, #0
 800797e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007980:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007984:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007986:	f107 0308 	add.w	r3, r7, #8
 800798a:	4619      	mov	r1, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff fd83 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007992:	683a      	ldr	r2, [r7, #0]
 8007994:	2103      	movs	r1, #3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f9c8 	bl	8007d2c <SDMMC_GetCmdResp6>
 800799c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800799e:	69fb      	ldr	r3, [r7, #28]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3720      	adds	r7, #32
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80079b6:	230d      	movs	r3, #13
 80079b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079ba:	2340      	movs	r3, #64	; 0x40
 80079bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079be:	2300      	movs	r3, #0
 80079c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079c8:	f107 0308 	add.w	r3, r7, #8
 80079cc:	4619      	mov	r1, r3
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f7ff fd62 	bl	8007498 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80079d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079d8:	210d      	movs	r1, #13
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f832 	bl	8007a44 <SDMMC_GetCmdResp1>
 80079e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079e2:	69fb      	ldr	r3, [r7, #28]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3720      	adds	r7, #32
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079f4:	4b11      	ldr	r3, [pc, #68]	; (8007a3c <SDMMC_GetCmdError+0x50>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a11      	ldr	r2, [pc, #68]	; (8007a40 <SDMMC_GetCmdError+0x54>)
 80079fa:	fba2 2303 	umull	r2, r3, r2, r3
 80079fe:	0a5b      	lsrs	r3, r3, #9
 8007a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a04:	fb02 f303 	mul.w	r3, r2, r3
 8007a08:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	1e5a      	subs	r2, r3, #1
 8007a0e:	60fa      	str	r2, [r7, #12]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d102      	bne.n	8007a1a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a18:	e009      	b.n	8007a2e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d0f1      	beq.n	8007a0a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	22c5      	movs	r2, #197	; 0xc5
 8007a2a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	20000000 	.word	0x20000000
 8007a40:	10624dd3 	.word	0x10624dd3

08007a44 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	607a      	str	r2, [r7, #4]
 8007a50:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007a52:	4b70      	ldr	r3, [pc, #448]	; (8007c14 <SDMMC_GetCmdResp1+0x1d0>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a70      	ldr	r2, [pc, #448]	; (8007c18 <SDMMC_GetCmdResp1+0x1d4>)
 8007a58:	fba2 2303 	umull	r2, r3, r2, r3
 8007a5c:	0a5a      	lsrs	r2, r3, #9
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	fb02 f303 	mul.w	r3, r2, r3
 8007a64:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	1e5a      	subs	r2, r3, #1
 8007a6a:	61fa      	str	r2, [r7, #28]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d102      	bne.n	8007a76 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a74:	e0c9      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d0ef      	beq.n	8007a66 <SDMMC_GetCmdResp1+0x22>
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1ea      	bne.n	8007a66 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a94:	f003 0304 	and.w	r3, r3, #4
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d004      	beq.n	8007aa6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007aa2:	2304      	movs	r3, #4
 8007aa4:	e0b1      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d004      	beq.n	8007abc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e0a6      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	22c5      	movs	r2, #197	; 0xc5
 8007ac0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f7ff fd12 	bl	80074ec <SDIO_GetCommandResponse>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	461a      	mov	r2, r3
 8007acc:	7afb      	ldrb	r3, [r7, #11]
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d001      	beq.n	8007ad6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e099      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	f7ff fd14 	bl	8007506 <SDIO_GetResponse>
 8007ade:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	4b4e      	ldr	r3, [pc, #312]	; (8007c1c <SDMMC_GetCmdResp1+0x1d8>)
 8007ae4:	4013      	ands	r3, r2
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d101      	bne.n	8007aee <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007aea:	2300      	movs	r3, #0
 8007aec:	e08d      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	da02      	bge.n	8007afa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007af4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007af8:	e087      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d001      	beq.n	8007b08 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007b04:	2340      	movs	r3, #64	; 0x40
 8007b06:	e080      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007b12:	2380      	movs	r3, #128	; 0x80
 8007b14:	e079      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007b20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b24:	e071      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007b30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b34:	e069      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d002      	beq.n	8007b46 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007b40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b44:	e061      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d002      	beq.n	8007b56 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007b50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b54:	e059      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b64:	e051      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d002      	beq.n	8007b76 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007b74:	e049      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007b80:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007b84:	e041      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d002      	beq.n	8007b96 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b94:	e039      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d002      	beq.n	8007ba6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007ba0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007ba4:	e031      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d002      	beq.n	8007bb6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007bb0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007bb4:	e029      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007bc0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bc4:	e021      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d002      	beq.n	8007bd6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007bd0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007bd4:	e019      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007be0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007be4:	e011      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d002      	beq.n	8007bf6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007bf0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007bf4:	e009      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f003 0308 	and.w	r3, r3, #8
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007c00:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007c04:	e001      	b.n	8007c0a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007c06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3720      	adds	r7, #32
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20000000 	.word	0x20000000
 8007c18:	10624dd3 	.word	0x10624dd3
 8007c1c:	fdffe008 	.word	0xfdffe008

08007c20 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c28:	4b1f      	ldr	r3, [pc, #124]	; (8007ca8 <SDMMC_GetCmdResp2+0x88>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a1f      	ldr	r2, [pc, #124]	; (8007cac <SDMMC_GetCmdResp2+0x8c>)
 8007c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c32:	0a5b      	lsrs	r3, r3, #9
 8007c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c38:	fb02 f303 	mul.w	r3, r2, r3
 8007c3c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	1e5a      	subs	r2, r3, #1
 8007c42:	60fa      	str	r2, [r7, #12]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d102      	bne.n	8007c4e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c4c:	e026      	b.n	8007c9c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c52:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d0ef      	beq.n	8007c3e <SDMMC_GetCmdResp2+0x1e>
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1ea      	bne.n	8007c3e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c6c:	f003 0304 	and.w	r3, r3, #4
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d004      	beq.n	8007c7e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2204      	movs	r2, #4
 8007c78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c7a:	2304      	movs	r3, #4
 8007c7c:	e00e      	b.n	8007c9c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c82:	f003 0301 	and.w	r3, r3, #1
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d004      	beq.n	8007c94 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e003      	b.n	8007c9c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	22c5      	movs	r2, #197	; 0xc5
 8007c98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr
 8007ca8:	20000000 	.word	0x20000000
 8007cac:	10624dd3 	.word	0x10624dd3

08007cb0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007cb8:	4b1a      	ldr	r3, [pc, #104]	; (8007d24 <SDMMC_GetCmdResp3+0x74>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a1a      	ldr	r2, [pc, #104]	; (8007d28 <SDMMC_GetCmdResp3+0x78>)
 8007cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc2:	0a5b      	lsrs	r3, r3, #9
 8007cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cc8:	fb02 f303 	mul.w	r3, r2, r3
 8007ccc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	1e5a      	subs	r2, r3, #1
 8007cd2:	60fa      	str	r2, [r7, #12]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d102      	bne.n	8007cde <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007cd8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007cdc:	e01b      	b.n	8007d16 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d0ef      	beq.n	8007cce <SDMMC_GetCmdResp3+0x1e>
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1ea      	bne.n	8007cce <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cfc:	f003 0304 	and.w	r3, r3, #4
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d004      	beq.n	8007d0e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2204      	movs	r2, #4
 8007d08:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d0a:	2304      	movs	r3, #4
 8007d0c:	e003      	b.n	8007d16 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	22c5      	movs	r2, #197	; 0xc5
 8007d12:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3714      	adds	r7, #20
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	20000000 	.word	0x20000000
 8007d28:	10624dd3 	.word	0x10624dd3

08007d2c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b088      	sub	sp, #32
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	460b      	mov	r3, r1
 8007d36:	607a      	str	r2, [r7, #4]
 8007d38:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d3a:	4b35      	ldr	r3, [pc, #212]	; (8007e10 <SDMMC_GetCmdResp6+0xe4>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a35      	ldr	r2, [pc, #212]	; (8007e14 <SDMMC_GetCmdResp6+0xe8>)
 8007d40:	fba2 2303 	umull	r2, r3, r2, r3
 8007d44:	0a5b      	lsrs	r3, r3, #9
 8007d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d4a:	fb02 f303 	mul.w	r3, r2, r3
 8007d4e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	1e5a      	subs	r2, r3, #1
 8007d54:	61fa      	str	r2, [r7, #28]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d102      	bne.n	8007d60 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d5e:	e052      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d64:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d0ef      	beq.n	8007d50 <SDMMC_GetCmdResp6+0x24>
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1ea      	bne.n	8007d50 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d7e:	f003 0304 	and.w	r3, r3, #4
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d004      	beq.n	8007d90 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2204      	movs	r2, #4
 8007d8a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d8c:	2304      	movs	r3, #4
 8007d8e:	e03a      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d004      	beq.n	8007da6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e02f      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f7ff fba0 	bl	80074ec <SDIO_GetCommandResponse>
 8007dac:	4603      	mov	r3, r0
 8007dae:	461a      	mov	r2, r3
 8007db0:	7afb      	ldrb	r3, [r7, #11]
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d001      	beq.n	8007dba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e025      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	22c5      	movs	r2, #197	; 0xc5
 8007dbe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7ff fb9f 	bl	8007506 <SDIO_GetResponse>
 8007dc8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d106      	bne.n	8007de2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	0c1b      	lsrs	r3, r3, #16
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007dde:	2300      	movs	r3, #0
 8007de0:	e011      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d002      	beq.n	8007df2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007dec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007df0:	e009      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e00:	e001      	b.n	8007e06 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007e02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3720      	adds	r7, #32
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000000 	.word	0x20000000
 8007e14:	10624dd3 	.word	0x10624dd3

08007e18 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e20:	4b22      	ldr	r3, [pc, #136]	; (8007eac <SDMMC_GetCmdResp7+0x94>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a22      	ldr	r2, [pc, #136]	; (8007eb0 <SDMMC_GetCmdResp7+0x98>)
 8007e26:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2a:	0a5b      	lsrs	r3, r3, #9
 8007e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e30:	fb02 f303 	mul.w	r3, r2, r3
 8007e34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	1e5a      	subs	r2, r3, #1
 8007e3a:	60fa      	str	r2, [r7, #12]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d102      	bne.n	8007e46 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e44:	e02c      	b.n	8007ea0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0ef      	beq.n	8007e36 <SDMMC_GetCmdResp7+0x1e>
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1ea      	bne.n	8007e36 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e64:	f003 0304 	and.w	r3, r3, #4
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d004      	beq.n	8007e76 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2204      	movs	r2, #4
 8007e70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e72:	2304      	movs	r3, #4
 8007e74:	e014      	b.n	8007ea0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d004      	beq.n	8007e8c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2201      	movs	r2, #1
 8007e86:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e009      	b.n	8007ea0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d002      	beq.n	8007e9e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2240      	movs	r2, #64	; 0x40
 8007e9c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007e9e:	2300      	movs	r3, #0
  
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3714      	adds	r7, #20
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr
 8007eac:	20000000 	.word	0x20000000
 8007eb0:	10624dd3 	.word	0x10624dd3

08007eb4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007eb8:	4904      	ldr	r1, [pc, #16]	; (8007ecc <MX_FATFS_Init+0x18>)
 8007eba:	4805      	ldr	r0, [pc, #20]	; (8007ed0 <MX_FATFS_Init+0x1c>)
 8007ebc:	f003 f92a 	bl	800b114 <FATFS_LinkDriver>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	4b03      	ldr	r3, [pc, #12]	; (8007ed4 <MX_FATFS_Init+0x20>)
 8007ec6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007ec8:	bf00      	nop
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	200007d0 	.word	0x200007d0
 8007ed0:	0800c6ac 	.word	0x0800c6ac
 8007ed4:	200007cc 	.word	0x200007cc

08007ed8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007edc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007ef2:	f000 f896 	bl	8008022 <BSP_SD_IsDetected>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d001      	beq.n	8007f00 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e012      	b.n	8007f26 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007f00:	480b      	ldr	r0, [pc, #44]	; (8007f30 <BSP_SD_Init+0x48>)
 8007f02:	f7fc f85d 	bl	8003fc0 <HAL_SD_Init>
 8007f06:	4603      	mov	r3, r0
 8007f08:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8007f0a:	79fb      	ldrb	r3, [r7, #7]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d109      	bne.n	8007f24 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007f10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007f14:	4806      	ldr	r0, [pc, #24]	; (8007f30 <BSP_SD_Init+0x48>)
 8007f16:	f7fc fe29 	bl	8004b6c <HAL_SD_ConfigWideBusOperation>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d001      	beq.n	8007f24 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007f24:	79fb      	ldrb	r3, [r7, #7]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	200004f8 	.word	0x200004f8

08007f34 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b086      	sub	sp, #24
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007f40:	2300      	movs	r3, #0
 8007f42:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	68f9      	ldr	r1, [r7, #12]
 8007f4a:	4806      	ldr	r0, [pc, #24]	; (8007f64 <BSP_SD_ReadBlocks_DMA+0x30>)
 8007f4c:	f7fc f8e6 	bl	800411c <HAL_SD_ReadBlocks_DMA>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d001      	beq.n	8007f5a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3718      	adds	r7, #24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	200004f8 	.word	0x200004f8

08007f68 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007f74:	2300      	movs	r3, #0
 8007f76:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68ba      	ldr	r2, [r7, #8]
 8007f7c:	68f9      	ldr	r1, [r7, #12]
 8007f7e:	4806      	ldr	r0, [pc, #24]	; (8007f98 <BSP_SD_WriteBlocks_DMA+0x30>)
 8007f80:	f7fc f9ae 	bl	80042e0 <HAL_SD_WriteBlocks_DMA>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	200004f8 	.word	0x200004f8

08007f9c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007fa0:	4805      	ldr	r0, [pc, #20]	; (8007fb8 <BSP_SD_GetCardState+0x1c>)
 8007fa2:	f7fc fe7d 	bl	8004ca0 <HAL_SD_GetCardState>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b04      	cmp	r3, #4
 8007faa:	bf14      	ite	ne
 8007fac:	2301      	movne	r3, #1
 8007fae:	2300      	moveq	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	200004f8 	.word	0x200004f8

08007fbc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007fc4:	6879      	ldr	r1, [r7, #4]
 8007fc6:	4803      	ldr	r0, [pc, #12]	; (8007fd4 <BSP_SD_GetCardInfo+0x18>)
 8007fc8:	f7fc fda4 	bl	8004b14 <HAL_SD_GetCardInfo>
}
 8007fcc:	bf00      	nop
 8007fce:	3708      	adds	r7, #8
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	200004f8 	.word	0x200004f8

08007fd8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8007fe0:	f000 f818 	bl	8008014 <BSP_SD_AbortCallback>
}
 8007fe4:	bf00      	nop
 8007fe6:	3708      	adds	r7, #8
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8007ff4:	f000 f9a8 	bl	8008348 <BSP_SD_WriteCpltCallback>
}
 8007ff8:	bf00      	nop
 8007ffa:	3708      	adds	r7, #8
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8008008:	f000 f9aa 	bl	8008360 <BSP_SD_ReadCpltCallback>
}
 800800c:	bf00      	nop
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008014:	b480      	push	{r7}
 8008016:	af00      	add	r7, sp, #0

}
 8008018:	bf00      	nop
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr

08008022 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008022:	b580      	push	{r7, lr}
 8008024:	b082      	sub	sp, #8
 8008026:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008028:	2301      	movs	r3, #1
 800802a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800802c:	f000 f80c 	bl	8008048 <BSP_PlatformIsDetected>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8008036:	2300      	movs	r3, #0
 8008038:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800803a:	79fb      	ldrb	r3, [r7, #7]
 800803c:	b2db      	uxtb	r3, r3
}
 800803e:	4618      	mov	r0, r3
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
	...

08008048 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800804e:	2301      	movs	r3, #1
 8008050:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008052:	2108      	movs	r1, #8
 8008054:	4806      	ldr	r0, [pc, #24]	; (8008070 <BSP_PlatformIsDetected+0x28>)
 8008056:	f7fb f929 	bl	80032ac <HAL_GPIO_ReadPin>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d001      	beq.n	8008064 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8008060:	2300      	movs	r3, #0
 8008062:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8008064:	79fb      	ldrb	r3, [r7, #7]
}
 8008066:	4618      	mov	r0, r3
 8008068:	3708      	adds	r7, #8
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	40020c00 	.word	0x40020c00

08008074 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800807c:	f7f9 ff38 	bl	8001ef0 <HAL_GetTick>
 8008080:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8008082:	e006      	b.n	8008092 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008084:	f7ff ff8a 	bl	8007f9c <BSP_SD_GetCardState>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800808e:	2300      	movs	r3, #0
 8008090:	e009      	b.n	80080a6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8008092:	f7f9 ff2d 	bl	8001ef0 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d8f0      	bhi.n	8008084 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80080a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
	...

080080b0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	4603      	mov	r3, r0
 80080b8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80080ba:	4b0b      	ldr	r3, [pc, #44]	; (80080e8 <SD_CheckStatus+0x38>)
 80080bc:	2201      	movs	r2, #1
 80080be:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80080c0:	f7ff ff6c 	bl	8007f9c <BSP_SD_GetCardState>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d107      	bne.n	80080da <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80080ca:	4b07      	ldr	r3, [pc, #28]	; (80080e8 <SD_CheckStatus+0x38>)
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	f023 0301 	bic.w	r3, r3, #1
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	4b04      	ldr	r3, [pc, #16]	; (80080e8 <SD_CheckStatus+0x38>)
 80080d8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80080da:	4b03      	ldr	r3, [pc, #12]	; (80080e8 <SD_CheckStatus+0x38>)
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	b2db      	uxtb	r3, r3
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3708      	adds	r7, #8
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}
 80080e8:	20000009 	.word	0x20000009

080080ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b082      	sub	sp, #8
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	4603      	mov	r3, r0
 80080f4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80080f6:	f7ff fef7 	bl	8007ee8 <BSP_SD_Init>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d107      	bne.n	8008110 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8008100:	79fb      	ldrb	r3, [r7, #7]
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff ffd4 	bl	80080b0 <SD_CheckStatus>
 8008108:	4603      	mov	r3, r0
 800810a:	461a      	mov	r2, r3
 800810c:	4b04      	ldr	r3, [pc, #16]	; (8008120 <SD_initialize+0x34>)
 800810e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008110:	4b03      	ldr	r3, [pc, #12]	; (8008120 <SD_initialize+0x34>)
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	b2db      	uxtb	r3, r3
}
 8008116:	4618      	mov	r0, r3
 8008118:	3708      	adds	r7, #8
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20000009 	.word	0x20000009

08008124 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	4603      	mov	r3, r0
 800812c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff ffbd 	bl	80080b0 <SD_CheckStatus>
 8008136:	4603      	mov	r3, r0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3708      	adds	r7, #8
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b086      	sub	sp, #24
 8008144:	af00      	add	r7, sp, #0
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	607a      	str	r2, [r7, #4]
 800814a:	603b      	str	r3, [r7, #0]
 800814c:	4603      	mov	r3, r0
 800814e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008154:	f247 5030 	movw	r0, #30000	; 0x7530
 8008158:	f7ff ff8c 	bl	8008074 <SD_CheckStatusWithTimeout>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	da01      	bge.n	8008166 <SD_read+0x26>
  {
    return res;
 8008162:	7dfb      	ldrb	r3, [r7, #23]
 8008164:	e03b      	b.n	80081de <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008166:	683a      	ldr	r2, [r7, #0]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	68b8      	ldr	r0, [r7, #8]
 800816c:	f7ff fee2 	bl	8007f34 <BSP_SD_ReadBlocks_DMA>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d132      	bne.n	80081dc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008176:	4b1c      	ldr	r3, [pc, #112]	; (80081e8 <SD_read+0xa8>)
 8008178:	2200      	movs	r2, #0
 800817a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800817c:	f7f9 feb8 	bl	8001ef0 <HAL_GetTick>
 8008180:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008182:	bf00      	nop
 8008184:	4b18      	ldr	r3, [pc, #96]	; (80081e8 <SD_read+0xa8>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d108      	bne.n	800819e <SD_read+0x5e>
 800818c:	f7f9 feb0 	bl	8001ef0 <HAL_GetTick>
 8008190:	4602      	mov	r2, r0
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	1ad3      	subs	r3, r2, r3
 8008196:	f247 522f 	movw	r2, #29999	; 0x752f
 800819a:	4293      	cmp	r3, r2
 800819c:	d9f2      	bls.n	8008184 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800819e:	4b12      	ldr	r3, [pc, #72]	; (80081e8 <SD_read+0xa8>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d102      	bne.n	80081ac <SD_read+0x6c>
      {
        res = RES_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	75fb      	strb	r3, [r7, #23]
 80081aa:	e017      	b.n	80081dc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80081ac:	4b0e      	ldr	r3, [pc, #56]	; (80081e8 <SD_read+0xa8>)
 80081ae:	2200      	movs	r2, #0
 80081b0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80081b2:	f7f9 fe9d 	bl	8001ef0 <HAL_GetTick>
 80081b6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80081b8:	e007      	b.n	80081ca <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80081ba:	f7ff feef 	bl	8007f9c <BSP_SD_GetCardState>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d102      	bne.n	80081ca <SD_read+0x8a>
          {
            res = RES_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80081c8:	e008      	b.n	80081dc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80081ca:	f7f9 fe91 	bl	8001ef0 <HAL_GetTick>
 80081ce:	4602      	mov	r2, r0
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	f247 522f 	movw	r2, #29999	; 0x752f
 80081d8:	4293      	cmp	r3, r2
 80081da:	d9ee      	bls.n	80081ba <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3718      	adds	r7, #24
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	20000094 	.word	0x20000094

080081ec <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60b9      	str	r1, [r7, #8]
 80081f4:	607a      	str	r2, [r7, #4]
 80081f6:	603b      	str	r3, [r7, #0]
 80081f8:	4603      	mov	r3, r0
 80081fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8008200:	4b24      	ldr	r3, [pc, #144]	; (8008294 <SD_write+0xa8>)
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008206:	f247 5030 	movw	r0, #30000	; 0x7530
 800820a:	f7ff ff33 	bl	8008074 <SD_CheckStatusWithTimeout>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	da01      	bge.n	8008218 <SD_write+0x2c>
  {
    return res;
 8008214:	7dfb      	ldrb	r3, [r7, #23]
 8008216:	e038      	b.n	800828a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008218:	683a      	ldr	r2, [r7, #0]
 800821a:	6879      	ldr	r1, [r7, #4]
 800821c:	68b8      	ldr	r0, [r7, #8]
 800821e:	f7ff fea3 	bl	8007f68 <BSP_SD_WriteBlocks_DMA>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d12f      	bne.n	8008288 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8008228:	f7f9 fe62 	bl	8001ef0 <HAL_GetTick>
 800822c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800822e:	bf00      	nop
 8008230:	4b18      	ldr	r3, [pc, #96]	; (8008294 <SD_write+0xa8>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d108      	bne.n	800824a <SD_write+0x5e>
 8008238:	f7f9 fe5a 	bl	8001ef0 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	f247 522f 	movw	r2, #29999	; 0x752f
 8008246:	4293      	cmp	r3, r2
 8008248:	d9f2      	bls.n	8008230 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800824a:	4b12      	ldr	r3, [pc, #72]	; (8008294 <SD_write+0xa8>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d102      	bne.n	8008258 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	75fb      	strb	r3, [r7, #23]
 8008256:	e017      	b.n	8008288 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008258:	4b0e      	ldr	r3, [pc, #56]	; (8008294 <SD_write+0xa8>)
 800825a:	2200      	movs	r2, #0
 800825c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800825e:	f7f9 fe47 	bl	8001ef0 <HAL_GetTick>
 8008262:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008264:	e007      	b.n	8008276 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008266:	f7ff fe99 	bl	8007f9c <BSP_SD_GetCardState>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d102      	bne.n	8008276 <SD_write+0x8a>
          {
            res = RES_OK;
 8008270:	2300      	movs	r3, #0
 8008272:	75fb      	strb	r3, [r7, #23]
            break;
 8008274:	e008      	b.n	8008288 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008276:	f7f9 fe3b 	bl	8001ef0 <HAL_GetTick>
 800827a:	4602      	mov	r2, r0
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	f247 522f 	movw	r2, #29999	; 0x752f
 8008284:	4293      	cmp	r3, r2
 8008286:	d9ee      	bls.n	8008266 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8008288:	7dfb      	ldrb	r3, [r7, #23]
}
 800828a:	4618      	mov	r0, r3
 800828c:	3718      	adds	r7, #24
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	20000090 	.word	0x20000090

08008298 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b08c      	sub	sp, #48	; 0x30
 800829c:	af00      	add	r7, sp, #0
 800829e:	4603      	mov	r3, r0
 80082a0:	603a      	str	r2, [r7, #0]
 80082a2:	71fb      	strb	r3, [r7, #7]
 80082a4:	460b      	mov	r3, r1
 80082a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80082ae:	4b25      	ldr	r3, [pc, #148]	; (8008344 <SD_ioctl+0xac>)
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d001      	beq.n	80082c0 <SD_ioctl+0x28>
 80082bc:	2303      	movs	r3, #3
 80082be:	e03c      	b.n	800833a <SD_ioctl+0xa2>

  switch (cmd)
 80082c0:	79bb      	ldrb	r3, [r7, #6]
 80082c2:	2b03      	cmp	r3, #3
 80082c4:	d834      	bhi.n	8008330 <SD_ioctl+0x98>
 80082c6:	a201      	add	r2, pc, #4	; (adr r2, 80082cc <SD_ioctl+0x34>)
 80082c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082cc:	080082dd 	.word	0x080082dd
 80082d0:	080082e5 	.word	0x080082e5
 80082d4:	080082fd 	.word	0x080082fd
 80082d8:	08008317 	.word	0x08008317
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80082e2:	e028      	b.n	8008336 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80082e4:	f107 030c 	add.w	r3, r7, #12
 80082e8:	4618      	mov	r0, r3
 80082ea:	f7ff fe67 	bl	8007fbc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80082ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80082f4:	2300      	movs	r3, #0
 80082f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80082fa:	e01c      	b.n	8008336 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80082fc:	f107 030c 	add.w	r3, r7, #12
 8008300:	4618      	mov	r0, r3
 8008302:	f7ff fe5b 	bl	8007fbc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008308:	b29a      	uxth	r2, r3
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008314:	e00f      	b.n	8008336 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008316:	f107 030c 	add.w	r3, r7, #12
 800831a:	4618      	mov	r0, r3
 800831c:	f7ff fe4e 	bl	8007fbc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008322:	0a5a      	lsrs	r2, r3, #9
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008328:	2300      	movs	r3, #0
 800832a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800832e:	e002      	b.n	8008336 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008330:	2304      	movs	r3, #4
 8008332:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008336:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800833a:	4618      	mov	r0, r3
 800833c:	3730      	adds	r7, #48	; 0x30
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	20000009 	.word	0x20000009

08008348 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008348:	b480      	push	{r7}
 800834a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800834c:	4b03      	ldr	r3, [pc, #12]	; (800835c <BSP_SD_WriteCpltCallback+0x14>)
 800834e:	2201      	movs	r2, #1
 8008350:	601a      	str	r2, [r3, #0]
}
 8008352:	bf00      	nop
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	20000090 	.word	0x20000090

08008360 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008360:	b480      	push	{r7}
 8008362:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008364:	4b03      	ldr	r3, [pc, #12]	; (8008374 <BSP_SD_ReadCpltCallback+0x14>)
 8008366:	2201      	movs	r2, #1
 8008368:	601a      	str	r2, [r3, #0]
}
 800836a:	bf00      	nop
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	20000094 	.word	0x20000094

08008378 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	4603      	mov	r3, r0
 8008380:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008382:	79fb      	ldrb	r3, [r7, #7]
 8008384:	4a08      	ldr	r2, [pc, #32]	; (80083a8 <disk_status+0x30>)
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	4413      	add	r3, r2
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	79fa      	ldrb	r2, [r7, #7]
 8008390:	4905      	ldr	r1, [pc, #20]	; (80083a8 <disk_status+0x30>)
 8008392:	440a      	add	r2, r1
 8008394:	7a12      	ldrb	r2, [r2, #8]
 8008396:	4610      	mov	r0, r2
 8008398:	4798      	blx	r3
 800839a:	4603      	mov	r3, r0
 800839c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800839e:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3710      	adds	r7, #16
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	200002c0 	.word	0x200002c0

080083ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	4603      	mov	r3, r0
 80083b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80083ba:	79fb      	ldrb	r3, [r7, #7]
 80083bc:	4a0d      	ldr	r2, [pc, #52]	; (80083f4 <disk_initialize+0x48>)
 80083be:	5cd3      	ldrb	r3, [r2, r3]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d111      	bne.n	80083e8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80083c4:	79fb      	ldrb	r3, [r7, #7]
 80083c6:	4a0b      	ldr	r2, [pc, #44]	; (80083f4 <disk_initialize+0x48>)
 80083c8:	2101      	movs	r1, #1
 80083ca:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80083cc:	79fb      	ldrb	r3, [r7, #7]
 80083ce:	4a09      	ldr	r2, [pc, #36]	; (80083f4 <disk_initialize+0x48>)
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	79fa      	ldrb	r2, [r7, #7]
 80083da:	4906      	ldr	r1, [pc, #24]	; (80083f4 <disk_initialize+0x48>)
 80083dc:	440a      	add	r2, r1
 80083de:	7a12      	ldrb	r2, [r2, #8]
 80083e0:	4610      	mov	r0, r2
 80083e2:	4798      	blx	r3
 80083e4:	4603      	mov	r3, r0
 80083e6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	200002c0 	.word	0x200002c0

080083f8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80083f8:	b590      	push	{r4, r7, lr}
 80083fa:	b087      	sub	sp, #28
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60b9      	str	r1, [r7, #8]
 8008400:	607a      	str	r2, [r7, #4]
 8008402:	603b      	str	r3, [r7, #0]
 8008404:	4603      	mov	r3, r0
 8008406:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008408:	7bfb      	ldrb	r3, [r7, #15]
 800840a:	4a0a      	ldr	r2, [pc, #40]	; (8008434 <disk_read+0x3c>)
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	4413      	add	r3, r2
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	689c      	ldr	r4, [r3, #8]
 8008414:	7bfb      	ldrb	r3, [r7, #15]
 8008416:	4a07      	ldr	r2, [pc, #28]	; (8008434 <disk_read+0x3c>)
 8008418:	4413      	add	r3, r2
 800841a:	7a18      	ldrb	r0, [r3, #8]
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	68b9      	ldr	r1, [r7, #8]
 8008422:	47a0      	blx	r4
 8008424:	4603      	mov	r3, r0
 8008426:	75fb      	strb	r3, [r7, #23]
  return res;
 8008428:	7dfb      	ldrb	r3, [r7, #23]
}
 800842a:	4618      	mov	r0, r3
 800842c:	371c      	adds	r7, #28
 800842e:	46bd      	mov	sp, r7
 8008430:	bd90      	pop	{r4, r7, pc}
 8008432:	bf00      	nop
 8008434:	200002c0 	.word	0x200002c0

08008438 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008438:	b590      	push	{r4, r7, lr}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	60b9      	str	r1, [r7, #8]
 8008440:	607a      	str	r2, [r7, #4]
 8008442:	603b      	str	r3, [r7, #0]
 8008444:	4603      	mov	r3, r0
 8008446:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008448:	7bfb      	ldrb	r3, [r7, #15]
 800844a:	4a0a      	ldr	r2, [pc, #40]	; (8008474 <disk_write+0x3c>)
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	4413      	add	r3, r2
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	68dc      	ldr	r4, [r3, #12]
 8008454:	7bfb      	ldrb	r3, [r7, #15]
 8008456:	4a07      	ldr	r2, [pc, #28]	; (8008474 <disk_write+0x3c>)
 8008458:	4413      	add	r3, r2
 800845a:	7a18      	ldrb	r0, [r3, #8]
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	68b9      	ldr	r1, [r7, #8]
 8008462:	47a0      	blx	r4
 8008464:	4603      	mov	r3, r0
 8008466:	75fb      	strb	r3, [r7, #23]
  return res;
 8008468:	7dfb      	ldrb	r3, [r7, #23]
}
 800846a:	4618      	mov	r0, r3
 800846c:	371c      	adds	r7, #28
 800846e:	46bd      	mov	sp, r7
 8008470:	bd90      	pop	{r4, r7, pc}
 8008472:	bf00      	nop
 8008474:	200002c0 	.word	0x200002c0

08008478 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	4603      	mov	r3, r0
 8008480:	603a      	str	r2, [r7, #0]
 8008482:	71fb      	strb	r3, [r7, #7]
 8008484:	460b      	mov	r3, r1
 8008486:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008488:	79fb      	ldrb	r3, [r7, #7]
 800848a:	4a09      	ldr	r2, [pc, #36]	; (80084b0 <disk_ioctl+0x38>)
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	79fa      	ldrb	r2, [r7, #7]
 8008496:	4906      	ldr	r1, [pc, #24]	; (80084b0 <disk_ioctl+0x38>)
 8008498:	440a      	add	r2, r1
 800849a:	7a10      	ldrb	r0, [r2, #8]
 800849c:	79b9      	ldrb	r1, [r7, #6]
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	4798      	blx	r3
 80084a2:	4603      	mov	r3, r0
 80084a4:	73fb      	strb	r3, [r7, #15]
  return res;
 80084a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}
 80084b0:	200002c0 	.word	0x200002c0

080084b4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	3301      	adds	r3, #1
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80084c4:	89fb      	ldrh	r3, [r7, #14]
 80084c6:	021b      	lsls	r3, r3, #8
 80084c8:	b21a      	sxth	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	b21b      	sxth	r3, r3
 80084d0:	4313      	orrs	r3, r2
 80084d2:	b21b      	sxth	r3, r3
 80084d4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80084d6:	89fb      	ldrh	r3, [r7, #14]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3714      	adds	r7, #20
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3303      	adds	r3, #3
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	021b      	lsls	r3, r3, #8
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	3202      	adds	r2, #2
 80084fc:	7812      	ldrb	r2, [r2, #0]
 80084fe:	4313      	orrs	r3, r2
 8008500:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	021b      	lsls	r3, r3, #8
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	3201      	adds	r2, #1
 800850a:	7812      	ldrb	r2, [r2, #0]
 800850c:	4313      	orrs	r3, r2
 800850e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	021b      	lsls	r3, r3, #8
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	7812      	ldrb	r2, [r2, #0]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
	return rv;
 800851c:	68fb      	ldr	r3, [r7, #12]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3714      	adds	r7, #20
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800852a:	b480      	push	{r7}
 800852c:	b083      	sub	sp, #12
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	460b      	mov	r3, r1
 8008534:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	887a      	ldrh	r2, [r7, #2]
 800853e:	b2d2      	uxtb	r2, r2
 8008540:	701a      	strb	r2, [r3, #0]
 8008542:	887b      	ldrh	r3, [r7, #2]
 8008544:	0a1b      	lsrs	r3, r3, #8
 8008546:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	1c5a      	adds	r2, r3, #1
 800854c:	607a      	str	r2, [r7, #4]
 800854e:	887a      	ldrh	r2, [r7, #2]
 8008550:	b2d2      	uxtb	r2, r2
 8008552:	701a      	strb	r2, [r3, #0]
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	1c5a      	adds	r2, r3, #1
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	683a      	ldr	r2, [r7, #0]
 8008572:	b2d2      	uxtb	r2, r2
 8008574:	701a      	strb	r2, [r3, #0]
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	0a1b      	lsrs	r3, r3, #8
 800857a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	607a      	str	r2, [r7, #4]
 8008582:	683a      	ldr	r2, [r7, #0]
 8008584:	b2d2      	uxtb	r2, r2
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	0a1b      	lsrs	r3, r3, #8
 800858c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	1c5a      	adds	r2, r3, #1
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	683a      	ldr	r2, [r7, #0]
 8008596:	b2d2      	uxtb	r2, r2
 8008598:	701a      	strb	r2, [r3, #0]
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	0a1b      	lsrs	r3, r3, #8
 800859e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	1c5a      	adds	r2, r3, #1
 80085a4:	607a      	str	r2, [r7, #4]
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	b2d2      	uxtb	r2, r2
 80085aa:	701a      	strb	r2, [r3, #0]
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80085b8:	b480      	push	{r7}
 80085ba:	b087      	sub	sp, #28
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00d      	beq.n	80085ee <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	1c53      	adds	r3, r2, #1
 80085d6:	613b      	str	r3, [r7, #16]
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	1c59      	adds	r1, r3, #1
 80085dc:	6179      	str	r1, [r7, #20]
 80085de:	7812      	ldrb	r2, [r2, #0]
 80085e0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	3b01      	subs	r3, #1
 80085e6:	607b      	str	r3, [r7, #4]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1f1      	bne.n	80085d2 <mem_cpy+0x1a>
	}
}
 80085ee:	bf00      	nop
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80085fa:	b480      	push	{r7}
 80085fc:	b087      	sub	sp, #28
 80085fe:	af00      	add	r7, sp, #0
 8008600:	60f8      	str	r0, [r7, #12]
 8008602:	60b9      	str	r1, [r7, #8]
 8008604:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	1c5a      	adds	r2, r3, #1
 800860e:	617a      	str	r2, [r7, #20]
 8008610:	68ba      	ldr	r2, [r7, #8]
 8008612:	b2d2      	uxtb	r2, r2
 8008614:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	3b01      	subs	r3, #1
 800861a:	607b      	str	r3, [r7, #4]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1f3      	bne.n	800860a <mem_set+0x10>
}
 8008622:	bf00      	nop
 8008624:	bf00      	nop
 8008626:	371c      	adds	r7, #28
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008630:	b480      	push	{r7}
 8008632:	b089      	sub	sp, #36	; 0x24
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	61fb      	str	r3, [r7, #28]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008644:	2300      	movs	r3, #0
 8008646:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	61fa      	str	r2, [r7, #28]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	4619      	mov	r1, r3
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	61ba      	str	r2, [r7, #24]
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	1acb      	subs	r3, r1, r3
 800865c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	3b01      	subs	r3, #1
 8008662:	607b      	str	r3, [r7, #4]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d002      	beq.n	8008670 <mem_cmp+0x40>
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d0eb      	beq.n	8008648 <mem_cmp+0x18>

	return r;
 8008670:	697b      	ldr	r3, [r7, #20]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3724      	adds	r7, #36	; 0x24
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr

0800867e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800867e:	b480      	push	{r7}
 8008680:	b083      	sub	sp, #12
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
 8008686:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008688:	e002      	b.n	8008690 <chk_chr+0x12>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	3301      	adds	r3, #1
 800868e:	607b      	str	r3, [r7, #4]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d005      	beq.n	80086a4 <chk_chr+0x26>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	461a      	mov	r2, r3
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d1f2      	bne.n	800868a <chk_chr+0xc>
	return *str;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	781b      	ldrb	r3, [r3, #0]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80086be:	2300      	movs	r3, #0
 80086c0:	60bb      	str	r3, [r7, #8]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	60fb      	str	r3, [r7, #12]
 80086c6:	e029      	b.n	800871c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80086c8:	4a27      	ldr	r2, [pc, #156]	; (8008768 <chk_lock+0xb4>)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	011b      	lsls	r3, r3, #4
 80086ce:	4413      	add	r3, r2
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d01d      	beq.n	8008712 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80086d6:	4a24      	ldr	r2, [pc, #144]	; (8008768 <chk_lock+0xb4>)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	011b      	lsls	r3, r3, #4
 80086dc:	4413      	add	r3, r2
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d116      	bne.n	8008716 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80086e8:	4a1f      	ldr	r2, [pc, #124]	; (8008768 <chk_lock+0xb4>)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	011b      	lsls	r3, r3, #4
 80086ee:	4413      	add	r3, r2
 80086f0:	3304      	adds	r3, #4
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d10c      	bne.n	8008716 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80086fc:	4a1a      	ldr	r2, [pc, #104]	; (8008768 <chk_lock+0xb4>)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	4413      	add	r3, r2
 8008704:	3308      	adds	r3, #8
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800870c:	429a      	cmp	r2, r3
 800870e:	d102      	bne.n	8008716 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008710:	e007      	b.n	8008722 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008712:	2301      	movs	r3, #1
 8008714:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3301      	adds	r3, #1
 800871a:	60fb      	str	r3, [r7, #12]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d9d2      	bls.n	80086c8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b02      	cmp	r3, #2
 8008726:	d109      	bne.n	800873c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d102      	bne.n	8008734 <chk_lock+0x80>
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2b02      	cmp	r3, #2
 8008732:	d101      	bne.n	8008738 <chk_lock+0x84>
 8008734:	2300      	movs	r3, #0
 8008736:	e010      	b.n	800875a <chk_lock+0xa6>
 8008738:	2312      	movs	r3, #18
 800873a:	e00e      	b.n	800875a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d108      	bne.n	8008754 <chk_lock+0xa0>
 8008742:	4a09      	ldr	r2, [pc, #36]	; (8008768 <chk_lock+0xb4>)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	4413      	add	r3, r2
 800874a:	330c      	adds	r3, #12
 800874c:	881b      	ldrh	r3, [r3, #0]
 800874e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008752:	d101      	bne.n	8008758 <chk_lock+0xa4>
 8008754:	2310      	movs	r3, #16
 8008756:	e000      	b.n	800875a <chk_lock+0xa6>
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3714      	adds	r7, #20
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	200000a0 	.word	0x200000a0

0800876c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008772:	2300      	movs	r3, #0
 8008774:	607b      	str	r3, [r7, #4]
 8008776:	e002      	b.n	800877e <enq_lock+0x12>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	3301      	adds	r3, #1
 800877c:	607b      	str	r3, [r7, #4]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d806      	bhi.n	8008792 <enq_lock+0x26>
 8008784:	4a09      	ldr	r2, [pc, #36]	; (80087ac <enq_lock+0x40>)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	011b      	lsls	r3, r3, #4
 800878a:	4413      	add	r3, r2
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1f2      	bne.n	8008778 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2b02      	cmp	r3, #2
 8008796:	bf14      	ite	ne
 8008798:	2301      	movne	r3, #1
 800879a:	2300      	moveq	r3, #0
 800879c:	b2db      	uxtb	r3, r3
}
 800879e:	4618      	mov	r0, r3
 80087a0:	370c      	adds	r7, #12
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	200000a0 	.word	0x200000a0

080087b0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
 80087be:	e01f      	b.n	8008800 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80087c0:	4a41      	ldr	r2, [pc, #260]	; (80088c8 <inc_lock+0x118>)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	011b      	lsls	r3, r3, #4
 80087c6:	4413      	add	r3, r2
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d113      	bne.n	80087fa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80087d2:	4a3d      	ldr	r2, [pc, #244]	; (80088c8 <inc_lock+0x118>)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	011b      	lsls	r3, r3, #4
 80087d8:	4413      	add	r3, r2
 80087da:	3304      	adds	r3, #4
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d109      	bne.n	80087fa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80087e6:	4a38      	ldr	r2, [pc, #224]	; (80088c8 <inc_lock+0x118>)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	011b      	lsls	r3, r3, #4
 80087ec:	4413      	add	r3, r2
 80087ee:	3308      	adds	r3, #8
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d006      	beq.n	8008808 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	3301      	adds	r3, #1
 80087fe:	60fb      	str	r3, [r7, #12]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2b01      	cmp	r3, #1
 8008804:	d9dc      	bls.n	80087c0 <inc_lock+0x10>
 8008806:	e000      	b.n	800880a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008808:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2b02      	cmp	r3, #2
 800880e:	d132      	bne.n	8008876 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008810:	2300      	movs	r3, #0
 8008812:	60fb      	str	r3, [r7, #12]
 8008814:	e002      	b.n	800881c <inc_lock+0x6c>
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d806      	bhi.n	8008830 <inc_lock+0x80>
 8008822:	4a29      	ldr	r2, [pc, #164]	; (80088c8 <inc_lock+0x118>)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	011b      	lsls	r3, r3, #4
 8008828:	4413      	add	r3, r2
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1f2      	bne.n	8008816 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b02      	cmp	r3, #2
 8008834:	d101      	bne.n	800883a <inc_lock+0x8a>
 8008836:	2300      	movs	r3, #0
 8008838:	e040      	b.n	80088bc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	4922      	ldr	r1, [pc, #136]	; (80088c8 <inc_lock+0x118>)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	011b      	lsls	r3, r3, #4
 8008844:	440b      	add	r3, r1
 8008846:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	689a      	ldr	r2, [r3, #8]
 800884c:	491e      	ldr	r1, [pc, #120]	; (80088c8 <inc_lock+0x118>)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	011b      	lsls	r3, r3, #4
 8008852:	440b      	add	r3, r1
 8008854:	3304      	adds	r3, #4
 8008856:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	695a      	ldr	r2, [r3, #20]
 800885c:	491a      	ldr	r1, [pc, #104]	; (80088c8 <inc_lock+0x118>)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	011b      	lsls	r3, r3, #4
 8008862:	440b      	add	r3, r1
 8008864:	3308      	adds	r3, #8
 8008866:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008868:	4a17      	ldr	r2, [pc, #92]	; (80088c8 <inc_lock+0x118>)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	011b      	lsls	r3, r3, #4
 800886e:	4413      	add	r3, r2
 8008870:	330c      	adds	r3, #12
 8008872:	2200      	movs	r2, #0
 8008874:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d009      	beq.n	8008890 <inc_lock+0xe0>
 800887c:	4a12      	ldr	r2, [pc, #72]	; (80088c8 <inc_lock+0x118>)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	4413      	add	r3, r2
 8008884:	330c      	adds	r3, #12
 8008886:	881b      	ldrh	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d001      	beq.n	8008890 <inc_lock+0xe0>
 800888c:	2300      	movs	r3, #0
 800888e:	e015      	b.n	80088bc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d108      	bne.n	80088a8 <inc_lock+0xf8>
 8008896:	4a0c      	ldr	r2, [pc, #48]	; (80088c8 <inc_lock+0x118>)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	011b      	lsls	r3, r3, #4
 800889c:	4413      	add	r3, r2
 800889e:	330c      	adds	r3, #12
 80088a0:	881b      	ldrh	r3, [r3, #0]
 80088a2:	3301      	adds	r3, #1
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	e001      	b.n	80088ac <inc_lock+0xfc>
 80088a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80088ac:	4906      	ldr	r1, [pc, #24]	; (80088c8 <inc_lock+0x118>)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	440b      	add	r3, r1
 80088b4:	330c      	adds	r3, #12
 80088b6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	3301      	adds	r3, #1
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr
 80088c8:	200000a0 	.word	0x200000a0

080088cc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	3b01      	subs	r3, #1
 80088d8:	607b      	str	r3, [r7, #4]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d825      	bhi.n	800892c <dec_lock+0x60>
		n = Files[i].ctr;
 80088e0:	4a17      	ldr	r2, [pc, #92]	; (8008940 <dec_lock+0x74>)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	011b      	lsls	r3, r3, #4
 80088e6:	4413      	add	r3, r2
 80088e8:	330c      	adds	r3, #12
 80088ea:	881b      	ldrh	r3, [r3, #0]
 80088ec:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80088ee:	89fb      	ldrh	r3, [r7, #14]
 80088f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f4:	d101      	bne.n	80088fa <dec_lock+0x2e>
 80088f6:	2300      	movs	r3, #0
 80088f8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80088fa:	89fb      	ldrh	r3, [r7, #14]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <dec_lock+0x3a>
 8008900:	89fb      	ldrh	r3, [r7, #14]
 8008902:	3b01      	subs	r3, #1
 8008904:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008906:	4a0e      	ldr	r2, [pc, #56]	; (8008940 <dec_lock+0x74>)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	011b      	lsls	r3, r3, #4
 800890c:	4413      	add	r3, r2
 800890e:	330c      	adds	r3, #12
 8008910:	89fa      	ldrh	r2, [r7, #14]
 8008912:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008914:	89fb      	ldrh	r3, [r7, #14]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d105      	bne.n	8008926 <dec_lock+0x5a>
 800891a:	4a09      	ldr	r2, [pc, #36]	; (8008940 <dec_lock+0x74>)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	011b      	lsls	r3, r3, #4
 8008920:	4413      	add	r3, r2
 8008922:	2200      	movs	r2, #0
 8008924:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008926:	2300      	movs	r3, #0
 8008928:	737b      	strb	r3, [r7, #13]
 800892a:	e001      	b.n	8008930 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800892c:	2302      	movs	r3, #2
 800892e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008930:	7b7b      	ldrb	r3, [r7, #13]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	200000a0 	.word	0x200000a0

08008944 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800894c:	2300      	movs	r3, #0
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e010      	b.n	8008974 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008952:	4a0d      	ldr	r2, [pc, #52]	; (8008988 <clear_lock+0x44>)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	011b      	lsls	r3, r3, #4
 8008958:	4413      	add	r3, r2
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	429a      	cmp	r2, r3
 8008960:	d105      	bne.n	800896e <clear_lock+0x2a>
 8008962:	4a09      	ldr	r2, [pc, #36]	; (8008988 <clear_lock+0x44>)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	011b      	lsls	r3, r3, #4
 8008968:	4413      	add	r3, r2
 800896a:	2200      	movs	r2, #0
 800896c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3301      	adds	r3, #1
 8008972:	60fb      	str	r3, [r7, #12]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2b01      	cmp	r3, #1
 8008978:	d9eb      	bls.n	8008952 <clear_lock+0xe>
	}
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	3714      	adds	r7, #20
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr
 8008988:	200000a0 	.word	0x200000a0

0800898c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b086      	sub	sp, #24
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008994:	2300      	movs	r3, #0
 8008996:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	78db      	ldrb	r3, [r3, #3]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d034      	beq.n	8008a0a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	7858      	ldrb	r0, [r3, #1]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80089b0:	2301      	movs	r3, #1
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	f7ff fd40 	bl	8008438 <disk_write>
 80089b8:	4603      	mov	r3, r0
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d002      	beq.n	80089c4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80089be:	2301      	movs	r3, #1
 80089c0:	73fb      	strb	r3, [r7, #15]
 80089c2:	e022      	b.n	8008a0a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ce:	697a      	ldr	r2, [r7, #20]
 80089d0:	1ad2      	subs	r2, r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	69db      	ldr	r3, [r3, #28]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d217      	bcs.n	8008a0a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	789b      	ldrb	r3, [r3, #2]
 80089de:	613b      	str	r3, [r7, #16]
 80089e0:	e010      	b.n	8008a04 <sync_window+0x78>
					wsect += fs->fsize;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	697a      	ldr	r2, [r7, #20]
 80089e8:	4413      	add	r3, r2
 80089ea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	7858      	ldrb	r0, [r3, #1]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80089f6:	2301      	movs	r3, #1
 80089f8:	697a      	ldr	r2, [r7, #20]
 80089fa:	f7ff fd1d 	bl	8008438 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	613b      	str	r3, [r7, #16]
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d8eb      	bhi.n	80089e2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3718      	adds	r7, #24
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d01b      	beq.n	8008a64 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff ffad 	bl	800898c <sync_window>
 8008a32:	4603      	mov	r3, r0
 8008a34:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008a36:	7bfb      	ldrb	r3, [r7, #15]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d113      	bne.n	8008a64 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	7858      	ldrb	r0, [r3, #1]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008a46:	2301      	movs	r3, #1
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	f7ff fcd5 	bl	80083f8 <disk_read>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d004      	beq.n	8008a5e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008a54:	f04f 33ff 	mov.w	r3, #4294967295
 8008a58:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8008a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f7ff ff87 	bl	800898c <sync_window>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008a82:	7bfb      	ldrb	r3, [r7, #15]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d158      	bne.n	8008b3a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b03      	cmp	r3, #3
 8008a8e:	d148      	bne.n	8008b22 <sync_fs+0xb2>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	791b      	ldrb	r3, [r3, #4]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d144      	bne.n	8008b22 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	3334      	adds	r3, #52	; 0x34
 8008a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7ff fda9 	bl	80085fa <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3334      	adds	r3, #52	; 0x34
 8008aac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ab0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f7ff fd38 	bl	800852a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	3334      	adds	r3, #52	; 0x34
 8008abe:	4921      	ldr	r1, [pc, #132]	; (8008b44 <sync_fs+0xd4>)
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7ff fd4d 	bl	8008560 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	3334      	adds	r3, #52	; 0x34
 8008aca:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008ace:	491e      	ldr	r1, [pc, #120]	; (8008b48 <sync_fs+0xd8>)
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7ff fd45 	bl	8008560 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	3334      	adds	r3, #52	; 0x34
 8008ada:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	695b      	ldr	r3, [r3, #20]
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	f7ff fd3b 	bl	8008560 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	3334      	adds	r3, #52	; 0x34
 8008aee:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	4619      	mov	r1, r3
 8008af8:	4610      	mov	r0, r2
 8008afa:	f7ff fd31 	bl	8008560 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a1b      	ldr	r3, [r3, #32]
 8008b02:	1c5a      	adds	r2, r3, #1
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7858      	ldrb	r0, [r3, #1]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b16:	2301      	movs	r3, #1
 8008b18:	f7ff fc8e 	bl	8008438 <disk_write>
			fs->fsi_flag = 0;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	785b      	ldrb	r3, [r3, #1]
 8008b26:	2200      	movs	r2, #0
 8008b28:	2100      	movs	r1, #0
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7ff fca4 	bl	8008478 <disk_ioctl>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <sync_fs+0xca>
 8008b36:	2301      	movs	r3, #1
 8008b38:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	41615252 	.word	0x41615252
 8008b48:	61417272 	.word	0x61417272

08008b4c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	3b02      	subs	r3, #2
 8008b5a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	699b      	ldr	r3, [r3, #24]
 8008b60:	3b02      	subs	r3, #2
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d301      	bcc.n	8008b6c <clust2sect+0x20>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	e008      	b.n	8008b7e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	895b      	ldrh	r3, [r3, #10]
 8008b70:	461a      	mov	r2, r3
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	fb03 f202 	mul.w	r2, r3, r2
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7c:	4413      	add	r3, r2
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	370c      	adds	r7, #12
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr

08008b8a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b086      	sub	sp, #24
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
 8008b92:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d904      	bls.n	8008baa <get_fat+0x20>
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	699b      	ldr	r3, [r3, #24]
 8008ba4:	683a      	ldr	r2, [r7, #0]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d302      	bcc.n	8008bb0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008baa:	2301      	movs	r3, #1
 8008bac:	617b      	str	r3, [r7, #20]
 8008bae:	e08f      	b.n	8008cd0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bb4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	d062      	beq.n	8008c84 <get_fat+0xfa>
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	dc7c      	bgt.n	8008cbc <get_fat+0x132>
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d002      	beq.n	8008bcc <get_fat+0x42>
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d042      	beq.n	8008c50 <get_fat+0xc6>
 8008bca:	e077      	b.n	8008cbc <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	085b      	lsrs	r3, r3, #1
 8008bd4:	68fa      	ldr	r2, [r7, #12]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	0a5b      	lsrs	r3, r3, #9
 8008be2:	4413      	add	r3, r2
 8008be4:	4619      	mov	r1, r3
 8008be6:	6938      	ldr	r0, [r7, #16]
 8008be8:	f7ff ff14 	bl	8008a14 <move_window>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d167      	bne.n	8008cc2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	1c5a      	adds	r2, r3, #1
 8008bf6:	60fa      	str	r2, [r7, #12]
 8008bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bfc:	693a      	ldr	r2, [r7, #16]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008c04:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	0a5b      	lsrs	r3, r3, #9
 8008c0e:	4413      	add	r3, r2
 8008c10:	4619      	mov	r1, r3
 8008c12:	6938      	ldr	r0, [r7, #16]
 8008c14:	f7ff fefe 	bl	8008a14 <move_window>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d153      	bne.n	8008cc6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c24:	693a      	ldr	r2, [r7, #16]
 8008c26:	4413      	add	r3, r2
 8008c28:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008c2c:	021b      	lsls	r3, r3, #8
 8008c2e:	461a      	mov	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d002      	beq.n	8008c46 <get_fat+0xbc>
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	091b      	lsrs	r3, r3, #4
 8008c44:	e002      	b.n	8008c4c <get_fat+0xc2>
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c4c:	617b      	str	r3, [r7, #20]
			break;
 8008c4e:	e03f      	b.n	8008cd0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	0a1b      	lsrs	r3, r3, #8
 8008c58:	4413      	add	r3, r2
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6938      	ldr	r0, [r7, #16]
 8008c5e:	f7ff fed9 	bl	8008a14 <move_window>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d130      	bne.n	8008cca <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	005b      	lsls	r3, r3, #1
 8008c72:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008c76:	4413      	add	r3, r2
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7ff fc1b 	bl	80084b4 <ld_word>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	617b      	str	r3, [r7, #20]
			break;
 8008c82:	e025      	b.n	8008cd0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	09db      	lsrs	r3, r3, #7
 8008c8c:	4413      	add	r3, r2
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6938      	ldr	r0, [r7, #16]
 8008c92:	f7ff febf 	bl	8008a14 <move_window>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d118      	bne.n	8008cce <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008caa:	4413      	add	r3, r2
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7ff fc19 	bl	80084e4 <ld_dword>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008cb8:	617b      	str	r3, [r7, #20]
			break;
 8008cba:	e009      	b.n	8008cd0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	617b      	str	r3, [r7, #20]
 8008cc0:	e006      	b.n	8008cd0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008cc2:	bf00      	nop
 8008cc4:	e004      	b.n	8008cd0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008cc6:	bf00      	nop
 8008cc8:	e002      	b.n	8008cd0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008cca:	bf00      	nop
 8008ccc:	e000      	b.n	8008cd0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008cce:	bf00      	nop
		}
	}

	return val;
 8008cd0:	697b      	ldr	r3, [r7, #20]
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3718      	adds	r7, #24
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008cda:	b590      	push	{r4, r7, lr}
 8008cdc:	b089      	sub	sp, #36	; 0x24
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	60f8      	str	r0, [r7, #12]
 8008ce2:	60b9      	str	r1, [r7, #8]
 8008ce4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	f240 80d2 	bls.w	8008e96 <put_fat+0x1bc>
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	699b      	ldr	r3, [r3, #24]
 8008cf6:	68ba      	ldr	r2, [r7, #8]
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	f080 80cc 	bcs.w	8008e96 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	2b03      	cmp	r3, #3
 8008d04:	f000 8096 	beq.w	8008e34 <put_fat+0x15a>
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	f300 80cd 	bgt.w	8008ea8 <put_fat+0x1ce>
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d002      	beq.n	8008d18 <put_fat+0x3e>
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d06e      	beq.n	8008df4 <put_fat+0x11a>
 8008d16:	e0c7      	b.n	8008ea8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	61bb      	str	r3, [r7, #24]
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	085b      	lsrs	r3, r3, #1
 8008d20:	69ba      	ldr	r2, [r7, #24]
 8008d22:	4413      	add	r3, r2
 8008d24:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	0a5b      	lsrs	r3, r3, #9
 8008d2e:	4413      	add	r3, r2
 8008d30:	4619      	mov	r1, r3
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7ff fe6e 	bl	8008a14 <move_window>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008d3c:	7ffb      	ldrb	r3, [r7, #31]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f040 80ab 	bne.w	8008e9a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	1c59      	adds	r1, r3, #1
 8008d4e:	61b9      	str	r1, [r7, #24]
 8008d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d54:	4413      	add	r3, r2
 8008d56:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	f003 0301 	and.w	r3, r3, #1
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00d      	beq.n	8008d7e <put_fat+0xa4>
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	b25b      	sxtb	r3, r3
 8008d68:	f003 030f 	and.w	r3, r3, #15
 8008d6c:	b25a      	sxtb	r2, r3
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	011b      	lsls	r3, r3, #4
 8008d74:	b25b      	sxtb	r3, r3
 8008d76:	4313      	orrs	r3, r2
 8008d78:	b25b      	sxtb	r3, r3
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	e001      	b.n	8008d82 <put_fat+0xa8>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	697a      	ldr	r2, [r7, #20]
 8008d84:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2201      	movs	r2, #1
 8008d8a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d90:	69bb      	ldr	r3, [r7, #24]
 8008d92:	0a5b      	lsrs	r3, r3, #9
 8008d94:	4413      	add	r3, r2
 8008d96:	4619      	mov	r1, r3
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f7ff fe3b 	bl	8008a14 <move_window>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008da2:	7ffb      	ldrb	r3, [r7, #31]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d17a      	bne.n	8008e9e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008db4:	4413      	add	r3, r2
 8008db6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <put_fat+0xf0>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	091b      	lsrs	r3, r3, #4
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	e00e      	b.n	8008de8 <put_fat+0x10e>
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	b25b      	sxtb	r3, r3
 8008dd0:	f023 030f 	bic.w	r3, r3, #15
 8008dd4:	b25a      	sxtb	r2, r3
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	0a1b      	lsrs	r3, r3, #8
 8008dda:	b25b      	sxtb	r3, r3
 8008ddc:	f003 030f 	and.w	r3, r3, #15
 8008de0:	b25b      	sxtb	r3, r3
 8008de2:	4313      	orrs	r3, r2
 8008de4:	b25b      	sxtb	r3, r3
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2201      	movs	r2, #1
 8008df0:	70da      	strb	r2, [r3, #3]
			break;
 8008df2:	e059      	b.n	8008ea8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	0a1b      	lsrs	r3, r3, #8
 8008dfc:	4413      	add	r3, r2
 8008dfe:	4619      	mov	r1, r3
 8008e00:	68f8      	ldr	r0, [r7, #12]
 8008e02:	f7ff fe07 	bl	8008a14 <move_window>
 8008e06:	4603      	mov	r3, r0
 8008e08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e0a:	7ffb      	ldrb	r3, [r7, #31]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d148      	bne.n	8008ea2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	005b      	lsls	r3, r3, #1
 8008e1a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008e1e:	4413      	add	r3, r2
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	b292      	uxth	r2, r2
 8008e24:	4611      	mov	r1, r2
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7ff fb7f 	bl	800852a <st_word>
			fs->wflag = 1;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	70da      	strb	r2, [r3, #3]
			break;
 8008e32:	e039      	b.n	8008ea8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	09db      	lsrs	r3, r3, #7
 8008e3c:	4413      	add	r3, r2
 8008e3e:	4619      	mov	r1, r3
 8008e40:	68f8      	ldr	r0, [r7, #12]
 8008e42:	f7ff fde7 	bl	8008a14 <move_window>
 8008e46:	4603      	mov	r3, r0
 8008e48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e4a:	7ffb      	ldrb	r3, [r7, #31]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d12a      	bne.n	8008ea6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008e64:	4413      	add	r3, r2
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7ff fb3c 	bl	80084e4 <ld_dword>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008e72:	4323      	orrs	r3, r4
 8008e74:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	009b      	lsls	r3, r3, #2
 8008e80:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008e84:	4413      	add	r3, r2
 8008e86:	6879      	ldr	r1, [r7, #4]
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7ff fb69 	bl	8008560 <st_dword>
			fs->wflag = 1;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2201      	movs	r2, #1
 8008e92:	70da      	strb	r2, [r3, #3]
			break;
 8008e94:	e008      	b.n	8008ea8 <put_fat+0x1ce>
		}
	}
 8008e96:	bf00      	nop
 8008e98:	e006      	b.n	8008ea8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008e9a:	bf00      	nop
 8008e9c:	e004      	b.n	8008ea8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008e9e:	bf00      	nop
 8008ea0:	e002      	b.n	8008ea8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008ea2:	bf00      	nop
 8008ea4:	e000      	b.n	8008ea8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008ea6:	bf00      	nop
	return res;
 8008ea8:	7ffb      	ldrb	r3, [r7, #31]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3724      	adds	r7, #36	; 0x24
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd90      	pop	{r4, r7, pc}

08008eb2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b088      	sub	sp, #32
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	60f8      	str	r0, [r7, #12]
 8008eba:	60b9      	str	r1, [r7, #8]
 8008ebc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d904      	bls.n	8008ed8 <remove_chain+0x26>
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d301      	bcc.n	8008edc <remove_chain+0x2a>
 8008ed8:	2302      	movs	r3, #2
 8008eda:	e04b      	b.n	8008f74 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d00c      	beq.n	8008efc <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee6:	6879      	ldr	r1, [r7, #4]
 8008ee8:	69b8      	ldr	r0, [r7, #24]
 8008eea:	f7ff fef6 	bl	8008cda <put_fat>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008ef2:	7ffb      	ldrb	r3, [r7, #31]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d001      	beq.n	8008efc <remove_chain+0x4a>
 8008ef8:	7ffb      	ldrb	r3, [r7, #31]
 8008efa:	e03b      	b.n	8008f74 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008efc:	68b9      	ldr	r1, [r7, #8]
 8008efe:	68f8      	ldr	r0, [r7, #12]
 8008f00:	f7ff fe43 	bl	8008b8a <get_fat>
 8008f04:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d031      	beq.n	8008f70 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d101      	bne.n	8008f16 <remove_chain+0x64>
 8008f12:	2302      	movs	r3, #2
 8008f14:	e02e      	b.n	8008f74 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f1c:	d101      	bne.n	8008f22 <remove_chain+0x70>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e028      	b.n	8008f74 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008f22:	2200      	movs	r2, #0
 8008f24:	68b9      	ldr	r1, [r7, #8]
 8008f26:	69b8      	ldr	r0, [r7, #24]
 8008f28:	f7ff fed7 	bl	8008cda <put_fat>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008f30:	7ffb      	ldrb	r3, [r7, #31]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <remove_chain+0x88>
 8008f36:	7ffb      	ldrb	r3, [r7, #31]
 8008f38:	e01c      	b.n	8008f74 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	695a      	ldr	r2, [r3, #20]
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	3b02      	subs	r3, #2
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d20b      	bcs.n	8008f60 <remove_chain+0xae>
			fs->free_clst++;
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	695b      	ldr	r3, [r3, #20]
 8008f4c:	1c5a      	adds	r2, r3, #1
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	791b      	ldrb	r3, [r3, #4]
 8008f56:	f043 0301 	orr.w	r3, r3, #1
 8008f5a:	b2da      	uxtb	r2, r3
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	68ba      	ldr	r2, [r7, #8]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d3c6      	bcc.n	8008efc <remove_chain+0x4a>
 8008f6e:	e000      	b.n	8008f72 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008f70:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3720      	adds	r7, #32
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10d      	bne.n	8008fae <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d004      	beq.n	8008fa8 <create_chain+0x2c>
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	699b      	ldr	r3, [r3, #24]
 8008fa2:	69ba      	ldr	r2, [r7, #24]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d31b      	bcc.n	8008fe0 <create_chain+0x64>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	61bb      	str	r3, [r7, #24]
 8008fac:	e018      	b.n	8008fe0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f7ff fdea 	bl	8008b8a <get_fat>
 8008fb6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d801      	bhi.n	8008fc2 <create_chain+0x46>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e070      	b.n	80090a4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc8:	d101      	bne.n	8008fce <create_chain+0x52>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	e06a      	b.n	80090a4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	699b      	ldr	r3, [r3, #24]
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d201      	bcs.n	8008fdc <create_chain+0x60>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	e063      	b.n	80090a4 <create_chain+0x128>
		scl = clst;
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	699b      	ldr	r3, [r3, #24]
 8008fee:	69fa      	ldr	r2, [r7, #28]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d307      	bcc.n	8009004 <create_chain+0x88>
				ncl = 2;
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008ff8:	69fa      	ldr	r2, [r7, #28]
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d901      	bls.n	8009004 <create_chain+0x88>
 8009000:	2300      	movs	r3, #0
 8009002:	e04f      	b.n	80090a4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009004:	69f9      	ldr	r1, [r7, #28]
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7ff fdbf 	bl	8008b8a <get_fat>
 800900c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00e      	beq.n	8009032 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d003      	beq.n	8009022 <create_chain+0xa6>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009020:	d101      	bne.n	8009026 <create_chain+0xaa>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	e03e      	b.n	80090a4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009026:	69fa      	ldr	r2, [r7, #28]
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	429a      	cmp	r2, r3
 800902c:	d1da      	bne.n	8008fe4 <create_chain+0x68>
 800902e:	2300      	movs	r3, #0
 8009030:	e038      	b.n	80090a4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009032:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009034:	f04f 32ff 	mov.w	r2, #4294967295
 8009038:	69f9      	ldr	r1, [r7, #28]
 800903a:	6938      	ldr	r0, [r7, #16]
 800903c:	f7ff fe4d 	bl	8008cda <put_fat>
 8009040:	4603      	mov	r3, r0
 8009042:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009044:	7dfb      	ldrb	r3, [r7, #23]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d109      	bne.n	800905e <create_chain+0xe2>
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d006      	beq.n	800905e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009050:	69fa      	ldr	r2, [r7, #28]
 8009052:	6839      	ldr	r1, [r7, #0]
 8009054:	6938      	ldr	r0, [r7, #16]
 8009056:	f7ff fe40 	bl	8008cda <put_fat>
 800905a:	4603      	mov	r3, r0
 800905c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800905e:	7dfb      	ldrb	r3, [r7, #23]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d116      	bne.n	8009092 <create_chain+0x116>
		fs->last_clst = ncl;
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	695a      	ldr	r2, [r3, #20]
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	3b02      	subs	r3, #2
 8009074:	429a      	cmp	r2, r3
 8009076:	d804      	bhi.n	8009082 <create_chain+0x106>
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	695b      	ldr	r3, [r3, #20]
 800907c:	1e5a      	subs	r2, r3, #1
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	791b      	ldrb	r3, [r3, #4]
 8009086:	f043 0301 	orr.w	r3, r3, #1
 800908a:	b2da      	uxtb	r2, r3
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	711a      	strb	r2, [r3, #4]
 8009090:	e007      	b.n	80090a2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009092:	7dfb      	ldrb	r3, [r7, #23]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d102      	bne.n	800909e <create_chain+0x122>
 8009098:	f04f 33ff 	mov.w	r3, #4294967295
 800909c:	e000      	b.n	80090a0 <create_chain+0x124>
 800909e:	2301      	movs	r3, #1
 80090a0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80090a2:	69fb      	ldr	r3, [r7, #28]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3720      	adds	r7, #32
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b087      	sub	sp, #28
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c0:	3304      	adds	r3, #4
 80090c2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	0a5b      	lsrs	r3, r3, #9
 80090c8:	68fa      	ldr	r2, [r7, #12]
 80090ca:	8952      	ldrh	r2, [r2, #10]
 80090cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80090d0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	1d1a      	adds	r2, r3, #4
 80090d6:	613a      	str	r2, [r7, #16]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <clmt_clust+0x3a>
 80090e2:	2300      	movs	r3, #0
 80090e4:	e010      	b.n	8009108 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80090e6:	697a      	ldr	r2, [r7, #20]
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d307      	bcc.n	80090fe <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80090ee:	697a      	ldr	r2, [r7, #20]
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	1ad3      	subs	r3, r2, r3
 80090f4:	617b      	str	r3, [r7, #20]
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	3304      	adds	r3, #4
 80090fa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80090fc:	e7e9      	b.n	80090d2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80090fe:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	4413      	add	r3, r2
}
 8009108:	4618      	mov	r0, r3
 800910a:	371c      	adds	r7, #28
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr

08009114 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800912a:	d204      	bcs.n	8009136 <dir_sdi+0x22>
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	f003 031f 	and.w	r3, r3, #31
 8009132:	2b00      	cmp	r3, #0
 8009134:	d001      	beq.n	800913a <dir_sdi+0x26>
		return FR_INT_ERR;
 8009136:	2302      	movs	r3, #2
 8009138:	e063      	b.n	8009202 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	683a      	ldr	r2, [r7, #0]
 800913e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d106      	bne.n	800915a <dir_sdi+0x46>
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	2b02      	cmp	r3, #2
 8009152:	d902      	bls.n	800915a <dir_sdi+0x46>
		clst = fs->dirbase;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009158:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d10c      	bne.n	800917a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	095b      	lsrs	r3, r3, #5
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	8912      	ldrh	r2, [r2, #8]
 8009168:	4293      	cmp	r3, r2
 800916a:	d301      	bcc.n	8009170 <dir_sdi+0x5c>
 800916c:	2302      	movs	r3, #2
 800916e:	e048      	b.n	8009202 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	61da      	str	r2, [r3, #28]
 8009178:	e029      	b.n	80091ce <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	895b      	ldrh	r3, [r3, #10]
 800917e:	025b      	lsls	r3, r3, #9
 8009180:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009182:	e019      	b.n	80091b8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6979      	ldr	r1, [r7, #20]
 8009188:	4618      	mov	r0, r3
 800918a:	f7ff fcfe 	bl	8008b8a <get_fat>
 800918e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009196:	d101      	bne.n	800919c <dir_sdi+0x88>
 8009198:	2301      	movs	r3, #1
 800919a:	e032      	b.n	8009202 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d904      	bls.n	80091ac <dir_sdi+0x98>
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d301      	bcc.n	80091b0 <dir_sdi+0x9c>
 80091ac:	2302      	movs	r3, #2
 80091ae:	e028      	b.n	8009202 <dir_sdi+0xee>
			ofs -= csz;
 80091b0:	683a      	ldr	r2, [r7, #0]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80091b8:	683a      	ldr	r2, [r7, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	429a      	cmp	r2, r3
 80091be:	d2e1      	bcs.n	8009184 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80091c0:	6979      	ldr	r1, [r7, #20]
 80091c2:	6938      	ldr	r0, [r7, #16]
 80091c4:	f7ff fcc2 	bl	8008b4c <clust2sect>
 80091c8:	4602      	mov	r2, r0
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	69db      	ldr	r3, [r3, #28]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d101      	bne.n	80091e0 <dir_sdi+0xcc>
 80091dc:	2302      	movs	r3, #2
 80091de:	e010      	b.n	8009202 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	69da      	ldr	r2, [r3, #28]
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	0a5b      	lsrs	r3, r3, #9
 80091e8:	441a      	add	r2, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091fa:	441a      	add	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	3718      	adds	r7, #24
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b086      	sub	sp, #24
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
 8009212:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	3320      	adds	r3, #32
 8009220:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	69db      	ldr	r3, [r3, #28]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d003      	beq.n	8009232 <dir_next+0x28>
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009230:	d301      	bcc.n	8009236 <dir_next+0x2c>
 8009232:	2304      	movs	r3, #4
 8009234:	e0aa      	b.n	800938c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800923c:	2b00      	cmp	r3, #0
 800923e:	f040 8098 	bne.w	8009372 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	69db      	ldr	r3, [r3, #28]
 8009246:	1c5a      	adds	r2, r3, #1
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	699b      	ldr	r3, [r3, #24]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d10b      	bne.n	800926c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	095b      	lsrs	r3, r3, #5
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	8912      	ldrh	r2, [r2, #8]
 800925c:	4293      	cmp	r3, r2
 800925e:	f0c0 8088 	bcc.w	8009372 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	61da      	str	r2, [r3, #28]
 8009268:	2304      	movs	r3, #4
 800926a:	e08f      	b.n	800938c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	0a5b      	lsrs	r3, r3, #9
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	8952      	ldrh	r2, [r2, #10]
 8009274:	3a01      	subs	r2, #1
 8009276:	4013      	ands	r3, r2
 8009278:	2b00      	cmp	r3, #0
 800927a:	d17a      	bne.n	8009372 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	699b      	ldr	r3, [r3, #24]
 8009282:	4619      	mov	r1, r3
 8009284:	4610      	mov	r0, r2
 8009286:	f7ff fc80 	bl	8008b8a <get_fat>
 800928a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	2b01      	cmp	r3, #1
 8009290:	d801      	bhi.n	8009296 <dir_next+0x8c>
 8009292:	2302      	movs	r3, #2
 8009294:	e07a      	b.n	800938c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929c:	d101      	bne.n	80092a2 <dir_next+0x98>
 800929e:	2301      	movs	r3, #1
 80092a0:	e074      	b.n	800938c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d358      	bcc.n	800935e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d104      	bne.n	80092bc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	61da      	str	r2, [r3, #28]
 80092b8:	2304      	movs	r3, #4
 80092ba:	e067      	b.n	800938c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	4619      	mov	r1, r3
 80092c4:	4610      	mov	r0, r2
 80092c6:	f7ff fe59 	bl	8008f7c <create_chain>
 80092ca:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d101      	bne.n	80092d6 <dir_next+0xcc>
 80092d2:	2307      	movs	r3, #7
 80092d4:	e05a      	b.n	800938c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d101      	bne.n	80092e0 <dir_next+0xd6>
 80092dc:	2302      	movs	r3, #2
 80092de:	e055      	b.n	800938c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e6:	d101      	bne.n	80092ec <dir_next+0xe2>
 80092e8:	2301      	movs	r3, #1
 80092ea:	e04f      	b.n	800938c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80092ec:	68f8      	ldr	r0, [r7, #12]
 80092ee:	f7ff fb4d 	bl	800898c <sync_window>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d001      	beq.n	80092fc <dir_next+0xf2>
 80092f8:	2301      	movs	r3, #1
 80092fa:	e047      	b.n	800938c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	3334      	adds	r3, #52	; 0x34
 8009300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009304:	2100      	movs	r1, #0
 8009306:	4618      	mov	r0, r3
 8009308:	f7ff f977 	bl	80085fa <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800930c:	2300      	movs	r3, #0
 800930e:	613b      	str	r3, [r7, #16]
 8009310:	6979      	ldr	r1, [r7, #20]
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f7ff fc1a 	bl	8008b4c <clust2sect>
 8009318:	4602      	mov	r2, r0
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	631a      	str	r2, [r3, #48]	; 0x30
 800931e:	e012      	b.n	8009346 <dir_next+0x13c>
						fs->wflag = 1;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2201      	movs	r2, #1
 8009324:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7ff fb30 	bl	800898c <sync_window>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d001      	beq.n	8009336 <dir_next+0x12c>
 8009332:	2301      	movs	r3, #1
 8009334:	e02a      	b.n	800938c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	3301      	adds	r3, #1
 800933a:	613b      	str	r3, [r7, #16]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009340:	1c5a      	adds	r2, r3, #1
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	631a      	str	r2, [r3, #48]	; 0x30
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	895b      	ldrh	r3, [r3, #10]
 800934a:	461a      	mov	r2, r3
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	4293      	cmp	r3, r2
 8009350:	d3e6      	bcc.n	8009320 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	1ad2      	subs	r2, r2, r3
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009364:	6979      	ldr	r1, [r7, #20]
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f7ff fbf0 	bl	8008b4c <clust2sect>
 800936c:	4602      	mov	r2, r0
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009384:	441a      	add	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3718      	adds	r7, #24
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b086      	sub	sp, #24
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80093a4:	2100      	movs	r1, #0
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7ff feb4 	bl	8009114 <dir_sdi>
 80093ac:	4603      	mov	r3, r0
 80093ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80093b0:	7dfb      	ldrb	r3, [r7, #23]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d12b      	bne.n	800940e <dir_alloc+0x7a>
		n = 0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	4619      	mov	r1, r3
 80093c0:	68f8      	ldr	r0, [r7, #12]
 80093c2:	f7ff fb27 	bl	8008a14 <move_window>
 80093c6:	4603      	mov	r3, r0
 80093c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80093ca:	7dfb      	ldrb	r3, [r7, #23]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d11d      	bne.n	800940c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	2be5      	cmp	r3, #229	; 0xe5
 80093d8:	d004      	beq.n	80093e4 <dir_alloc+0x50>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d107      	bne.n	80093f4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	3301      	adds	r3, #1
 80093e8:	613b      	str	r3, [r7, #16]
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d102      	bne.n	80093f8 <dir_alloc+0x64>
 80093f2:	e00c      	b.n	800940e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80093f4:	2300      	movs	r3, #0
 80093f6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80093f8:	2101      	movs	r1, #1
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f7ff ff05 	bl	800920a <dir_next>
 8009400:	4603      	mov	r3, r0
 8009402:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009404:	7dfb      	ldrb	r3, [r7, #23]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d0d7      	beq.n	80093ba <dir_alloc+0x26>
 800940a:	e000      	b.n	800940e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800940c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800940e:	7dfb      	ldrb	r3, [r7, #23]
 8009410:	2b04      	cmp	r3, #4
 8009412:	d101      	bne.n	8009418 <dir_alloc+0x84>
 8009414:	2307      	movs	r3, #7
 8009416:	75fb      	strb	r3, [r7, #23]
	return res;
 8009418:	7dfb      	ldrb	r3, [r7, #23]
}
 800941a:	4618      	mov	r0, r3
 800941c:	3718      	adds	r7, #24
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}

08009422 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b084      	sub	sp, #16
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	331a      	adds	r3, #26
 8009430:	4618      	mov	r0, r3
 8009432:	f7ff f83f 	bl	80084b4 <ld_word>
 8009436:	4603      	mov	r3, r0
 8009438:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	2b03      	cmp	r3, #3
 8009440:	d109      	bne.n	8009456 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	3314      	adds	r3, #20
 8009446:	4618      	mov	r0, r3
 8009448:	f7ff f834 	bl	80084b4 <ld_word>
 800944c:	4603      	mov	r3, r0
 800944e:	041b      	lsls	r3, r3, #16
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	4313      	orrs	r3, r2
 8009454:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009456:	68fb      	ldr	r3, [r7, #12]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	331a      	adds	r3, #26
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	b292      	uxth	r2, r2
 8009474:	4611      	mov	r1, r2
 8009476:	4618      	mov	r0, r3
 8009478:	f7ff f857 	bl	800852a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	2b03      	cmp	r3, #3
 8009482:	d109      	bne.n	8009498 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f103 0214 	add.w	r2, r3, #20
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	0c1b      	lsrs	r3, r3, #16
 800948e:	b29b      	uxth	r3, r3
 8009490:	4619      	mov	r1, r3
 8009492:	4610      	mov	r0, r2
 8009494:	f7ff f849 	bl	800852a <st_word>
	}
}
 8009498:	bf00      	nop
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80094a0:	b590      	push	{r4, r7, lr}
 80094a2:	b087      	sub	sp, #28
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	331a      	adds	r3, #26
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7ff f800 	bl	80084b4 <ld_word>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <cmp_lfn+0x1e>
 80094ba:	2300      	movs	r3, #0
 80094bc:	e059      	b.n	8009572 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80094c6:	1e5a      	subs	r2, r3, #1
 80094c8:	4613      	mov	r3, r2
 80094ca:	005b      	lsls	r3, r3, #1
 80094cc:	4413      	add	r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	4413      	add	r3, r2
 80094d2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80094d4:	2301      	movs	r3, #1
 80094d6:	81fb      	strh	r3, [r7, #14]
 80094d8:	2300      	movs	r3, #0
 80094da:	613b      	str	r3, [r7, #16]
 80094dc:	e033      	b.n	8009546 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80094de:	4a27      	ldr	r2, [pc, #156]	; (800957c <cmp_lfn+0xdc>)
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	4413      	add	r3, r2
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	4413      	add	r3, r2
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7fe ffe1 	bl	80084b4 <ld_word>
 80094f2:	4603      	mov	r3, r0
 80094f4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80094f6:	89fb      	ldrh	r3, [r7, #14]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d01a      	beq.n	8009532 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	2bfe      	cmp	r3, #254	; 0xfe
 8009500:	d812      	bhi.n	8009528 <cmp_lfn+0x88>
 8009502:	89bb      	ldrh	r3, [r7, #12]
 8009504:	4618      	mov	r0, r3
 8009506:	f001 fe51 	bl	800b1ac <ff_wtoupper>
 800950a:	4603      	mov	r3, r0
 800950c:	461c      	mov	r4, r3
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	617a      	str	r2, [r7, #20]
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	4413      	add	r3, r2
 800951a:	881b      	ldrh	r3, [r3, #0]
 800951c:	4618      	mov	r0, r3
 800951e:	f001 fe45 	bl	800b1ac <ff_wtoupper>
 8009522:	4603      	mov	r3, r0
 8009524:	429c      	cmp	r4, r3
 8009526:	d001      	beq.n	800952c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009528:	2300      	movs	r3, #0
 800952a:	e022      	b.n	8009572 <cmp_lfn+0xd2>
			}
			wc = uc;
 800952c:	89bb      	ldrh	r3, [r7, #12]
 800952e:	81fb      	strh	r3, [r7, #14]
 8009530:	e006      	b.n	8009540 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009532:	89bb      	ldrh	r3, [r7, #12]
 8009534:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009538:	4293      	cmp	r3, r2
 800953a:	d001      	beq.n	8009540 <cmp_lfn+0xa0>
 800953c:	2300      	movs	r3, #0
 800953e:	e018      	b.n	8009572 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	3301      	adds	r3, #1
 8009544:	613b      	str	r3, [r7, #16]
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	2b0c      	cmp	r3, #12
 800954a:	d9c8      	bls.n	80094de <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009554:	2b00      	cmp	r3, #0
 8009556:	d00b      	beq.n	8009570 <cmp_lfn+0xd0>
 8009558:	89fb      	ldrh	r3, [r7, #14]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d008      	beq.n	8009570 <cmp_lfn+0xd0>
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	005b      	lsls	r3, r3, #1
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	4413      	add	r3, r2
 8009566:	881b      	ldrh	r3, [r3, #0]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d001      	beq.n	8009570 <cmp_lfn+0xd0>
 800956c:	2300      	movs	r3, #0
 800956e:	e000      	b.n	8009572 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009570:	2301      	movs	r3, #1
}
 8009572:	4618      	mov	r0, r3
 8009574:	371c      	adds	r7, #28
 8009576:	46bd      	mov	sp, r7
 8009578:	bd90      	pop	{r4, r7, pc}
 800957a:	bf00      	nop
 800957c:	0800c740 	.word	0x0800c740

08009580 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b088      	sub	sp, #32
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	4611      	mov	r1, r2
 800958c:	461a      	mov	r2, r3
 800958e:	460b      	mov	r3, r1
 8009590:	71fb      	strb	r3, [r7, #7]
 8009592:	4613      	mov	r3, r2
 8009594:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	330d      	adds	r3, #13
 800959a:	79ba      	ldrb	r2, [r7, #6]
 800959c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	330b      	adds	r3, #11
 80095a2:	220f      	movs	r2, #15
 80095a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	330c      	adds	r3, #12
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	331a      	adds	r3, #26
 80095b2:	2100      	movs	r1, #0
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7fe ffb8 	bl	800852a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80095ba:	79fb      	ldrb	r3, [r7, #7]
 80095bc:	1e5a      	subs	r2, r3, #1
 80095be:	4613      	mov	r3, r2
 80095c0:	005b      	lsls	r3, r3, #1
 80095c2:	4413      	add	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4413      	add	r3, r2
 80095c8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80095ca:	2300      	movs	r3, #0
 80095cc:	82fb      	strh	r3, [r7, #22]
 80095ce:	2300      	movs	r3, #0
 80095d0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80095d2:	8afb      	ldrh	r3, [r7, #22]
 80095d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80095d8:	4293      	cmp	r3, r2
 80095da:	d007      	beq.n	80095ec <put_lfn+0x6c>
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	61fa      	str	r2, [r7, #28]
 80095e2:	005b      	lsls	r3, r3, #1
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	4413      	add	r3, r2
 80095e8:	881b      	ldrh	r3, [r3, #0]
 80095ea:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80095ec:	4a17      	ldr	r2, [pc, #92]	; (800964c <put_lfn+0xcc>)
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	4413      	add	r3, r2
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	461a      	mov	r2, r3
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	4413      	add	r3, r2
 80095fa:	8afa      	ldrh	r2, [r7, #22]
 80095fc:	4611      	mov	r1, r2
 80095fe:	4618      	mov	r0, r3
 8009600:	f7fe ff93 	bl	800852a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009604:	8afb      	ldrh	r3, [r7, #22]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d102      	bne.n	8009610 <put_lfn+0x90>
 800960a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800960e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	3301      	adds	r3, #1
 8009614:	61bb      	str	r3, [r7, #24]
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	2b0c      	cmp	r3, #12
 800961a:	d9da      	bls.n	80095d2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800961c:	8afb      	ldrh	r3, [r7, #22]
 800961e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009622:	4293      	cmp	r3, r2
 8009624:	d006      	beq.n	8009634 <put_lfn+0xb4>
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	4413      	add	r3, r2
 800962e:	881b      	ldrh	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d103      	bne.n	800963c <put_lfn+0xbc>
 8009634:	79fb      	ldrb	r3, [r7, #7]
 8009636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800963a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	79fa      	ldrb	r2, [r7, #7]
 8009640:	701a      	strb	r2, [r3, #0]
}
 8009642:	bf00      	nop
 8009644:	3720      	adds	r7, #32
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	0800c740 	.word	0x0800c740

08009650 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b08c      	sub	sp, #48	; 0x30
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
 800965c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800965e:	220b      	movs	r2, #11
 8009660:	68b9      	ldr	r1, [r7, #8]
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f7fe ffa8 	bl	80085b8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	2b05      	cmp	r3, #5
 800966c:	d92b      	bls.n	80096c6 <gen_numname+0x76>
		sr = seq;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009672:	e022      	b.n	80096ba <gen_numname+0x6a>
			wc = *lfn++;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	1c9a      	adds	r2, r3, #2
 8009678:	607a      	str	r2, [r7, #4]
 800967a:	881b      	ldrh	r3, [r3, #0]
 800967c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800967e:	2300      	movs	r3, #0
 8009680:	62bb      	str	r3, [r7, #40]	; 0x28
 8009682:	e017      	b.n	80096b4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	005a      	lsls	r2, r3, #1
 8009688:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	4413      	add	r3, r2
 8009690:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009692:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009694:	085b      	lsrs	r3, r3, #1
 8009696:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d005      	beq.n	80096ae <gen_numname+0x5e>
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80096a8:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80096ac:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80096ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b0:	3301      	adds	r3, #1
 80096b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b6:	2b0f      	cmp	r3, #15
 80096b8:	d9e4      	bls.n	8009684 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	881b      	ldrh	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1d8      	bne.n	8009674 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80096c6:	2307      	movs	r3, #7
 80096c8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	f003 030f 	and.w	r3, r3, #15
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	3330      	adds	r3, #48	; 0x30
 80096d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80096da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80096de:	2b39      	cmp	r3, #57	; 0x39
 80096e0:	d904      	bls.n	80096ec <gen_numname+0x9c>
 80096e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80096e6:	3307      	adds	r3, #7
 80096e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80096ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ee:	1e5a      	subs	r2, r3, #1
 80096f0:	62ba      	str	r2, [r7, #40]	; 0x28
 80096f2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80096f6:	4413      	add	r3, r2
 80096f8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80096fc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	091b      	lsrs	r3, r3, #4
 8009704:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1de      	bne.n	80096ca <gen_numname+0x7a>
	ns[i] = '~';
 800970c:	f107 0214 	add.w	r2, r7, #20
 8009710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009712:	4413      	add	r3, r2
 8009714:	227e      	movs	r2, #126	; 0x7e
 8009716:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009718:	2300      	movs	r3, #0
 800971a:	627b      	str	r3, [r7, #36]	; 0x24
 800971c:	e002      	b.n	8009724 <gen_numname+0xd4>
 800971e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009720:	3301      	adds	r3, #1
 8009722:	627b      	str	r3, [r7, #36]	; 0x24
 8009724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009728:	429a      	cmp	r2, r3
 800972a:	d205      	bcs.n	8009738 <gen_numname+0xe8>
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009730:	4413      	add	r3, r2
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	2b20      	cmp	r3, #32
 8009736:	d1f2      	bne.n	800971e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973a:	2b07      	cmp	r3, #7
 800973c:	d808      	bhi.n	8009750 <gen_numname+0x100>
 800973e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009740:	1c5a      	adds	r2, r3, #1
 8009742:	62ba      	str	r2, [r7, #40]	; 0x28
 8009744:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009748:	4413      	add	r3, r2
 800974a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800974e:	e000      	b.n	8009752 <gen_numname+0x102>
 8009750:	2120      	movs	r1, #32
 8009752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009754:	1c5a      	adds	r2, r3, #1
 8009756:	627a      	str	r2, [r7, #36]	; 0x24
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	4413      	add	r3, r2
 800975c:	460a      	mov	r2, r1
 800975e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009762:	2b07      	cmp	r3, #7
 8009764:	d9e8      	bls.n	8009738 <gen_numname+0xe8>
}
 8009766:	bf00      	nop
 8009768:	bf00      	nop
 800976a:	3730      	adds	r7, #48	; 0x30
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009778:	2300      	movs	r3, #0
 800977a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800977c:	230b      	movs	r3, #11
 800977e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009780:	7bfb      	ldrb	r3, [r7, #15]
 8009782:	b2da      	uxtb	r2, r3
 8009784:	0852      	lsrs	r2, r2, #1
 8009786:	01db      	lsls	r3, r3, #7
 8009788:	4313      	orrs	r3, r2
 800978a:	b2da      	uxtb	r2, r3
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	1c59      	adds	r1, r3, #1
 8009790:	6079      	str	r1, [r7, #4]
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	4413      	add	r3, r2
 8009796:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	3b01      	subs	r3, #1
 800979c:	60bb      	str	r3, [r7, #8]
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1ed      	bne.n	8009780 <sum_sfn+0x10>
	return sum;
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3714      	adds	r7, #20
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr

080097b2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b086      	sub	sp, #24
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80097c0:	2100      	movs	r1, #0
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7ff fca6 	bl	8009114 <dir_sdi>
 80097c8:	4603      	mov	r3, r0
 80097ca:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80097cc:	7dfb      	ldrb	r3, [r7, #23]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d001      	beq.n	80097d6 <dir_find+0x24>
 80097d2:	7dfb      	ldrb	r3, [r7, #23]
 80097d4:	e0a9      	b.n	800992a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80097d6:	23ff      	movs	r3, #255	; 0xff
 80097d8:	753b      	strb	r3, [r7, #20]
 80097da:	7d3b      	ldrb	r3, [r7, #20]
 80097dc:	757b      	strb	r3, [r7, #21]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295
 80097e4:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	4619      	mov	r1, r3
 80097ec:	6938      	ldr	r0, [r7, #16]
 80097ee:	f7ff f911 	bl	8008a14 <move_window>
 80097f2:	4603      	mov	r3, r0
 80097f4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80097f6:	7dfb      	ldrb	r3, [r7, #23]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f040 8090 	bne.w	800991e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6a1b      	ldr	r3, [r3, #32]
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009806:	7dbb      	ldrb	r3, [r7, #22]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d102      	bne.n	8009812 <dir_find+0x60>
 800980c:	2304      	movs	r3, #4
 800980e:	75fb      	strb	r3, [r7, #23]
 8009810:	e08a      	b.n	8009928 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	330b      	adds	r3, #11
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800981e:	73fb      	strb	r3, [r7, #15]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	7bfa      	ldrb	r2, [r7, #15]
 8009824:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009826:	7dbb      	ldrb	r3, [r7, #22]
 8009828:	2be5      	cmp	r3, #229	; 0xe5
 800982a:	d007      	beq.n	800983c <dir_find+0x8a>
 800982c:	7bfb      	ldrb	r3, [r7, #15]
 800982e:	f003 0308 	and.w	r3, r3, #8
 8009832:	2b00      	cmp	r3, #0
 8009834:	d009      	beq.n	800984a <dir_find+0x98>
 8009836:	7bfb      	ldrb	r3, [r7, #15]
 8009838:	2b0f      	cmp	r3, #15
 800983a:	d006      	beq.n	800984a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800983c:	23ff      	movs	r3, #255	; 0xff
 800983e:	757b      	strb	r3, [r7, #21]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f04f 32ff 	mov.w	r2, #4294967295
 8009846:	631a      	str	r2, [r3, #48]	; 0x30
 8009848:	e05e      	b.n	8009908 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800984a:	7bfb      	ldrb	r3, [r7, #15]
 800984c:	2b0f      	cmp	r3, #15
 800984e:	d136      	bne.n	80098be <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800985a:	2b00      	cmp	r3, #0
 800985c:	d154      	bne.n	8009908 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800985e:	7dbb      	ldrb	r3, [r7, #22]
 8009860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009864:	2b00      	cmp	r3, #0
 8009866:	d00d      	beq.n	8009884 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6a1b      	ldr	r3, [r3, #32]
 800986c:	7b5b      	ldrb	r3, [r3, #13]
 800986e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009870:	7dbb      	ldrb	r3, [r7, #22]
 8009872:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009876:	75bb      	strb	r3, [r7, #22]
 8009878:	7dbb      	ldrb	r3, [r7, #22]
 800987a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	695a      	ldr	r2, [r3, #20]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009884:	7dba      	ldrb	r2, [r7, #22]
 8009886:	7d7b      	ldrb	r3, [r7, #21]
 8009888:	429a      	cmp	r2, r3
 800988a:	d115      	bne.n	80098b8 <dir_find+0x106>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a1b      	ldr	r3, [r3, #32]
 8009890:	330d      	adds	r3, #13
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	7d3a      	ldrb	r2, [r7, #20]
 8009896:	429a      	cmp	r2, r3
 8009898:	d10e      	bne.n	80098b8 <dir_find+0x106>
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	68da      	ldr	r2, [r3, #12]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a1b      	ldr	r3, [r3, #32]
 80098a2:	4619      	mov	r1, r3
 80098a4:	4610      	mov	r0, r2
 80098a6:	f7ff fdfb 	bl	80094a0 <cmp_lfn>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d003      	beq.n	80098b8 <dir_find+0x106>
 80098b0:	7d7b      	ldrb	r3, [r7, #21]
 80098b2:	3b01      	subs	r3, #1
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	e000      	b.n	80098ba <dir_find+0x108>
 80098b8:	23ff      	movs	r3, #255	; 0xff
 80098ba:	757b      	strb	r3, [r7, #21]
 80098bc:	e024      	b.n	8009908 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80098be:	7d7b      	ldrb	r3, [r7, #21]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d109      	bne.n	80098d8 <dir_find+0x126>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a1b      	ldr	r3, [r3, #32]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7ff ff51 	bl	8009770 <sum_sfn>
 80098ce:	4603      	mov	r3, r0
 80098d0:	461a      	mov	r2, r3
 80098d2:	7d3b      	ldrb	r3, [r7, #20]
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d024      	beq.n	8009922 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80098de:	f003 0301 	and.w	r3, r3, #1
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d10a      	bne.n	80098fc <dir_find+0x14a>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a18      	ldr	r0, [r3, #32]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	3324      	adds	r3, #36	; 0x24
 80098ee:	220b      	movs	r2, #11
 80098f0:	4619      	mov	r1, r3
 80098f2:	f7fe fe9d 	bl	8008630 <mem_cmp>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d014      	beq.n	8009926 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80098fc:	23ff      	movs	r3, #255	; 0xff
 80098fe:	757b      	strb	r3, [r7, #21]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f04f 32ff 	mov.w	r2, #4294967295
 8009906:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009908:	2100      	movs	r1, #0
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7ff fc7d 	bl	800920a <dir_next>
 8009910:	4603      	mov	r3, r0
 8009912:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009914:	7dfb      	ldrb	r3, [r7, #23]
 8009916:	2b00      	cmp	r3, #0
 8009918:	f43f af65 	beq.w	80097e6 <dir_find+0x34>
 800991c:	e004      	b.n	8009928 <dir_find+0x176>
		if (res != FR_OK) break;
 800991e:	bf00      	nop
 8009920:	e002      	b.n	8009928 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009922:	bf00      	nop
 8009924:	e000      	b.n	8009928 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009926:	bf00      	nop

	return res;
 8009928:	7dfb      	ldrb	r3, [r7, #23]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3718      	adds	r7, #24
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
	...

08009934 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b08c      	sub	sp, #48	; 0x30
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009948:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d001      	beq.n	8009954 <dir_register+0x20>
 8009950:	2306      	movs	r3, #6
 8009952:	e0e0      	b.n	8009b16 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009954:	2300      	movs	r3, #0
 8009956:	627b      	str	r3, [r7, #36]	; 0x24
 8009958:	e002      	b.n	8009960 <dir_register+0x2c>
 800995a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995c:	3301      	adds	r3, #1
 800995e:	627b      	str	r3, [r7, #36]	; 0x24
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	68da      	ldr	r2, [r3, #12]
 8009964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009966:	005b      	lsls	r3, r3, #1
 8009968:	4413      	add	r3, r2
 800996a:	881b      	ldrh	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1f4      	bne.n	800995a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009976:	f107 030c 	add.w	r3, r7, #12
 800997a:	220c      	movs	r2, #12
 800997c:	4618      	mov	r0, r3
 800997e:	f7fe fe1b 	bl	80085b8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009982:	7dfb      	ldrb	r3, [r7, #23]
 8009984:	f003 0301 	and.w	r3, r3, #1
 8009988:	2b00      	cmp	r3, #0
 800998a:	d032      	beq.n	80099f2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2240      	movs	r2, #64	; 0x40
 8009990:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009994:	2301      	movs	r3, #1
 8009996:	62bb      	str	r3, [r7, #40]	; 0x28
 8009998:	e016      	b.n	80099c8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	68da      	ldr	r2, [r3, #12]
 80099a4:	f107 010c 	add.w	r1, r7, #12
 80099a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099aa:	f7ff fe51 	bl	8009650 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f7ff feff 	bl	80097b2 <dir_find>
 80099b4:	4603      	mov	r3, r0
 80099b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80099ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d106      	bne.n	80099d0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80099c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c4:	3301      	adds	r3, #1
 80099c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80099c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ca:	2b63      	cmp	r3, #99	; 0x63
 80099cc:	d9e5      	bls.n	800999a <dir_register+0x66>
 80099ce:	e000      	b.n	80099d2 <dir_register+0x9e>
			if (res != FR_OK) break;
 80099d0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80099d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099d4:	2b64      	cmp	r3, #100	; 0x64
 80099d6:	d101      	bne.n	80099dc <dir_register+0xa8>
 80099d8:	2307      	movs	r3, #7
 80099da:	e09c      	b.n	8009b16 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80099dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099e0:	2b04      	cmp	r3, #4
 80099e2:	d002      	beq.n	80099ea <dir_register+0xb6>
 80099e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099e8:	e095      	b.n	8009b16 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80099ea:	7dfa      	ldrb	r2, [r7, #23]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80099f2:	7dfb      	ldrb	r3, [r7, #23]
 80099f4:	f003 0302 	and.w	r3, r3, #2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d007      	beq.n	8009a0c <dir_register+0xd8>
 80099fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fe:	330c      	adds	r3, #12
 8009a00:	4a47      	ldr	r2, [pc, #284]	; (8009b20 <dir_register+0x1ec>)
 8009a02:	fba2 2303 	umull	r2, r3, r2, r3
 8009a06:	089b      	lsrs	r3, r3, #2
 8009a08:	3301      	adds	r3, #1
 8009a0a:	e000      	b.n	8009a0e <dir_register+0xda>
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009a10:	6a39      	ldr	r1, [r7, #32]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f7ff fcbe 	bl	8009394 <dir_alloc>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009a1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d148      	bne.n	8009ab8 <dir_register+0x184>
 8009a26:	6a3b      	ldr	r3, [r7, #32]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	623b      	str	r3, [r7, #32]
 8009a2c:	6a3b      	ldr	r3, [r7, #32]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d042      	beq.n	8009ab8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	695a      	ldr	r2, [r3, #20]
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	015b      	lsls	r3, r3, #5
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f7ff fb68 	bl	8009114 <dir_sdi>
 8009a44:	4603      	mov	r3, r0
 8009a46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009a4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d132      	bne.n	8009ab8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	3324      	adds	r3, #36	; 0x24
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff fe8a 	bl	8009770 <sum_sfn>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	69db      	ldr	r3, [r3, #28]
 8009a64:	4619      	mov	r1, r3
 8009a66:	69f8      	ldr	r0, [r7, #28]
 8009a68:	f7fe ffd4 	bl	8008a14 <move_window>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009a72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d11d      	bne.n	8009ab6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009a7a:	69fb      	ldr	r3, [r7, #28]
 8009a7c:	68d8      	ldr	r0, [r3, #12]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6a19      	ldr	r1, [r3, #32]
 8009a82:	6a3b      	ldr	r3, [r7, #32]
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	7efb      	ldrb	r3, [r7, #27]
 8009a88:	f7ff fd7a 	bl	8009580 <put_lfn>
				fs->wflag = 1;
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009a92:	2100      	movs	r1, #0
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff fbb8 	bl	800920a <dir_next>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009aa0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d107      	bne.n	8009ab8 <dir_register+0x184>
 8009aa8:	6a3b      	ldr	r3, [r7, #32]
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	623b      	str	r3, [r7, #32]
 8009aae:	6a3b      	ldr	r3, [r7, #32]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d1d5      	bne.n	8009a60 <dir_register+0x12c>
 8009ab4:	e000      	b.n	8009ab8 <dir_register+0x184>
				if (res != FR_OK) break;
 8009ab6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009ab8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d128      	bne.n	8009b12 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	69db      	ldr	r3, [r3, #28]
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	69f8      	ldr	r0, [r7, #28]
 8009ac8:	f7fe ffa4 	bl	8008a14 <move_window>
 8009acc:	4603      	mov	r3, r0
 8009ace:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d11b      	bne.n	8009b12 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	2220      	movs	r2, #32
 8009ae0:	2100      	movs	r1, #0
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f7fe fd89 	bl	80085fa <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6a18      	ldr	r0, [r3, #32]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	3324      	adds	r3, #36	; 0x24
 8009af0:	220b      	movs	r2, #11
 8009af2:	4619      	mov	r1, r3
 8009af4:	f7fe fd60 	bl	80085b8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a1b      	ldr	r3, [r3, #32]
 8009b02:	330c      	adds	r3, #12
 8009b04:	f002 0218 	and.w	r2, r2, #24
 8009b08:	b2d2      	uxtb	r2, r2
 8009b0a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009b12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3730      	adds	r7, #48	; 0x30
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	4ec4ec4f 	.word	0x4ec4ec4f

08009b24 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b08a      	sub	sp, #40	; 0x28
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	613b      	str	r3, [r7, #16]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	617b      	str	r3, [r7, #20]
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	1c5a      	adds	r2, r3, #1
 8009b48:	61ba      	str	r2, [r7, #24]
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009b52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b54:	2b1f      	cmp	r3, #31
 8009b56:	d940      	bls.n	8009bda <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009b58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b5a:	2b2f      	cmp	r3, #47	; 0x2f
 8009b5c:	d006      	beq.n	8009b6c <create_name+0x48>
 8009b5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b60:	2b5c      	cmp	r3, #92	; 0x5c
 8009b62:	d110      	bne.n	8009b86 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009b64:	e002      	b.n	8009b6c <create_name+0x48>
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	61bb      	str	r3, [r7, #24]
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	4413      	add	r3, r2
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	2b2f      	cmp	r3, #47	; 0x2f
 8009b76:	d0f6      	beq.n	8009b66 <create_name+0x42>
 8009b78:	693a      	ldr	r2, [r7, #16]
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	2b5c      	cmp	r3, #92	; 0x5c
 8009b82:	d0f0      	beq.n	8009b66 <create_name+0x42>
			break;
 8009b84:	e02a      	b.n	8009bdc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	2bfe      	cmp	r3, #254	; 0xfe
 8009b8a:	d901      	bls.n	8009b90 <create_name+0x6c>
 8009b8c:	2306      	movs	r3, #6
 8009b8e:	e177      	b.n	8009e80 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009b90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009b96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009b98:	2101      	movs	r1, #1
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f001 faca 	bl	800b134 <ff_convert>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009ba4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d101      	bne.n	8009bae <create_name+0x8a>
 8009baa:	2306      	movs	r3, #6
 8009bac:	e168      	b.n	8009e80 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009bb0:	2b7f      	cmp	r3, #127	; 0x7f
 8009bb2:	d809      	bhi.n	8009bc8 <create_name+0xa4>
 8009bb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	48b3      	ldr	r0, [pc, #716]	; (8009e88 <create_name+0x364>)
 8009bba:	f7fe fd60 	bl	800867e <chk_chr>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <create_name+0xa4>
 8009bc4:	2306      	movs	r3, #6
 8009bc6:	e15b      	b.n	8009e80 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	1c5a      	adds	r2, r3, #1
 8009bcc:	617a      	str	r2, [r7, #20]
 8009bce:	005b      	lsls	r3, r3, #1
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009bd6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009bd8:	e7b4      	b.n	8009b44 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009bda:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	69bb      	ldr	r3, [r7, #24]
 8009be0:	441a      	add	r2, r3
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009be6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009be8:	2b1f      	cmp	r3, #31
 8009bea:	d801      	bhi.n	8009bf0 <create_name+0xcc>
 8009bec:	2304      	movs	r3, #4
 8009bee:	e000      	b.n	8009bf2 <create_name+0xce>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009bf6:	e011      	b.n	8009c1c <create_name+0xf8>
		w = lfn[di - 1];
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009bfe:	3b01      	subs	r3, #1
 8009c00:	005b      	lsls	r3, r3, #1
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	4413      	add	r3, r2
 8009c06:	881b      	ldrh	r3, [r3, #0]
 8009c08:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009c0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009c0c:	2b20      	cmp	r3, #32
 8009c0e:	d002      	beq.n	8009c16 <create_name+0xf2>
 8009c10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009c12:	2b2e      	cmp	r3, #46	; 0x2e
 8009c14:	d106      	bne.n	8009c24 <create_name+0x100>
		di--;
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1ea      	bne.n	8009bf8 <create_name+0xd4>
 8009c22:	e000      	b.n	8009c26 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009c24:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	005b      	lsls	r3, r3, #1
 8009c2a:	68fa      	ldr	r2, [r7, #12]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	2200      	movs	r2, #0
 8009c30:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d101      	bne.n	8009c3c <create_name+0x118>
 8009c38:	2306      	movs	r3, #6
 8009c3a:	e121      	b.n	8009e80 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	3324      	adds	r3, #36	; 0x24
 8009c40:	220b      	movs	r2, #11
 8009c42:	2120      	movs	r1, #32
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7fe fcd8 	bl	80085fa <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	61bb      	str	r3, [r7, #24]
 8009c4e:	e002      	b.n	8009c56 <create_name+0x132>
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	3301      	adds	r3, #1
 8009c54:	61bb      	str	r3, [r7, #24]
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	005b      	lsls	r3, r3, #1
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	881b      	ldrh	r3, [r3, #0]
 8009c60:	2b20      	cmp	r3, #32
 8009c62:	d0f5      	beq.n	8009c50 <create_name+0x12c>
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	005b      	lsls	r3, r3, #1
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	881b      	ldrh	r3, [r3, #0]
 8009c6e:	2b2e      	cmp	r3, #46	; 0x2e
 8009c70:	d0ee      	beq.n	8009c50 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d009      	beq.n	8009c8c <create_name+0x168>
 8009c78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009c7c:	f043 0303 	orr.w	r3, r3, #3
 8009c80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009c84:	e002      	b.n	8009c8c <create_name+0x168>
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	617b      	str	r3, [r7, #20]
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d009      	beq.n	8009ca6 <create_name+0x182>
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	005b      	lsls	r3, r3, #1
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	881b      	ldrh	r3, [r3, #0]
 8009ca2:	2b2e      	cmp	r3, #46	; 0x2e
 8009ca4:	d1ef      	bne.n	8009c86 <create_name+0x162>

	i = b = 0; ni = 8;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009cac:	2300      	movs	r3, #0
 8009cae:	623b      	str	r3, [r7, #32]
 8009cb0:	2308      	movs	r3, #8
 8009cb2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009cb4:	69bb      	ldr	r3, [r7, #24]
 8009cb6:	1c5a      	adds	r2, r3, #1
 8009cb8:	61ba      	str	r2, [r7, #24]
 8009cba:	005b      	lsls	r3, r3, #1
 8009cbc:	68fa      	ldr	r2, [r7, #12]
 8009cbe:	4413      	add	r3, r2
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009cc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	f000 8090 	beq.w	8009dec <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009ccc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cce:	2b20      	cmp	r3, #32
 8009cd0:	d006      	beq.n	8009ce0 <create_name+0x1bc>
 8009cd2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cd4:	2b2e      	cmp	r3, #46	; 0x2e
 8009cd6:	d10a      	bne.n	8009cee <create_name+0x1ca>
 8009cd8:	69ba      	ldr	r2, [r7, #24]
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d006      	beq.n	8009cee <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009ce0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ce4:	f043 0303 	orr.w	r3, r3, #3
 8009ce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009cec:	e07d      	b.n	8009dea <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009cee:	6a3a      	ldr	r2, [r7, #32]
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d203      	bcs.n	8009cfe <create_name+0x1da>
 8009cf6:	69ba      	ldr	r2, [r7, #24]
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d123      	bne.n	8009d46 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	2b0b      	cmp	r3, #11
 8009d02:	d106      	bne.n	8009d12 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009d04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d08:	f043 0303 	orr.w	r3, r3, #3
 8009d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009d10:	e06f      	b.n	8009df2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009d12:	69ba      	ldr	r2, [r7, #24]
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d005      	beq.n	8009d26 <create_name+0x202>
 8009d1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d1e:	f043 0303 	orr.w	r3, r3, #3
 8009d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009d26:	69ba      	ldr	r2, [r7, #24]
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d860      	bhi.n	8009df0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	61bb      	str	r3, [r7, #24]
 8009d32:	2308      	movs	r3, #8
 8009d34:	623b      	str	r3, [r7, #32]
 8009d36:	230b      	movs	r3, #11
 8009d38:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009d3a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009d44:	e051      	b.n	8009dea <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009d46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d48:	2b7f      	cmp	r3, #127	; 0x7f
 8009d4a:	d914      	bls.n	8009d76 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009d4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d4e:	2100      	movs	r1, #0
 8009d50:	4618      	mov	r0, r3
 8009d52:	f001 f9ef 	bl	800b134 <ff_convert>
 8009d56:	4603      	mov	r3, r0
 8009d58:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009d5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <create_name+0x246>
 8009d60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d62:	3b80      	subs	r3, #128	; 0x80
 8009d64:	4a49      	ldr	r2, [pc, #292]	; (8009e8c <create_name+0x368>)
 8009d66:	5cd3      	ldrb	r3, [r2, r3]
 8009d68:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d6e:	f043 0302 	orr.w	r3, r3, #2
 8009d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009d76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d007      	beq.n	8009d8c <create_name+0x268>
 8009d7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d7e:	4619      	mov	r1, r3
 8009d80:	4843      	ldr	r0, [pc, #268]	; (8009e90 <create_name+0x36c>)
 8009d82:	f7fe fc7c 	bl	800867e <chk_chr>
 8009d86:	4603      	mov	r3, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d008      	beq.n	8009d9e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009d8c:	235f      	movs	r3, #95	; 0x5f
 8009d8e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009d90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009d94:	f043 0303 	orr.w	r3, r3, #3
 8009d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009d9c:	e01b      	b.n	8009dd6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009d9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009da0:	2b40      	cmp	r3, #64	; 0x40
 8009da2:	d909      	bls.n	8009db8 <create_name+0x294>
 8009da4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009da6:	2b5a      	cmp	r3, #90	; 0x5a
 8009da8:	d806      	bhi.n	8009db8 <create_name+0x294>
					b |= 2;
 8009daa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009dae:	f043 0302 	orr.w	r3, r3, #2
 8009db2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009db6:	e00e      	b.n	8009dd6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009db8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dba:	2b60      	cmp	r3, #96	; 0x60
 8009dbc:	d90b      	bls.n	8009dd6 <create_name+0x2b2>
 8009dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dc0:	2b7a      	cmp	r3, #122	; 0x7a
 8009dc2:	d808      	bhi.n	8009dd6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009dc4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009dc8:	f043 0301 	orr.w	r3, r3, #1
 8009dcc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009dd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dd2:	3b20      	subs	r3, #32
 8009dd4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	1c5a      	adds	r2, r3, #1
 8009dda:	623a      	str	r2, [r7, #32]
 8009ddc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009dde:	b2d1      	uxtb	r1, r2
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	4413      	add	r3, r2
 8009de4:	460a      	mov	r2, r1
 8009de6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009dea:	e763      	b.n	8009cb4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009dec:	bf00      	nop
 8009dee:	e000      	b.n	8009df2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8009df0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009df8:	2be5      	cmp	r3, #229	; 0xe5
 8009dfa:	d103      	bne.n	8009e04 <create_name+0x2e0>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2205      	movs	r2, #5
 8009e00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	2b08      	cmp	r3, #8
 8009e08:	d104      	bne.n	8009e14 <create_name+0x2f0>
 8009e0a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009e14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e18:	f003 030c 	and.w	r3, r3, #12
 8009e1c:	2b0c      	cmp	r3, #12
 8009e1e:	d005      	beq.n	8009e2c <create_name+0x308>
 8009e20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e24:	f003 0303 	and.w	r3, r3, #3
 8009e28:	2b03      	cmp	r3, #3
 8009e2a:	d105      	bne.n	8009e38 <create_name+0x314>
 8009e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e30:	f043 0302 	orr.w	r3, r3, #2
 8009e34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e3c:	f003 0302 	and.w	r3, r3, #2
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d117      	bne.n	8009e74 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009e44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e48:	f003 0303 	and.w	r3, r3, #3
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d105      	bne.n	8009e5c <create_name+0x338>
 8009e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e54:	f043 0310 	orr.w	r3, r3, #16
 8009e58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009e5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e60:	f003 030c 	and.w	r3, r3, #12
 8009e64:	2b04      	cmp	r3, #4
 8009e66:	d105      	bne.n	8009e74 <create_name+0x350>
 8009e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e6c:	f043 0308 	orr.w	r3, r3, #8
 8009e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009e7a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8009e7e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3728      	adds	r7, #40	; 0x28
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}
 8009e88:	0800c644 	.word	0x0800c644
 8009e8c:	0800c6c0 	.word	0x0800c6c0
 8009e90:	0800c650 	.word	0x0800c650

08009e94 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009ea8:	e002      	b.n	8009eb0 <follow_path+0x1c>
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	3301      	adds	r3, #1
 8009eae:	603b      	str	r3, [r7, #0]
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	2b2f      	cmp	r3, #47	; 0x2f
 8009eb6:	d0f8      	beq.n	8009eaa <follow_path+0x16>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	2b5c      	cmp	r3, #92	; 0x5c
 8009ebe:	d0f4      	beq.n	8009eaa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	2b1f      	cmp	r3, #31
 8009ecc:	d80a      	bhi.n	8009ee4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2280      	movs	r2, #128	; 0x80
 8009ed2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f7ff f91b 	bl	8009114 <dir_sdi>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	75fb      	strb	r3, [r7, #23]
 8009ee2:	e043      	b.n	8009f6c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009ee4:	463b      	mov	r3, r7
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f7ff fe1b 	bl	8009b24 <create_name>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009ef2:	7dfb      	ldrb	r3, [r7, #23]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d134      	bne.n	8009f62 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f7ff fc5a 	bl	80097b2 <dir_find>
 8009efe:	4603      	mov	r3, r0
 8009f00:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009f08:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009f0a:	7dfb      	ldrb	r3, [r7, #23]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00a      	beq.n	8009f26 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009f10:	7dfb      	ldrb	r3, [r7, #23]
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	d127      	bne.n	8009f66 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009f16:	7afb      	ldrb	r3, [r7, #11]
 8009f18:	f003 0304 	and.w	r3, r3, #4
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d122      	bne.n	8009f66 <follow_path+0xd2>
 8009f20:	2305      	movs	r3, #5
 8009f22:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009f24:	e01f      	b.n	8009f66 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f26:	7afb      	ldrb	r3, [r7, #11]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d11c      	bne.n	8009f6a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	799b      	ldrb	r3, [r3, #6]
 8009f34:	f003 0310 	and.w	r3, r3, #16
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d102      	bne.n	8009f42 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009f3c:	2305      	movs	r3, #5
 8009f3e:	75fb      	strb	r3, [r7, #23]
 8009f40:	e014      	b.n	8009f6c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	695b      	ldr	r3, [r3, #20]
 8009f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f50:	4413      	add	r3, r2
 8009f52:	4619      	mov	r1, r3
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f7ff fa64 	bl	8009422 <ld_clust>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009f60:	e7c0      	b.n	8009ee4 <follow_path+0x50>
			if (res != FR_OK) break;
 8009f62:	bf00      	nop
 8009f64:	e002      	b.n	8009f6c <follow_path+0xd8>
				break;
 8009f66:	bf00      	nop
 8009f68:	e000      	b.n	8009f6c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f6a:	bf00      	nop
			}
		}
	}

	return res;
 8009f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3718      	adds	r7, #24
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b087      	sub	sp, #28
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f82:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d031      	beq.n	8009ff0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	617b      	str	r3, [r7, #20]
 8009f92:	e002      	b.n	8009f9a <get_ldnumber+0x24>
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	3301      	adds	r3, #1
 8009f98:	617b      	str	r3, [r7, #20]
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	781b      	ldrb	r3, [r3, #0]
 8009f9e:	2b1f      	cmp	r3, #31
 8009fa0:	d903      	bls.n	8009faa <get_ldnumber+0x34>
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	2b3a      	cmp	r3, #58	; 0x3a
 8009fa8:	d1f4      	bne.n	8009f94 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	2b3a      	cmp	r3, #58	; 0x3a
 8009fb0:	d11c      	bne.n	8009fec <get_ldnumber+0x76>
			tp = *path;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	60fa      	str	r2, [r7, #12]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	3b30      	subs	r3, #48	; 0x30
 8009fc2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	2b09      	cmp	r3, #9
 8009fc8:	d80e      	bhi.n	8009fe8 <get_ldnumber+0x72>
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d10a      	bne.n	8009fe8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d107      	bne.n	8009fe8 <get_ldnumber+0x72>
					vol = (int)i;
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	617b      	str	r3, [r7, #20]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	697a      	ldr	r2, [r7, #20]
 8009fe6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009fe8:	693b      	ldr	r3, [r7, #16]
 8009fea:	e002      	b.n	8009ff2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009fec:	2300      	movs	r3, #0
 8009fee:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009ff0:	693b      	ldr	r3, [r7, #16]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	371c      	adds	r7, #28
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr
	...

0800a000 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	70da      	strb	r2, [r3, #3]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f04f 32ff 	mov.w	r2, #4294967295
 800a016:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a018:	6839      	ldr	r1, [r7, #0]
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f7fe fcfa 	bl	8008a14 <move_window>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d001      	beq.n	800a02a <check_fs+0x2a>
 800a026:	2304      	movs	r3, #4
 800a028:	e038      	b.n	800a09c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	3334      	adds	r3, #52	; 0x34
 800a02e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a032:	4618      	mov	r0, r3
 800a034:	f7fe fa3e 	bl	80084b4 <ld_word>
 800a038:	4603      	mov	r3, r0
 800a03a:	461a      	mov	r2, r3
 800a03c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a040:	429a      	cmp	r2, r3
 800a042:	d001      	beq.n	800a048 <check_fs+0x48>
 800a044:	2303      	movs	r3, #3
 800a046:	e029      	b.n	800a09c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a04e:	2be9      	cmp	r3, #233	; 0xe9
 800a050:	d009      	beq.n	800a066 <check_fs+0x66>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a058:	2beb      	cmp	r3, #235	; 0xeb
 800a05a:	d11e      	bne.n	800a09a <check_fs+0x9a>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a062:	2b90      	cmp	r3, #144	; 0x90
 800a064:	d119      	bne.n	800a09a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	3334      	adds	r3, #52	; 0x34
 800a06a:	3336      	adds	r3, #54	; 0x36
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7fe fa39 	bl	80084e4 <ld_dword>
 800a072:	4603      	mov	r3, r0
 800a074:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a078:	4a0a      	ldr	r2, [pc, #40]	; (800a0a4 <check_fs+0xa4>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d101      	bne.n	800a082 <check_fs+0x82>
 800a07e:	2300      	movs	r3, #0
 800a080:	e00c      	b.n	800a09c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	3334      	adds	r3, #52	; 0x34
 800a086:	3352      	adds	r3, #82	; 0x52
 800a088:	4618      	mov	r0, r3
 800a08a:	f7fe fa2b 	bl	80084e4 <ld_dword>
 800a08e:	4603      	mov	r3, r0
 800a090:	4a05      	ldr	r2, [pc, #20]	; (800a0a8 <check_fs+0xa8>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d101      	bne.n	800a09a <check_fs+0x9a>
 800a096:	2300      	movs	r3, #0
 800a098:	e000      	b.n	800a09c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a09a:	2302      	movs	r3, #2
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3708      	adds	r7, #8
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	00544146 	.word	0x00544146
 800a0a8:	33544146 	.word	0x33544146

0800a0ac <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b096      	sub	sp, #88	; 0x58
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f7ff ff58 	bl	8009f76 <get_ldnumber>
 800a0c6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a0c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	da01      	bge.n	800a0d2 <find_volume+0x26>
 800a0ce:	230b      	movs	r3, #11
 800a0d0:	e231      	b.n	800a536 <find_volume+0x48a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a0d2:	4aa8      	ldr	r2, [pc, #672]	; (800a374 <find_volume+0x2c8>)
 800a0d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0da:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d101      	bne.n	800a0e6 <find_volume+0x3a>
 800a0e2:	230c      	movs	r3, #12
 800a0e4:	e227      	b.n	800a536 <find_volume+0x48a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0ea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a0ec:	79fb      	ldrb	r3, [r7, #7]
 800a0ee:	f023 0301 	bic.w	r3, r3, #1
 800a0f2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d01a      	beq.n	800a132 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a0fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0fe:	785b      	ldrb	r3, [r3, #1]
 800a100:	4618      	mov	r0, r3
 800a102:	f7fe f939 	bl	8008378 <disk_status>
 800a106:	4603      	mov	r3, r0
 800a108:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a10c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a110:	f003 0301 	and.w	r3, r3, #1
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10c      	bne.n	800a132 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d007      	beq.n	800a12e <find_volume+0x82>
 800a11e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b00      	cmp	r3, #0
 800a128:	d001      	beq.n	800a12e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a12a:	230a      	movs	r3, #10
 800a12c:	e203      	b.n	800a536 <find_volume+0x48a>
			}
			return FR_OK;				/* The file system object is valid */
 800a12e:	2300      	movs	r3, #0
 800a130:	e201      	b.n	800a536 <find_volume+0x48a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a134:	2200      	movs	r2, #0
 800a136:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a13a:	b2da      	uxtb	r2, r3
 800a13c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a142:	785b      	ldrb	r3, [r3, #1]
 800a144:	4618      	mov	r0, r3
 800a146:	f7fe f931 	bl	80083ac <disk_initialize>
 800a14a:	4603      	mov	r3, r0
 800a14c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a150:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a154:	f003 0301 	and.w	r3, r3, #1
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d001      	beq.n	800a160 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a15c:	2303      	movs	r3, #3
 800a15e:	e1ea      	b.n	800a536 <find_volume+0x48a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a160:	79fb      	ldrb	r3, [r7, #7]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d007      	beq.n	800a176 <find_volume+0xca>
 800a166:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a16a:	f003 0304 	and.w	r3, r3, #4
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d001      	beq.n	800a176 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a172:	230a      	movs	r3, #10
 800a174:	e1df      	b.n	800a536 <find_volume+0x48a>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a176:	2300      	movs	r3, #0
 800a178:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a17a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a17c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a17e:	f7ff ff3f 	bl	800a000 <check_fs>
 800a182:	4603      	mov	r3, r0
 800a184:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a188:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a18c:	2b02      	cmp	r3, #2
 800a18e:	d14b      	bne.n	800a228 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a190:	2300      	movs	r3, #0
 800a192:	643b      	str	r3, [r7, #64]	; 0x40
 800a194:	e01f      	b.n	800a1d6 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a198:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a19c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a19e:	011b      	lsls	r3, r3, #4
 800a1a0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a1a4:	4413      	add	r3, r2
 800a1a6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a1a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	781b      	ldrb	r3, [r3, #0]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d006      	beq.n	800a1c0 <find_volume+0x114>
 800a1b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1b4:	3308      	adds	r3, #8
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f7fe f994 	bl	80084e4 <ld_dword>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	e000      	b.n	800a1c2 <find_volume+0x116>
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a1ca:	440b      	add	r3, r1
 800a1cc:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a1d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	643b      	str	r3, [r7, #64]	; 0x40
 800a1d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1d8:	2b03      	cmp	r3, #3
 800a1da:	d9dc      	bls.n	800a196 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a1dc:	2300      	movs	r3, #0
 800a1de:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a1e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d002      	beq.n	800a1ec <find_volume+0x140>
 800a1e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a1ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a1f4:	4413      	add	r3, r2
 800a1f6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a1fa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a1fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d005      	beq.n	800a20e <find_volume+0x162>
 800a202:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a204:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a206:	f7ff fefb 	bl	800a000 <check_fs>
 800a20a:	4603      	mov	r3, r0
 800a20c:	e000      	b.n	800a210 <find_volume+0x164>
 800a20e:	2303      	movs	r3, #3
 800a210:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a214:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d905      	bls.n	800a228 <find_volume+0x17c>
 800a21c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a21e:	3301      	adds	r3, #1
 800a220:	643b      	str	r3, [r7, #64]	; 0x40
 800a222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a224:	2b03      	cmp	r3, #3
 800a226:	d9e1      	bls.n	800a1ec <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a228:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a22c:	2b04      	cmp	r3, #4
 800a22e:	d101      	bne.n	800a234 <find_volume+0x188>
 800a230:	2301      	movs	r3, #1
 800a232:	e180      	b.n	800a536 <find_volume+0x48a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a234:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d901      	bls.n	800a240 <find_volume+0x194>
 800a23c:	230d      	movs	r3, #13
 800a23e:	e17a      	b.n	800a536 <find_volume+0x48a>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a242:	3334      	adds	r3, #52	; 0x34
 800a244:	330b      	adds	r3, #11
 800a246:	4618      	mov	r0, r3
 800a248:	f7fe f934 	bl	80084b4 <ld_word>
 800a24c:	4603      	mov	r3, r0
 800a24e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a252:	d001      	beq.n	800a258 <find_volume+0x1ac>
 800a254:	230d      	movs	r3, #13
 800a256:	e16e      	b.n	800a536 <find_volume+0x48a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a25a:	3334      	adds	r3, #52	; 0x34
 800a25c:	3316      	adds	r3, #22
 800a25e:	4618      	mov	r0, r3
 800a260:	f7fe f928 	bl	80084b4 <ld_word>
 800a264:	4603      	mov	r3, r0
 800a266:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d106      	bne.n	800a27c <find_volume+0x1d0>
 800a26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a270:	3334      	adds	r3, #52	; 0x34
 800a272:	3324      	adds	r3, #36	; 0x24
 800a274:	4618      	mov	r0, r3
 800a276:	f7fe f935 	bl	80084e4 <ld_dword>
 800a27a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a27c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a27e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a280:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a284:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28e:	789b      	ldrb	r3, [r3, #2]
 800a290:	2b01      	cmp	r3, #1
 800a292:	d005      	beq.n	800a2a0 <find_volume+0x1f4>
 800a294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a296:	789b      	ldrb	r3, [r3, #2]
 800a298:	2b02      	cmp	r3, #2
 800a29a:	d001      	beq.n	800a2a0 <find_volume+0x1f4>
 800a29c:	230d      	movs	r3, #13
 800a29e:	e14a      	b.n	800a536 <find_volume+0x48a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a2:	789b      	ldrb	r3, [r3, #2]
 800a2a4:	461a      	mov	r2, r3
 800a2a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2a8:	fb02 f303 	mul.w	r3, r2, r3
 800a2ac:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a2ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2bc:	895b      	ldrh	r3, [r3, #10]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d008      	beq.n	800a2d4 <find_volume+0x228>
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c4:	895b      	ldrh	r3, [r3, #10]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ca:	895b      	ldrh	r3, [r3, #10]
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d001      	beq.n	800a2d8 <find_volume+0x22c>
 800a2d4:	230d      	movs	r3, #13
 800a2d6:	e12e      	b.n	800a536 <find_volume+0x48a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2da:	3334      	adds	r3, #52	; 0x34
 800a2dc:	3311      	adds	r3, #17
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7fe f8e8 	bl	80084b4 <ld_word>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ee:	891b      	ldrh	r3, [r3, #8]
 800a2f0:	f003 030f 	and.w	r3, r3, #15
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d001      	beq.n	800a2fe <find_volume+0x252>
 800a2fa:	230d      	movs	r3, #13
 800a2fc:	e11b      	b.n	800a536 <find_volume+0x48a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a300:	3334      	adds	r3, #52	; 0x34
 800a302:	3313      	adds	r3, #19
 800a304:	4618      	mov	r0, r3
 800a306:	f7fe f8d5 	bl	80084b4 <ld_word>
 800a30a:	4603      	mov	r3, r0
 800a30c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a30e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a310:	2b00      	cmp	r3, #0
 800a312:	d106      	bne.n	800a322 <find_volume+0x276>
 800a314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a316:	3334      	adds	r3, #52	; 0x34
 800a318:	3320      	adds	r3, #32
 800a31a:	4618      	mov	r0, r3
 800a31c:	f7fe f8e2 	bl	80084e4 <ld_dword>
 800a320:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a324:	3334      	adds	r3, #52	; 0x34
 800a326:	330e      	adds	r3, #14
 800a328:	4618      	mov	r0, r3
 800a32a:	f7fe f8c3 	bl	80084b4 <ld_word>
 800a32e:	4603      	mov	r3, r0
 800a330:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a332:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a334:	2b00      	cmp	r3, #0
 800a336:	d101      	bne.n	800a33c <find_volume+0x290>
 800a338:	230d      	movs	r3, #13
 800a33a:	e0fc      	b.n	800a536 <find_volume+0x48a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a33c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a33e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a340:	4413      	add	r3, r2
 800a342:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a344:	8912      	ldrh	r2, [r2, #8]
 800a346:	0912      	lsrs	r2, r2, #4
 800a348:	b292      	uxth	r2, r2
 800a34a:	4413      	add	r3, r2
 800a34c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a34e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a352:	429a      	cmp	r2, r3
 800a354:	d201      	bcs.n	800a35a <find_volume+0x2ae>
 800a356:	230d      	movs	r3, #13
 800a358:	e0ed      	b.n	800a536 <find_volume+0x48a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a35a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a35e:	1ad3      	subs	r3, r2, r3
 800a360:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a362:	8952      	ldrh	r2, [r2, #10]
 800a364:	fbb3 f3f2 	udiv	r3, r3, r2
 800a368:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d103      	bne.n	800a378 <find_volume+0x2cc>
 800a370:	230d      	movs	r3, #13
 800a372:	e0e0      	b.n	800a536 <find_volume+0x48a>
 800a374:	20000098 	.word	0x20000098
		fmt = FS_FAT32;
 800a378:	2303      	movs	r3, #3
 800a37a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a380:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a384:	4293      	cmp	r3, r2
 800a386:	d802      	bhi.n	800a38e <find_volume+0x2e2>
 800a388:	2302      	movs	r3, #2
 800a38a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a390:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a394:	4293      	cmp	r3, r2
 800a396:	d802      	bhi.n	800a39e <find_volume+0x2f2>
 800a398:	2301      	movs	r3, #1
 800a39a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a39e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a0:	1c9a      	adds	r2, r3, #2
 800a3a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a4:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a3aa:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a3ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a3ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3b0:	441a      	add	r2, r3
 800a3b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a3b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ba:	441a      	add	r2, r3
 800a3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3be:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a3c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a3c4:	2b03      	cmp	r3, #3
 800a3c6:	d11e      	bne.n	800a406 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ca:	3334      	adds	r3, #52	; 0x34
 800a3cc:	332a      	adds	r3, #42	; 0x2a
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fe f870 	bl	80084b4 <ld_word>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <find_volume+0x332>
 800a3da:	230d      	movs	r3, #13
 800a3dc:	e0ab      	b.n	800a536 <find_volume+0x48a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e0:	891b      	ldrh	r3, [r3, #8]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <find_volume+0x33e>
 800a3e6:	230d      	movs	r3, #13
 800a3e8:	e0a5      	b.n	800a536 <find_volume+0x48a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a3ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ec:	3334      	adds	r3, #52	; 0x34
 800a3ee:	332c      	adds	r3, #44	; 0x2c
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f7fe f877 	bl	80084e4 <ld_dword>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3fa:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a3fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3fe:	699b      	ldr	r3, [r3, #24]
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	647b      	str	r3, [r7, #68]	; 0x44
 800a404:	e01f      	b.n	800a446 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a408:	891b      	ldrh	r3, [r3, #8]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d101      	bne.n	800a412 <find_volume+0x366>
 800a40e:	230d      	movs	r3, #13
 800a410:	e091      	b.n	800a536 <find_volume+0x48a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a414:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a416:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a418:	441a      	add	r2, r3
 800a41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a41e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a422:	2b02      	cmp	r3, #2
 800a424:	d103      	bne.n	800a42e <find_volume+0x382>
 800a426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a428:	699b      	ldr	r3, [r3, #24]
 800a42a:	005b      	lsls	r3, r3, #1
 800a42c:	e00a      	b.n	800a444 <find_volume+0x398>
 800a42e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a430:	699a      	ldr	r2, [r3, #24]
 800a432:	4613      	mov	r3, r2
 800a434:	005b      	lsls	r3, r3, #1
 800a436:	4413      	add	r3, r2
 800a438:	085a      	lsrs	r2, r3, #1
 800a43a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a43c:	699b      	ldr	r3, [r3, #24]
 800a43e:	f003 0301 	and.w	r3, r3, #1
 800a442:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a444:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a448:	69da      	ldr	r2, [r3, #28]
 800a44a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a44c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a450:	0a5b      	lsrs	r3, r3, #9
 800a452:	429a      	cmp	r2, r3
 800a454:	d201      	bcs.n	800a45a <find_volume+0x3ae>
 800a456:	230d      	movs	r3, #13
 800a458:	e06d      	b.n	800a536 <find_volume+0x48a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	615a      	str	r2, [r3, #20]
 800a462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a464:	695a      	ldr	r2, [r3, #20]
 800a466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a468:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a46a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a46c:	2280      	movs	r2, #128	; 0x80
 800a46e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a470:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a474:	2b03      	cmp	r3, #3
 800a476:	d149      	bne.n	800a50c <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47a:	3334      	adds	r3, #52	; 0x34
 800a47c:	3330      	adds	r3, #48	; 0x30
 800a47e:	4618      	mov	r0, r3
 800a480:	f7fe f818 	bl	80084b4 <ld_word>
 800a484:	4603      	mov	r3, r0
 800a486:	2b01      	cmp	r3, #1
 800a488:	d140      	bne.n	800a50c <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a48a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a48c:	3301      	adds	r3, #1
 800a48e:	4619      	mov	r1, r3
 800a490:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a492:	f7fe fabf 	bl	8008a14 <move_window>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d137      	bne.n	800a50c <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800a49c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a49e:	2200      	movs	r2, #0
 800a4a0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a4a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4a4:	3334      	adds	r3, #52	; 0x34
 800a4a6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7fe f802 	bl	80084b4 <ld_word>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d127      	bne.n	800a50c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4be:	3334      	adds	r3, #52	; 0x34
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f7fe f80f 	bl	80084e4 <ld_dword>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	4a1d      	ldr	r2, [pc, #116]	; (800a540 <find_volume+0x494>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d11e      	bne.n	800a50c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4d0:	3334      	adds	r3, #52	; 0x34
 800a4d2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe f804 	bl	80084e4 <ld_dword>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	4a19      	ldr	r2, [pc, #100]	; (800a544 <find_volume+0x498>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d113      	bne.n	800a50c <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a4e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e6:	3334      	adds	r3, #52	; 0x34
 800a4e8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f7fd fff9 	bl	80084e4 <ld_dword>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f6:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4fa:	3334      	adds	r3, #52	; 0x34
 800a4fc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a500:	4618      	mov	r0, r3
 800a502:	f7fd ffef 	bl	80084e4 <ld_dword>
 800a506:	4602      	mov	r2, r0
 800a508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50a:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a512:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a514:	4b0c      	ldr	r3, [pc, #48]	; (800a548 <find_volume+0x49c>)
 800a516:	881b      	ldrh	r3, [r3, #0]
 800a518:	3301      	adds	r3, #1
 800a51a:	b29a      	uxth	r2, r3
 800a51c:	4b0a      	ldr	r3, [pc, #40]	; (800a548 <find_volume+0x49c>)
 800a51e:	801a      	strh	r2, [r3, #0]
 800a520:	4b09      	ldr	r3, [pc, #36]	; (800a548 <find_volume+0x49c>)
 800a522:	881a      	ldrh	r2, [r3, #0]
 800a524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a526:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a52a:	4a08      	ldr	r2, [pc, #32]	; (800a54c <find_volume+0x4a0>)
 800a52c:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a52e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a530:	f7fe fa08 	bl	8008944 <clear_lock>
#endif
	return FR_OK;
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	3758      	adds	r7, #88	; 0x58
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	41615252 	.word	0x41615252
 800a544:	61417272 	.word	0x61417272
 800a548:	2000009c 	.word	0x2000009c
 800a54c:	200000c0 	.word	0x200000c0

0800a550 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a55a:	2309      	movs	r3, #9
 800a55c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d01c      	beq.n	800a59e <validate+0x4e>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d018      	beq.n	800a59e <validate+0x4e>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d013      	beq.n	800a59e <validate+0x4e>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	889a      	ldrh	r2, [r3, #4]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	88db      	ldrh	r3, [r3, #6]
 800a580:	429a      	cmp	r2, r3
 800a582:	d10c      	bne.n	800a59e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	785b      	ldrb	r3, [r3, #1]
 800a58a:	4618      	mov	r0, r3
 800a58c:	f7fd fef4 	bl	8008378 <disk_status>
 800a590:	4603      	mov	r3, r0
 800a592:	f003 0301 	and.w	r3, r3, #1
 800a596:	2b00      	cmp	r3, #0
 800a598:	d101      	bne.n	800a59e <validate+0x4e>
			res = FR_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a59e:	7bfb      	ldrb	r3, [r7, #15]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d102      	bne.n	800a5aa <validate+0x5a>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	e000      	b.n	800a5ac <validate+0x5c>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	683a      	ldr	r2, [r7, #0]
 800a5ae:	6013      	str	r3, [r2, #0]
	return res;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
	...

0800a5bc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a5ce:	f107 0310 	add.w	r3, r7, #16
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7ff fccf 	bl	8009f76 <get_ldnumber>
 800a5d8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	da01      	bge.n	800a5e4 <f_mount+0x28>
 800a5e0:	230b      	movs	r3, #11
 800a5e2:	e02b      	b.n	800a63c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a5e4:	4a17      	ldr	r2, [pc, #92]	; (800a644 <f_mount+0x88>)
 800a5e6:	69fb      	ldr	r3, [r7, #28]
 800a5e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5ec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a5ee:	69bb      	ldr	r3, [r7, #24]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d005      	beq.n	800a600 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a5f4:	69b8      	ldr	r0, [r7, #24]
 800a5f6:	f7fe f9a5 	bl	8008944 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a5fa:	69bb      	ldr	r3, [r7, #24]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d002      	beq.n	800a60c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2200      	movs	r2, #0
 800a60a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a60c:	68fa      	ldr	r2, [r7, #12]
 800a60e:	490d      	ldr	r1, [pc, #52]	; (800a644 <f_mount+0x88>)
 800a610:	69fb      	ldr	r3, [r7, #28]
 800a612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <f_mount+0x66>
 800a61c:	79fb      	ldrb	r3, [r7, #7]
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d001      	beq.n	800a626 <f_mount+0x6a>
 800a622:	2300      	movs	r3, #0
 800a624:	e00a      	b.n	800a63c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a626:	f107 010c 	add.w	r1, r7, #12
 800a62a:	f107 0308 	add.w	r3, r7, #8
 800a62e:	2200      	movs	r2, #0
 800a630:	4618      	mov	r0, r3
 800a632:	f7ff fd3b 	bl	800a0ac <find_volume>
 800a636:	4603      	mov	r3, r0
 800a638:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a63a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3720      	adds	r7, #32
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}
 800a644:	20000098 	.word	0x20000098

0800a648 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b09a      	sub	sp, #104	; 0x68
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	4613      	mov	r3, r2
 800a654:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d101      	bne.n	800a660 <f_open+0x18>
 800a65c:	2309      	movs	r3, #9
 800a65e:	e1ad      	b.n	800a9bc <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a660:	79fb      	ldrb	r3, [r7, #7]
 800a662:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a666:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a668:	79fa      	ldrb	r2, [r7, #7]
 800a66a:	f107 0114 	add.w	r1, r7, #20
 800a66e:	f107 0308 	add.w	r3, r7, #8
 800a672:	4618      	mov	r0, r3
 800a674:	f7ff fd1a 	bl	800a0ac <find_volume>
 800a678:	4603      	mov	r3, r0
 800a67a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a67e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a682:	2b00      	cmp	r3, #0
 800a684:	f040 8191 	bne.w	800a9aa <f_open+0x362>
		dj.obj.fs = fs;
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	f107 0318 	add.w	r3, r7, #24
 800a692:	4611      	mov	r1, r2
 800a694:	4618      	mov	r0, r3
 800a696:	f7ff fbfd 	bl	8009e94 <follow_path>
 800a69a:	4603      	mov	r3, r0
 800a69c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a6a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d11a      	bne.n	800a6de <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a6a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a6ac:	b25b      	sxtb	r3, r3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	da03      	bge.n	800a6ba <f_open+0x72>
				res = FR_INVALID_NAME;
 800a6b2:	2306      	movs	r3, #6
 800a6b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a6b8:	e011      	b.n	800a6de <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a6ba:	79fb      	ldrb	r3, [r7, #7]
 800a6bc:	f023 0301 	bic.w	r3, r3, #1
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	bf14      	ite	ne
 800a6c4:	2301      	movne	r3, #1
 800a6c6:	2300      	moveq	r3, #0
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	f107 0318 	add.w	r3, r7, #24
 800a6d0:	4611      	mov	r1, r2
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fd ffee 	bl	80086b4 <chk_lock>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a6de:	79fb      	ldrb	r3, [r7, #7]
 800a6e0:	f003 031c 	and.w	r3, r3, #28
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d07f      	beq.n	800a7e8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a6e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d017      	beq.n	800a720 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a6f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a6f4:	2b04      	cmp	r3, #4
 800a6f6:	d10e      	bne.n	800a716 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a6f8:	f7fe f838 	bl	800876c <enq_lock>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d006      	beq.n	800a710 <f_open+0xc8>
 800a702:	f107 0318 	add.w	r3, r7, #24
 800a706:	4618      	mov	r0, r3
 800a708:	f7ff f914 	bl	8009934 <dir_register>
 800a70c:	4603      	mov	r3, r0
 800a70e:	e000      	b.n	800a712 <f_open+0xca>
 800a710:	2312      	movs	r3, #18
 800a712:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a716:	79fb      	ldrb	r3, [r7, #7]
 800a718:	f043 0308 	orr.w	r3, r3, #8
 800a71c:	71fb      	strb	r3, [r7, #7]
 800a71e:	e010      	b.n	800a742 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a720:	7fbb      	ldrb	r3, [r7, #30]
 800a722:	f003 0311 	and.w	r3, r3, #17
 800a726:	2b00      	cmp	r3, #0
 800a728:	d003      	beq.n	800a732 <f_open+0xea>
					res = FR_DENIED;
 800a72a:	2307      	movs	r3, #7
 800a72c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a730:	e007      	b.n	800a742 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a732:	79fb      	ldrb	r3, [r7, #7]
 800a734:	f003 0304 	and.w	r3, r3, #4
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d002      	beq.n	800a742 <f_open+0xfa>
 800a73c:	2308      	movs	r3, #8
 800a73e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a742:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a746:	2b00      	cmp	r3, #0
 800a748:	d168      	bne.n	800a81c <f_open+0x1d4>
 800a74a:	79fb      	ldrb	r3, [r7, #7]
 800a74c:	f003 0308 	and.w	r3, r3, #8
 800a750:	2b00      	cmp	r3, #0
 800a752:	d063      	beq.n	800a81c <f_open+0x1d4>
				dw = GET_FATTIME();
 800a754:	f7fd fbc0 	bl	8007ed8 <get_fattime>
 800a758:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a75c:	330e      	adds	r3, #14
 800a75e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a760:	4618      	mov	r0, r3
 800a762:	f7fd fefd 	bl	8008560 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a768:	3316      	adds	r3, #22
 800a76a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7fd fef7 	bl	8008560 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a774:	330b      	adds	r3, #11
 800a776:	2220      	movs	r2, #32
 800a778:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a77e:	4611      	mov	r1, r2
 800a780:	4618      	mov	r0, r3
 800a782:	f7fe fe4e 	bl	8009422 <ld_clust>
 800a786:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a78c:	2200      	movs	r2, #0
 800a78e:	4618      	mov	r0, r3
 800a790:	f7fe fe66 	bl	8009460 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a796:	331c      	adds	r3, #28
 800a798:	2100      	movs	r1, #0
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7fd fee0 	bl	8008560 <st_dword>
					fs->wflag = 1;
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a7a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d037      	beq.n	800a81c <f_open+0x1d4>
						dw = fs->winsect;
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7b0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a7b2:	f107 0318 	add.w	r3, r7, #24
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7fe fb79 	bl	8008eb2 <remove_chain>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800a7c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d126      	bne.n	800a81c <f_open+0x1d4>
							res = move_window(fs, dw);
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe f91e 	bl	8008a14 <move_window>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a7e2:	3a01      	subs	r2, #1
 800a7e4:	611a      	str	r2, [r3, #16]
 800a7e6:	e019      	b.n	800a81c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a7e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d115      	bne.n	800a81c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a7f0:	7fbb      	ldrb	r3, [r7, #30]
 800a7f2:	f003 0310 	and.w	r3, r3, #16
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d003      	beq.n	800a802 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a7fa:	2304      	movs	r3, #4
 800a7fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a800:	e00c      	b.n	800a81c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a802:	79fb      	ldrb	r3, [r7, #7]
 800a804:	f003 0302 	and.w	r3, r3, #2
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d007      	beq.n	800a81c <f_open+0x1d4>
 800a80c:	7fbb      	ldrb	r3, [r7, #30]
 800a80e:	f003 0301 	and.w	r3, r3, #1
 800a812:	2b00      	cmp	r3, #0
 800a814:	d002      	beq.n	800a81c <f_open+0x1d4>
						res = FR_DENIED;
 800a816:	2307      	movs	r3, #7
 800a818:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a81c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a820:	2b00      	cmp	r3, #0
 800a822:	d128      	bne.n	800a876 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a824:	79fb      	ldrb	r3, [r7, #7]
 800a826:	f003 0308 	and.w	r3, r3, #8
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d003      	beq.n	800a836 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a82e:	79fb      	ldrb	r3, [r7, #7]
 800a830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a834:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a83e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a844:	79fb      	ldrb	r3, [r7, #7]
 800a846:	f023 0301 	bic.w	r3, r3, #1
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	bf14      	ite	ne
 800a84e:	2301      	movne	r3, #1
 800a850:	2300      	moveq	r3, #0
 800a852:	b2db      	uxtb	r3, r3
 800a854:	461a      	mov	r2, r3
 800a856:	f107 0318 	add.w	r3, r7, #24
 800a85a:	4611      	mov	r1, r2
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7fd ffa7 	bl	80087b0 <inc_lock>
 800a862:	4602      	mov	r2, r0
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d102      	bne.n	800a876 <f_open+0x22e>
 800a870:	2302      	movs	r3, #2
 800a872:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a876:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	f040 8095 	bne.w	800a9aa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a884:	4611      	mov	r1, r2
 800a886:	4618      	mov	r0, r3
 800a888:	f7fe fdcb 	bl	8009422 <ld_clust>
 800a88c:	4602      	mov	r2, r0
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a894:	331c      	adds	r3, #28
 800a896:	4618      	mov	r0, r3
 800a898:	f7fd fe24 	bl	80084e4 <ld_dword>
 800a89c:	4602      	mov	r2, r0
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a8a8:	697a      	ldr	r2, [r7, #20]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	88da      	ldrh	r2, [r3, #6]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	79fa      	ldrb	r2, [r7, #7]
 800a8ba:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	3330      	adds	r3, #48	; 0x30
 800a8d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7fd fe8e 	bl	80085fa <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a8de:	79fb      	ldrb	r3, [r7, #7]
 800a8e0:	f003 0320 	and.w	r3, r3, #32
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d060      	beq.n	800a9aa <f_open+0x362>
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	68db      	ldr	r3, [r3, #12]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d05c      	beq.n	800a9aa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	68da      	ldr	r2, [r3, #12]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	895b      	ldrh	r3, [r3, #10]
 800a8fc:	025b      	lsls	r3, r3, #9
 800a8fe:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	689b      	ldr	r3, [r3, #8]
 800a904:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	68db      	ldr	r3, [r3, #12]
 800a90a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a90c:	e016      	b.n	800a93c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a912:	4618      	mov	r0, r3
 800a914:	f7fe f939 	bl	8008b8a <get_fat>
 800a918:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a91a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d802      	bhi.n	800a926 <f_open+0x2de>
 800a920:	2302      	movs	r3, #2
 800a922:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a926:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a92c:	d102      	bne.n	800a934 <f_open+0x2ec>
 800a92e:	2301      	movs	r3, #1
 800a930:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a934:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a938:	1ad3      	subs	r3, r2, r3
 800a93a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a93c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a940:	2b00      	cmp	r3, #0
 800a942:	d103      	bne.n	800a94c <f_open+0x304>
 800a944:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a948:	429a      	cmp	r2, r3
 800a94a:	d8e0      	bhi.n	800a90e <f_open+0x2c6>
				}
				fp->clust = clst;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a950:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a952:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a956:	2b00      	cmp	r3, #0
 800a958:	d127      	bne.n	800a9aa <f_open+0x362>
 800a95a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a95c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a960:	2b00      	cmp	r3, #0
 800a962:	d022      	beq.n	800a9aa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a968:	4618      	mov	r0, r3
 800a96a:	f7fe f8ef 	bl	8008b4c <clust2sect>
 800a96e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800a970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a972:	2b00      	cmp	r3, #0
 800a974:	d103      	bne.n	800a97e <f_open+0x336>
						res = FR_INT_ERR;
 800a976:	2302      	movs	r3, #2
 800a978:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a97c:	e015      	b.n	800a9aa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a97e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a980:	0a5a      	lsrs	r2, r3, #9
 800a982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a984:	441a      	add	r2, r3
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	7858      	ldrb	r0, [r3, #1]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6a1a      	ldr	r2, [r3, #32]
 800a998:	2301      	movs	r3, #1
 800a99a:	f7fd fd2d 	bl	80083f8 <disk_read>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d002      	beq.n	800a9aa <f_open+0x362>
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a9aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d002      	beq.n	800a9b8 <f_open+0x370>
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a9b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3768      	adds	r7, #104	; 0x68
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b08e      	sub	sp, #56	; 0x38
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	607a      	str	r2, [r7, #4]
 800a9d0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f107 0214 	add.w	r2, r7, #20
 800a9e2:	4611      	mov	r1, r2
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f7ff fdb3 	bl	800a550 <validate>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a9f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d107      	bne.n	800aa08 <f_read+0x44>
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	7d5b      	ldrb	r3, [r3, #21]
 800a9fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800aa00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <f_read+0x4a>
 800aa08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aa0c:	e115      	b.n	800ac3a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	7d1b      	ldrb	r3, [r3, #20]
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d101      	bne.n	800aa1e <f_read+0x5a>
 800aa1a:	2307      	movs	r3, #7
 800aa1c:	e10d      	b.n	800ac3a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	68da      	ldr	r2, [r3, #12]
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	699b      	ldr	r3, [r3, #24]
 800aa26:	1ad3      	subs	r3, r2, r3
 800aa28:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	6a3b      	ldr	r3, [r7, #32]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	f240 80fe 	bls.w	800ac30 <f_read+0x26c>
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800aa38:	e0fa      	b.n	800ac30 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	699b      	ldr	r3, [r3, #24]
 800aa3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f040 80c6 	bne.w	800abd4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	699b      	ldr	r3, [r3, #24]
 800aa4c:	0a5b      	lsrs	r3, r3, #9
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	8952      	ldrh	r2, [r2, #10]
 800aa52:	3a01      	subs	r2, #1
 800aa54:	4013      	ands	r3, r2
 800aa56:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d12f      	bne.n	800aabe <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	699b      	ldr	r3, [r3, #24]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d103      	bne.n	800aa6e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	633b      	str	r3, [r7, #48]	; 0x30
 800aa6c:	e013      	b.n	800aa96 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d007      	beq.n	800aa86 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	699b      	ldr	r3, [r3, #24]
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	f7fe fb15 	bl	80090ac <clmt_clust>
 800aa82:	6338      	str	r0, [r7, #48]	; 0x30
 800aa84:	e007      	b.n	800aa96 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	69db      	ldr	r3, [r3, #28]
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	4610      	mov	r0, r2
 800aa90:	f7fe f87b 	bl	8008b8a <get_fat>
 800aa94:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d804      	bhi.n	800aaa6 <f_read+0xe2>
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2202      	movs	r2, #2
 800aaa0:	755a      	strb	r2, [r3, #21]
 800aaa2:	2302      	movs	r3, #2
 800aaa4:	e0c9      	b.n	800ac3a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaac:	d104      	bne.n	800aab8 <f_read+0xf4>
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2201      	movs	r2, #1
 800aab2:	755a      	strb	r2, [r3, #21]
 800aab4:	2301      	movs	r3, #1
 800aab6:	e0c0      	b.n	800ac3a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aabc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800aabe:	697a      	ldr	r2, [r7, #20]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	69db      	ldr	r3, [r3, #28]
 800aac4:	4619      	mov	r1, r3
 800aac6:	4610      	mov	r0, r2
 800aac8:	f7fe f840 	bl	8008b4c <clust2sect>
 800aacc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800aace:	69bb      	ldr	r3, [r7, #24]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d104      	bne.n	800aade <f_read+0x11a>
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2202      	movs	r2, #2
 800aad8:	755a      	strb	r2, [r3, #21]
 800aada:	2302      	movs	r3, #2
 800aadc:	e0ad      	b.n	800ac3a <f_read+0x276>
			sect += csect;
 800aade:	69ba      	ldr	r2, [r7, #24]
 800aae0:	69fb      	ldr	r3, [r7, #28]
 800aae2:	4413      	add	r3, r2
 800aae4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	0a5b      	lsrs	r3, r3, #9
 800aaea:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800aaec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d039      	beq.n	800ab66 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800aaf2:	69fa      	ldr	r2, [r7, #28]
 800aaf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf6:	4413      	add	r3, r2
 800aaf8:	697a      	ldr	r2, [r7, #20]
 800aafa:	8952      	ldrh	r2, [r2, #10]
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d905      	bls.n	800ab0c <f_read+0x148>
					cc = fs->csize - csect;
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	895b      	ldrh	r3, [r3, #10]
 800ab04:	461a      	mov	r2, r3
 800ab06:	69fb      	ldr	r3, [r7, #28]
 800ab08:	1ad3      	subs	r3, r2, r3
 800ab0a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	7858      	ldrb	r0, [r3, #1]
 800ab10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab12:	69ba      	ldr	r2, [r7, #24]
 800ab14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab16:	f7fd fc6f 	bl	80083f8 <disk_read>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d004      	beq.n	800ab2a <f_read+0x166>
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2201      	movs	r2, #1
 800ab24:	755a      	strb	r2, [r3, #21]
 800ab26:	2301      	movs	r3, #1
 800ab28:	e087      	b.n	800ac3a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	7d1b      	ldrb	r3, [r3, #20]
 800ab2e:	b25b      	sxtb	r3, r3
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	da14      	bge.n	800ab5e <f_read+0x19a>
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6a1a      	ldr	r2, [r3, #32]
 800ab38:	69bb      	ldr	r3, [r7, #24]
 800ab3a:	1ad3      	subs	r3, r2, r3
 800ab3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d90d      	bls.n	800ab5e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	6a1a      	ldr	r2, [r3, #32]
 800ab46:	69bb      	ldr	r3, [r7, #24]
 800ab48:	1ad3      	subs	r3, r2, r3
 800ab4a:	025b      	lsls	r3, r3, #9
 800ab4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab4e:	18d0      	adds	r0, r2, r3
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	3330      	adds	r3, #48	; 0x30
 800ab54:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab58:	4619      	mov	r1, r3
 800ab5a:	f7fd fd2d 	bl	80085b8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ab5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab60:	025b      	lsls	r3, r3, #9
 800ab62:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ab64:	e050      	b.n	800ac08 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	6a1b      	ldr	r3, [r3, #32]
 800ab6a:	69ba      	ldr	r2, [r7, #24]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d02e      	beq.n	800abce <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	7d1b      	ldrb	r3, [r3, #20]
 800ab74:	b25b      	sxtb	r3, r3
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	da18      	bge.n	800abac <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	7858      	ldrb	r0, [r3, #1]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6a1a      	ldr	r2, [r3, #32]
 800ab88:	2301      	movs	r3, #1
 800ab8a:	f7fd fc55 	bl	8008438 <disk_write>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d004      	beq.n	800ab9e <f_read+0x1da>
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2201      	movs	r2, #1
 800ab98:	755a      	strb	r2, [r3, #21]
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	e04d      	b.n	800ac3a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	7d1b      	ldrb	r3, [r3, #20]
 800aba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aba6:	b2da      	uxtb	r2, r3
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	7858      	ldrb	r0, [r3, #1]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800abb6:	2301      	movs	r3, #1
 800abb8:	69ba      	ldr	r2, [r7, #24]
 800abba:	f7fd fc1d 	bl	80083f8 <disk_read>
 800abbe:	4603      	mov	r3, r0
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d004      	beq.n	800abce <f_read+0x20a>
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2201      	movs	r2, #1
 800abc8:	755a      	strb	r2, [r3, #21]
 800abca:	2301      	movs	r3, #1
 800abcc:	e035      	b.n	800ac3a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	69ba      	ldr	r2, [r7, #24]
 800abd2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	699b      	ldr	r3, [r3, #24]
 800abd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abdc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800abe0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800abe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d901      	bls.n	800abee <f_read+0x22a>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abfc:	4413      	add	r3, r2
 800abfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac00:	4619      	mov	r1, r3
 800ac02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac04:	f7fd fcd8 	bl	80085b8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ac08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac0c:	4413      	add	r3, r2
 800ac0e:	627b      	str	r3, [r7, #36]	; 0x24
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	699a      	ldr	r2, [r3, #24]
 800ac14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac16:	441a      	add	r2, r3
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	619a      	str	r2, [r3, #24]
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac22:	441a      	add	r2, r3
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	601a      	str	r2, [r3, #0]
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac2c:	1ad3      	subs	r3, r2, r3
 800ac2e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f47f af01 	bne.w	800aa3a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3738      	adds	r7, #56	; 0x38
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b08c      	sub	sp, #48	; 0x30
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	60f8      	str	r0, [r7, #12]
 800ac4a:	60b9      	str	r1, [r7, #8]
 800ac4c:	607a      	str	r2, [r7, #4]
 800ac4e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	2200      	movs	r2, #0
 800ac58:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f107 0210 	add.w	r2, r7, #16
 800ac60:	4611      	mov	r1, r2
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7ff fc74 	bl	800a550 <validate>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ac6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d107      	bne.n	800ac86 <f_write+0x44>
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	7d5b      	ldrb	r3, [r3, #21]
 800ac7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ac7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d002      	beq.n	800ac8c <f_write+0x4a>
 800ac86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac8a:	e14b      	b.n	800af24 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	7d1b      	ldrb	r3, [r3, #20]
 800ac90:	f003 0302 	and.w	r3, r3, #2
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d101      	bne.n	800ac9c <f_write+0x5a>
 800ac98:	2307      	movs	r3, #7
 800ac9a:	e143      	b.n	800af24 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	699a      	ldr	r2, [r3, #24]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	441a      	add	r2, r3
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	699b      	ldr	r3, [r3, #24]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	f080 812d 	bcs.w	800af08 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	43db      	mvns	r3, r3
 800acb4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800acb6:	e127      	b.n	800af08 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	699b      	ldr	r3, [r3, #24]
 800acbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f040 80e3 	bne.w	800ae8c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	699b      	ldr	r3, [r3, #24]
 800acca:	0a5b      	lsrs	r3, r3, #9
 800accc:	693a      	ldr	r2, [r7, #16]
 800acce:	8952      	ldrh	r2, [r2, #10]
 800acd0:	3a01      	subs	r2, #1
 800acd2:	4013      	ands	r3, r2
 800acd4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d143      	bne.n	800ad64 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	699b      	ldr	r3, [r3, #24]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d10c      	bne.n	800acfe <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800acea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acec:	2b00      	cmp	r3, #0
 800acee:	d11a      	bne.n	800ad26 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2100      	movs	r1, #0
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7fe f941 	bl	8008f7c <create_chain>
 800acfa:	62b8      	str	r0, [r7, #40]	; 0x28
 800acfc:	e013      	b.n	800ad26 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d007      	beq.n	800ad16 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	699b      	ldr	r3, [r3, #24]
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f7fe f9cd 	bl	80090ac <clmt_clust>
 800ad12:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad14:	e007      	b.n	800ad26 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ad16:	68fa      	ldr	r2, [r7, #12]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	69db      	ldr	r3, [r3, #28]
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	4610      	mov	r0, r2
 800ad20:	f7fe f92c 	bl	8008f7c <create_chain>
 800ad24:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ad26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	f000 80f2 	beq.w	800af12 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d104      	bne.n	800ad3e <f_write+0xfc>
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2202      	movs	r2, #2
 800ad38:	755a      	strb	r2, [r3, #21]
 800ad3a:	2302      	movs	r3, #2
 800ad3c:	e0f2      	b.n	800af24 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad44:	d104      	bne.n	800ad50 <f_write+0x10e>
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	755a      	strb	r2, [r3, #21]
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e0e9      	b.n	800af24 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad54:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d102      	bne.n	800ad64 <f_write+0x122>
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad62:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	7d1b      	ldrb	r3, [r3, #20]
 800ad68:	b25b      	sxtb	r3, r3
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	da18      	bge.n	800ada0 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	7858      	ldrb	r0, [r3, #1]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6a1a      	ldr	r2, [r3, #32]
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	f7fd fb5b 	bl	8008438 <disk_write>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d004      	beq.n	800ad92 <f_write+0x150>
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	755a      	strb	r2, [r3, #21]
 800ad8e:	2301      	movs	r3, #1
 800ad90:	e0c8      	b.n	800af24 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	7d1b      	ldrb	r3, [r3, #20]
 800ad96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ada0:	693a      	ldr	r2, [r7, #16]
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	69db      	ldr	r3, [r3, #28]
 800ada6:	4619      	mov	r1, r3
 800ada8:	4610      	mov	r0, r2
 800adaa:	f7fd fecf 	bl	8008b4c <clust2sect>
 800adae:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d104      	bne.n	800adc0 <f_write+0x17e>
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2202      	movs	r2, #2
 800adba:	755a      	strb	r2, [r3, #21]
 800adbc:	2302      	movs	r3, #2
 800adbe:	e0b1      	b.n	800af24 <f_write+0x2e2>
			sect += csect;
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	4413      	add	r3, r2
 800adc6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	0a5b      	lsrs	r3, r3, #9
 800adcc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800adce:	6a3b      	ldr	r3, [r7, #32]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d03c      	beq.n	800ae4e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800add4:	69ba      	ldr	r2, [r7, #24]
 800add6:	6a3b      	ldr	r3, [r7, #32]
 800add8:	4413      	add	r3, r2
 800adda:	693a      	ldr	r2, [r7, #16]
 800addc:	8952      	ldrh	r2, [r2, #10]
 800adde:	4293      	cmp	r3, r2
 800ade0:	d905      	bls.n	800adee <f_write+0x1ac>
					cc = fs->csize - csect;
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	895b      	ldrh	r3, [r3, #10]
 800ade6:	461a      	mov	r2, r3
 800ade8:	69bb      	ldr	r3, [r7, #24]
 800adea:	1ad3      	subs	r3, r2, r3
 800adec:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	7858      	ldrb	r0, [r3, #1]
 800adf2:	6a3b      	ldr	r3, [r7, #32]
 800adf4:	697a      	ldr	r2, [r7, #20]
 800adf6:	69f9      	ldr	r1, [r7, #28]
 800adf8:	f7fd fb1e 	bl	8008438 <disk_write>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d004      	beq.n	800ae0c <f_write+0x1ca>
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2201      	movs	r2, #1
 800ae06:	755a      	strb	r2, [r3, #21]
 800ae08:	2301      	movs	r3, #1
 800ae0a:	e08b      	b.n	800af24 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6a1a      	ldr	r2, [r3, #32]
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	1ad3      	subs	r3, r2, r3
 800ae14:	6a3a      	ldr	r2, [r7, #32]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d915      	bls.n	800ae46 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	6a1a      	ldr	r2, [r3, #32]
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	1ad3      	subs	r3, r2, r3
 800ae28:	025b      	lsls	r3, r3, #9
 800ae2a:	69fa      	ldr	r2, [r7, #28]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae32:	4619      	mov	r1, r3
 800ae34:	f7fd fbc0 	bl	80085b8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	7d1b      	ldrb	r3, [r3, #20]
 800ae3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae40:	b2da      	uxtb	r2, r3
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ae46:	6a3b      	ldr	r3, [r7, #32]
 800ae48:	025b      	lsls	r3, r3, #9
 800ae4a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ae4c:	e03f      	b.n	800aece <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	6a1b      	ldr	r3, [r3, #32]
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d016      	beq.n	800ae86 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	699a      	ldr	r2, [r3, #24]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d210      	bcs.n	800ae86 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	7858      	ldrb	r0, [r3, #1]
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae6e:	2301      	movs	r3, #1
 800ae70:	697a      	ldr	r2, [r7, #20]
 800ae72:	f7fd fac1 	bl	80083f8 <disk_read>
 800ae76:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d004      	beq.n	800ae86 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	755a      	strb	r2, [r3, #21]
 800ae82:	2301      	movs	r3, #1
 800ae84:	e04e      	b.n	800af24 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	697a      	ldr	r2, [r7, #20]
 800ae8a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	699b      	ldr	r3, [r3, #24]
 800ae90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae94:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ae98:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ae9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	429a      	cmp	r2, r3
 800aea0:	d901      	bls.n	800aea6 <f_write+0x264>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeb4:	4413      	add	r3, r2
 800aeb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeb8:	69f9      	ldr	r1, [r7, #28]
 800aeba:	4618      	mov	r0, r3
 800aebc:	f7fd fb7c 	bl	80085b8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	7d1b      	ldrb	r3, [r3, #20]
 800aec4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800aec8:	b2da      	uxtb	r2, r3
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800aece:	69fa      	ldr	r2, [r7, #28]
 800aed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aed2:	4413      	add	r3, r2
 800aed4:	61fb      	str	r3, [r7, #28]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	699a      	ldr	r2, [r3, #24]
 800aeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aedc:	441a      	add	r2, r3
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	619a      	str	r2, [r3, #24]
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	68da      	ldr	r2, [r3, #12]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	699b      	ldr	r3, [r3, #24]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	bf38      	it	cc
 800aeee:	461a      	movcc	r2, r3
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	60da      	str	r2, [r3, #12]
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aefa:	441a      	add	r2, r3
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	601a      	str	r2, [r3, #0]
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af04:	1ad3      	subs	r3, r2, r3
 800af06:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	f47f aed4 	bne.w	800acb8 <f_write+0x76>
 800af10:	e000      	b.n	800af14 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800af12:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	7d1b      	ldrb	r3, [r3, #20]
 800af18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	3730      	adds	r7, #48	; 0x30
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}

0800af2c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b086      	sub	sp, #24
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f107 0208 	add.w	r2, r7, #8
 800af3a:	4611      	mov	r1, r2
 800af3c:	4618      	mov	r0, r3
 800af3e:	f7ff fb07 	bl	800a550 <validate>
 800af42:	4603      	mov	r3, r0
 800af44:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800af46:	7dfb      	ldrb	r3, [r7, #23]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d168      	bne.n	800b01e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	7d1b      	ldrb	r3, [r3, #20]
 800af50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af54:	2b00      	cmp	r3, #0
 800af56:	d062      	beq.n	800b01e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	7d1b      	ldrb	r3, [r3, #20]
 800af5c:	b25b      	sxtb	r3, r3
 800af5e:	2b00      	cmp	r3, #0
 800af60:	da15      	bge.n	800af8e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	7858      	ldrb	r0, [r3, #1]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6a1a      	ldr	r2, [r3, #32]
 800af70:	2301      	movs	r3, #1
 800af72:	f7fd fa61 	bl	8008438 <disk_write>
 800af76:	4603      	mov	r3, r0
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d001      	beq.n	800af80 <f_sync+0x54>
 800af7c:	2301      	movs	r3, #1
 800af7e:	e04f      	b.n	800b020 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	7d1b      	ldrb	r3, [r3, #20]
 800af84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af88:	b2da      	uxtb	r2, r3
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800af8e:	f7fc ffa3 	bl	8007ed8 <get_fattime>
 800af92:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800af94:	68ba      	ldr	r2, [r7, #8]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af9a:	4619      	mov	r1, r3
 800af9c:	4610      	mov	r0, r2
 800af9e:	f7fd fd39 	bl	8008a14 <move_window>
 800afa2:	4603      	mov	r3, r0
 800afa4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800afa6:	7dfb      	ldrb	r3, [r7, #23]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d138      	bne.n	800b01e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afb0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	330b      	adds	r3, #11
 800afb6:	781a      	ldrb	r2, [r3, #0]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	330b      	adds	r3, #11
 800afbc:	f042 0220 	orr.w	r2, r2, #32
 800afc0:	b2d2      	uxtb	r2, r2
 800afc2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6818      	ldr	r0, [r3, #0]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	461a      	mov	r2, r3
 800afce:	68f9      	ldr	r1, [r7, #12]
 800afd0:	f7fe fa46 	bl	8009460 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f103 021c 	add.w	r2, r3, #28
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	4619      	mov	r1, r3
 800afe0:	4610      	mov	r0, r2
 800afe2:	f7fd fabd 	bl	8008560 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	3316      	adds	r3, #22
 800afea:	6939      	ldr	r1, [r7, #16]
 800afec:	4618      	mov	r0, r3
 800afee:	f7fd fab7 	bl	8008560 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	3312      	adds	r3, #18
 800aff6:	2100      	movs	r1, #0
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fd fa96 	bl	800852a <st_word>
					fs->wflag = 1;
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	2201      	movs	r2, #1
 800b002:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	4618      	mov	r0, r3
 800b008:	f7fd fd32 	bl	8008a70 <sync_fs>
 800b00c:	4603      	mov	r3, r0
 800b00e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	7d1b      	ldrb	r3, [r3, #20]
 800b014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b018:	b2da      	uxtb	r2, r3
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b01e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b020:	4618      	mov	r0, r3
 800b022:	3718      	adds	r7, #24
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f7ff ff7b 	bl	800af2c <f_sync>
 800b036:	4603      	mov	r3, r0
 800b038:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d118      	bne.n	800b072 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f107 0208 	add.w	r2, r7, #8
 800b046:	4611      	mov	r1, r2
 800b048:	4618      	mov	r0, r3
 800b04a:	f7ff fa81 	bl	800a550 <validate>
 800b04e:	4603      	mov	r3, r0
 800b050:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b052:	7bfb      	ldrb	r3, [r7, #15]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d10c      	bne.n	800b072 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	691b      	ldr	r3, [r3, #16]
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fd fc35 	bl	80088cc <dec_lock>
 800b062:	4603      	mov	r3, r0
 800b064:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b066:	7bfb      	ldrb	r3, [r7, #15]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d102      	bne.n	800b072 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b072:	7bfb      	ldrb	r3, [r7, #15]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3710      	adds	r7, #16
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b087      	sub	sp, #28
 800b080:	af00      	add	r7, sp, #0
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	4613      	mov	r3, r2
 800b088:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b08a:	2301      	movs	r3, #1
 800b08c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b08e:	2300      	movs	r3, #0
 800b090:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b092:	4b1f      	ldr	r3, [pc, #124]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b094:	7a5b      	ldrb	r3, [r3, #9]
 800b096:	b2db      	uxtb	r3, r3
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d131      	bne.n	800b100 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b09c:	4b1c      	ldr	r3, [pc, #112]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b09e:	7a5b      	ldrb	r3, [r3, #9]
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	4b1a      	ldr	r3, [pc, #104]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b0aa:	4b19      	ldr	r3, [pc, #100]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0ac:	7a5b      	ldrb	r3, [r3, #9]
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	4a17      	ldr	r2, [pc, #92]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	4413      	add	r3, r2
 800b0b6:	68fa      	ldr	r2, [r7, #12]
 800b0b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b0ba:	4b15      	ldr	r3, [pc, #84]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0bc:	7a5b      	ldrb	r3, [r3, #9]
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	4b13      	ldr	r3, [pc, #76]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0c4:	4413      	add	r3, r2
 800b0c6:	79fa      	ldrb	r2, [r7, #7]
 800b0c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b0ca:	4b11      	ldr	r3, [pc, #68]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0cc:	7a5b      	ldrb	r3, [r3, #9]
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	1c5a      	adds	r2, r3, #1
 800b0d2:	b2d1      	uxtb	r1, r2
 800b0d4:	4a0e      	ldr	r2, [pc, #56]	; (800b110 <FATFS_LinkDriverEx+0x94>)
 800b0d6:	7251      	strb	r1, [r2, #9]
 800b0d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b0da:	7dbb      	ldrb	r3, [r7, #22]
 800b0dc:	3330      	adds	r3, #48	; 0x30
 800b0de:	b2da      	uxtb	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	223a      	movs	r2, #58	; 0x3a
 800b0ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	3302      	adds	r3, #2
 800b0f0:	222f      	movs	r2, #47	; 0x2f
 800b0f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	3303      	adds	r3, #3
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b100:	7dfb      	ldrb	r3, [r7, #23]
}
 800b102:	4618      	mov	r0, r3
 800b104:	371c      	adds	r7, #28
 800b106:	46bd      	mov	sp, r7
 800b108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10c:	4770      	bx	lr
 800b10e:	bf00      	nop
 800b110:	200002c0 	.word	0x200002c0

0800b114 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b082      	sub	sp, #8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b11e:	2200      	movs	r2, #0
 800b120:	6839      	ldr	r1, [r7, #0]
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f7ff ffaa 	bl	800b07c <FATFS_LinkDriverEx>
 800b128:	4603      	mov	r3, r0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
	...

0800b134 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b134:	b480      	push	{r7}
 800b136:	b085      	sub	sp, #20
 800b138:	af00      	add	r7, sp, #0
 800b13a:	4603      	mov	r3, r0
 800b13c:	6039      	str	r1, [r7, #0]
 800b13e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b140:	88fb      	ldrh	r3, [r7, #6]
 800b142:	2b7f      	cmp	r3, #127	; 0x7f
 800b144:	d802      	bhi.n	800b14c <ff_convert+0x18>
		c = chr;
 800b146:	88fb      	ldrh	r3, [r7, #6]
 800b148:	81fb      	strh	r3, [r7, #14]
 800b14a:	e025      	b.n	800b198 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d00b      	beq.n	800b16a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b152:	88fb      	ldrh	r3, [r7, #6]
 800b154:	2bff      	cmp	r3, #255	; 0xff
 800b156:	d805      	bhi.n	800b164 <ff_convert+0x30>
 800b158:	88fb      	ldrh	r3, [r7, #6]
 800b15a:	3b80      	subs	r3, #128	; 0x80
 800b15c:	4a12      	ldr	r2, [pc, #72]	; (800b1a8 <ff_convert+0x74>)
 800b15e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b162:	e000      	b.n	800b166 <ff_convert+0x32>
 800b164:	2300      	movs	r3, #0
 800b166:	81fb      	strh	r3, [r7, #14]
 800b168:	e016      	b.n	800b198 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b16a:	2300      	movs	r3, #0
 800b16c:	81fb      	strh	r3, [r7, #14]
 800b16e:	e009      	b.n	800b184 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b170:	89fb      	ldrh	r3, [r7, #14]
 800b172:	4a0d      	ldr	r2, [pc, #52]	; (800b1a8 <ff_convert+0x74>)
 800b174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b178:	88fa      	ldrh	r2, [r7, #6]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d006      	beq.n	800b18c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b17e:	89fb      	ldrh	r3, [r7, #14]
 800b180:	3301      	adds	r3, #1
 800b182:	81fb      	strh	r3, [r7, #14]
 800b184:	89fb      	ldrh	r3, [r7, #14]
 800b186:	2b7f      	cmp	r3, #127	; 0x7f
 800b188:	d9f2      	bls.n	800b170 <ff_convert+0x3c>
 800b18a:	e000      	b.n	800b18e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b18c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b18e:	89fb      	ldrh	r3, [r7, #14]
 800b190:	3380      	adds	r3, #128	; 0x80
 800b192:	b29b      	uxth	r3, r3
 800b194:	b2db      	uxtb	r3, r3
 800b196:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b198:	89fb      	ldrh	r3, [r7, #14]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3714      	adds	r7, #20
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a4:	4770      	bx	lr
 800b1a6:	bf00      	nop
 800b1a8:	0800c750 	.word	0x0800c750

0800b1ac <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b087      	sub	sp, #28
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b1b6:	88fb      	ldrh	r3, [r7, #6]
 800b1b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1bc:	d201      	bcs.n	800b1c2 <ff_wtoupper+0x16>
 800b1be:	4b3e      	ldr	r3, [pc, #248]	; (800b2b8 <ff_wtoupper+0x10c>)
 800b1c0:	e000      	b.n	800b1c4 <ff_wtoupper+0x18>
 800b1c2:	4b3e      	ldr	r3, [pc, #248]	; (800b2bc <ff_wtoupper+0x110>)
 800b1c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	1c9a      	adds	r2, r3, #2
 800b1ca:	617a      	str	r2, [r7, #20]
 800b1cc:	881b      	ldrh	r3, [r3, #0]
 800b1ce:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b1d0:	8a7b      	ldrh	r3, [r7, #18]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d068      	beq.n	800b2a8 <ff_wtoupper+0xfc>
 800b1d6:	88fa      	ldrh	r2, [r7, #6]
 800b1d8:	8a7b      	ldrh	r3, [r7, #18]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d364      	bcc.n	800b2a8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	1c9a      	adds	r2, r3, #2
 800b1e2:	617a      	str	r2, [r7, #20]
 800b1e4:	881b      	ldrh	r3, [r3, #0]
 800b1e6:	823b      	strh	r3, [r7, #16]
 800b1e8:	8a3b      	ldrh	r3, [r7, #16]
 800b1ea:	0a1b      	lsrs	r3, r3, #8
 800b1ec:	81fb      	strh	r3, [r7, #14]
 800b1ee:	8a3b      	ldrh	r3, [r7, #16]
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b1f4:	88fa      	ldrh	r2, [r7, #6]
 800b1f6:	8a79      	ldrh	r1, [r7, #18]
 800b1f8:	8a3b      	ldrh	r3, [r7, #16]
 800b1fa:	440b      	add	r3, r1
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	da49      	bge.n	800b294 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b200:	89fb      	ldrh	r3, [r7, #14]
 800b202:	2b08      	cmp	r3, #8
 800b204:	d84f      	bhi.n	800b2a6 <ff_wtoupper+0xfa>
 800b206:	a201      	add	r2, pc, #4	; (adr r2, 800b20c <ff_wtoupper+0x60>)
 800b208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b20c:	0800b231 	.word	0x0800b231
 800b210:	0800b243 	.word	0x0800b243
 800b214:	0800b259 	.word	0x0800b259
 800b218:	0800b261 	.word	0x0800b261
 800b21c:	0800b269 	.word	0x0800b269
 800b220:	0800b271 	.word	0x0800b271
 800b224:	0800b279 	.word	0x0800b279
 800b228:	0800b281 	.word	0x0800b281
 800b22c:	0800b289 	.word	0x0800b289
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b230:	88fa      	ldrh	r2, [r7, #6]
 800b232:	8a7b      	ldrh	r3, [r7, #18]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	005b      	lsls	r3, r3, #1
 800b238:	697a      	ldr	r2, [r7, #20]
 800b23a:	4413      	add	r3, r2
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	80fb      	strh	r3, [r7, #6]
 800b240:	e027      	b.n	800b292 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b242:	88fa      	ldrh	r2, [r7, #6]
 800b244:	8a7b      	ldrh	r3, [r7, #18]
 800b246:	1ad3      	subs	r3, r2, r3
 800b248:	b29b      	uxth	r3, r3
 800b24a:	f003 0301 	and.w	r3, r3, #1
 800b24e:	b29b      	uxth	r3, r3
 800b250:	88fa      	ldrh	r2, [r7, #6]
 800b252:	1ad3      	subs	r3, r2, r3
 800b254:	80fb      	strh	r3, [r7, #6]
 800b256:	e01c      	b.n	800b292 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b258:	88fb      	ldrh	r3, [r7, #6]
 800b25a:	3b10      	subs	r3, #16
 800b25c:	80fb      	strh	r3, [r7, #6]
 800b25e:	e018      	b.n	800b292 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b260:	88fb      	ldrh	r3, [r7, #6]
 800b262:	3b20      	subs	r3, #32
 800b264:	80fb      	strh	r3, [r7, #6]
 800b266:	e014      	b.n	800b292 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b268:	88fb      	ldrh	r3, [r7, #6]
 800b26a:	3b30      	subs	r3, #48	; 0x30
 800b26c:	80fb      	strh	r3, [r7, #6]
 800b26e:	e010      	b.n	800b292 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b270:	88fb      	ldrh	r3, [r7, #6]
 800b272:	3b1a      	subs	r3, #26
 800b274:	80fb      	strh	r3, [r7, #6]
 800b276:	e00c      	b.n	800b292 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b278:	88fb      	ldrh	r3, [r7, #6]
 800b27a:	3308      	adds	r3, #8
 800b27c:	80fb      	strh	r3, [r7, #6]
 800b27e:	e008      	b.n	800b292 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b280:	88fb      	ldrh	r3, [r7, #6]
 800b282:	3b50      	subs	r3, #80	; 0x50
 800b284:	80fb      	strh	r3, [r7, #6]
 800b286:	e004      	b.n	800b292 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b288:	88fb      	ldrh	r3, [r7, #6]
 800b28a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800b28e:	80fb      	strh	r3, [r7, #6]
 800b290:	bf00      	nop
			}
			break;
 800b292:	e008      	b.n	800b2a6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b294:	89fb      	ldrh	r3, [r7, #14]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d195      	bne.n	800b1c6 <ff_wtoupper+0x1a>
 800b29a:	8a3b      	ldrh	r3, [r7, #16]
 800b29c:	005b      	lsls	r3, r3, #1
 800b29e:	697a      	ldr	r2, [r7, #20]
 800b2a0:	4413      	add	r3, r2
 800b2a2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b2a4:	e78f      	b.n	800b1c6 <ff_wtoupper+0x1a>
			break;
 800b2a6:	bf00      	nop
	}

	return chr;
 800b2a8:	88fb      	ldrh	r3, [r7, #6]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	371c      	adds	r7, #28
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop
 800b2b8:	0800c850 	.word	0x0800c850
 800b2bc:	0800ca44 	.word	0x0800ca44

0800b2c0 <__errno>:
 800b2c0:	4b01      	ldr	r3, [pc, #4]	; (800b2c8 <__errno+0x8>)
 800b2c2:	6818      	ldr	r0, [r3, #0]
 800b2c4:	4770      	bx	lr
 800b2c6:	bf00      	nop
 800b2c8:	2000000c 	.word	0x2000000c

0800b2cc <__libc_init_array>:
 800b2cc:	b570      	push	{r4, r5, r6, lr}
 800b2ce:	4d0d      	ldr	r5, [pc, #52]	; (800b304 <__libc_init_array+0x38>)
 800b2d0:	4c0d      	ldr	r4, [pc, #52]	; (800b308 <__libc_init_array+0x3c>)
 800b2d2:	1b64      	subs	r4, r4, r5
 800b2d4:	10a4      	asrs	r4, r4, #2
 800b2d6:	2600      	movs	r6, #0
 800b2d8:	42a6      	cmp	r6, r4
 800b2da:	d109      	bne.n	800b2f0 <__libc_init_array+0x24>
 800b2dc:	4d0b      	ldr	r5, [pc, #44]	; (800b30c <__libc_init_array+0x40>)
 800b2de:	4c0c      	ldr	r4, [pc, #48]	; (800b310 <__libc_init_array+0x44>)
 800b2e0:	f001 f948 	bl	800c574 <_init>
 800b2e4:	1b64      	subs	r4, r4, r5
 800b2e6:	10a4      	asrs	r4, r4, #2
 800b2e8:	2600      	movs	r6, #0
 800b2ea:	42a6      	cmp	r6, r4
 800b2ec:	d105      	bne.n	800b2fa <__libc_init_array+0x2e>
 800b2ee:	bd70      	pop	{r4, r5, r6, pc}
 800b2f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2f4:	4798      	blx	r3
 800b2f6:	3601      	adds	r6, #1
 800b2f8:	e7ee      	b.n	800b2d8 <__libc_init_array+0xc>
 800b2fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2fe:	4798      	blx	r3
 800b300:	3601      	adds	r6, #1
 800b302:	e7f2      	b.n	800b2ea <__libc_init_array+0x1e>
 800b304:	0800cba0 	.word	0x0800cba0
 800b308:	0800cba0 	.word	0x0800cba0
 800b30c:	0800cba0 	.word	0x0800cba0
 800b310:	0800cba4 	.word	0x0800cba4

0800b314 <memset>:
 800b314:	4402      	add	r2, r0
 800b316:	4603      	mov	r3, r0
 800b318:	4293      	cmp	r3, r2
 800b31a:	d100      	bne.n	800b31e <memset+0xa>
 800b31c:	4770      	bx	lr
 800b31e:	f803 1b01 	strb.w	r1, [r3], #1
 800b322:	e7f9      	b.n	800b318 <memset+0x4>

0800b324 <iprintf>:
 800b324:	b40f      	push	{r0, r1, r2, r3}
 800b326:	4b0a      	ldr	r3, [pc, #40]	; (800b350 <iprintf+0x2c>)
 800b328:	b513      	push	{r0, r1, r4, lr}
 800b32a:	681c      	ldr	r4, [r3, #0]
 800b32c:	b124      	cbz	r4, 800b338 <iprintf+0x14>
 800b32e:	69a3      	ldr	r3, [r4, #24]
 800b330:	b913      	cbnz	r3, 800b338 <iprintf+0x14>
 800b332:	4620      	mov	r0, r4
 800b334:	f000 f886 	bl	800b444 <__sinit>
 800b338:	ab05      	add	r3, sp, #20
 800b33a:	9a04      	ldr	r2, [sp, #16]
 800b33c:	68a1      	ldr	r1, [r4, #8]
 800b33e:	9301      	str	r3, [sp, #4]
 800b340:	4620      	mov	r0, r4
 800b342:	f000 faff 	bl	800b944 <_vfiprintf_r>
 800b346:	b002      	add	sp, #8
 800b348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b34c:	b004      	add	sp, #16
 800b34e:	4770      	bx	lr
 800b350:	2000000c 	.word	0x2000000c

0800b354 <siprintf>:
 800b354:	b40e      	push	{r1, r2, r3}
 800b356:	b500      	push	{lr}
 800b358:	b09c      	sub	sp, #112	; 0x70
 800b35a:	ab1d      	add	r3, sp, #116	; 0x74
 800b35c:	9002      	str	r0, [sp, #8]
 800b35e:	9006      	str	r0, [sp, #24]
 800b360:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b364:	4809      	ldr	r0, [pc, #36]	; (800b38c <siprintf+0x38>)
 800b366:	9107      	str	r1, [sp, #28]
 800b368:	9104      	str	r1, [sp, #16]
 800b36a:	4909      	ldr	r1, [pc, #36]	; (800b390 <siprintf+0x3c>)
 800b36c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b370:	9105      	str	r1, [sp, #20]
 800b372:	6800      	ldr	r0, [r0, #0]
 800b374:	9301      	str	r3, [sp, #4]
 800b376:	a902      	add	r1, sp, #8
 800b378:	f000 f9ba 	bl	800b6f0 <_svfiprintf_r>
 800b37c:	9b02      	ldr	r3, [sp, #8]
 800b37e:	2200      	movs	r2, #0
 800b380:	701a      	strb	r2, [r3, #0]
 800b382:	b01c      	add	sp, #112	; 0x70
 800b384:	f85d eb04 	ldr.w	lr, [sp], #4
 800b388:	b003      	add	sp, #12
 800b38a:	4770      	bx	lr
 800b38c:	2000000c 	.word	0x2000000c
 800b390:	ffff0208 	.word	0xffff0208

0800b394 <std>:
 800b394:	2300      	movs	r3, #0
 800b396:	b510      	push	{r4, lr}
 800b398:	4604      	mov	r4, r0
 800b39a:	e9c0 3300 	strd	r3, r3, [r0]
 800b39e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3a2:	6083      	str	r3, [r0, #8]
 800b3a4:	8181      	strh	r1, [r0, #12]
 800b3a6:	6643      	str	r3, [r0, #100]	; 0x64
 800b3a8:	81c2      	strh	r2, [r0, #14]
 800b3aa:	6183      	str	r3, [r0, #24]
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	2208      	movs	r2, #8
 800b3b0:	305c      	adds	r0, #92	; 0x5c
 800b3b2:	f7ff ffaf 	bl	800b314 <memset>
 800b3b6:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <std+0x38>)
 800b3b8:	6263      	str	r3, [r4, #36]	; 0x24
 800b3ba:	4b05      	ldr	r3, [pc, #20]	; (800b3d0 <std+0x3c>)
 800b3bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3be:	4b05      	ldr	r3, [pc, #20]	; (800b3d4 <std+0x40>)
 800b3c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b3c2:	4b05      	ldr	r3, [pc, #20]	; (800b3d8 <std+0x44>)
 800b3c4:	6224      	str	r4, [r4, #32]
 800b3c6:	6323      	str	r3, [r4, #48]	; 0x30
 800b3c8:	bd10      	pop	{r4, pc}
 800b3ca:	bf00      	nop
 800b3cc:	0800beed 	.word	0x0800beed
 800b3d0:	0800bf0f 	.word	0x0800bf0f
 800b3d4:	0800bf47 	.word	0x0800bf47
 800b3d8:	0800bf6b 	.word	0x0800bf6b

0800b3dc <_cleanup_r>:
 800b3dc:	4901      	ldr	r1, [pc, #4]	; (800b3e4 <_cleanup_r+0x8>)
 800b3de:	f000 b8af 	b.w	800b540 <_fwalk_reent>
 800b3e2:	bf00      	nop
 800b3e4:	0800c245 	.word	0x0800c245

0800b3e8 <__sfmoreglue>:
 800b3e8:	b570      	push	{r4, r5, r6, lr}
 800b3ea:	1e4a      	subs	r2, r1, #1
 800b3ec:	2568      	movs	r5, #104	; 0x68
 800b3ee:	4355      	muls	r5, r2
 800b3f0:	460e      	mov	r6, r1
 800b3f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b3f6:	f000 f8c5 	bl	800b584 <_malloc_r>
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	b140      	cbz	r0, 800b410 <__sfmoreglue+0x28>
 800b3fe:	2100      	movs	r1, #0
 800b400:	e9c0 1600 	strd	r1, r6, [r0]
 800b404:	300c      	adds	r0, #12
 800b406:	60a0      	str	r0, [r4, #8]
 800b408:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b40c:	f7ff ff82 	bl	800b314 <memset>
 800b410:	4620      	mov	r0, r4
 800b412:	bd70      	pop	{r4, r5, r6, pc}

0800b414 <__sfp_lock_acquire>:
 800b414:	4801      	ldr	r0, [pc, #4]	; (800b41c <__sfp_lock_acquire+0x8>)
 800b416:	f000 b8b3 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800b41a:	bf00      	nop
 800b41c:	20000c40 	.word	0x20000c40

0800b420 <__sfp_lock_release>:
 800b420:	4801      	ldr	r0, [pc, #4]	; (800b428 <__sfp_lock_release+0x8>)
 800b422:	f000 b8ae 	b.w	800b582 <__retarget_lock_release_recursive>
 800b426:	bf00      	nop
 800b428:	20000c40 	.word	0x20000c40

0800b42c <__sinit_lock_acquire>:
 800b42c:	4801      	ldr	r0, [pc, #4]	; (800b434 <__sinit_lock_acquire+0x8>)
 800b42e:	f000 b8a7 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800b432:	bf00      	nop
 800b434:	20000c3b 	.word	0x20000c3b

0800b438 <__sinit_lock_release>:
 800b438:	4801      	ldr	r0, [pc, #4]	; (800b440 <__sinit_lock_release+0x8>)
 800b43a:	f000 b8a2 	b.w	800b582 <__retarget_lock_release_recursive>
 800b43e:	bf00      	nop
 800b440:	20000c3b 	.word	0x20000c3b

0800b444 <__sinit>:
 800b444:	b510      	push	{r4, lr}
 800b446:	4604      	mov	r4, r0
 800b448:	f7ff fff0 	bl	800b42c <__sinit_lock_acquire>
 800b44c:	69a3      	ldr	r3, [r4, #24]
 800b44e:	b11b      	cbz	r3, 800b458 <__sinit+0x14>
 800b450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b454:	f7ff bff0 	b.w	800b438 <__sinit_lock_release>
 800b458:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b45c:	6523      	str	r3, [r4, #80]	; 0x50
 800b45e:	4b13      	ldr	r3, [pc, #76]	; (800b4ac <__sinit+0x68>)
 800b460:	4a13      	ldr	r2, [pc, #76]	; (800b4b0 <__sinit+0x6c>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	62a2      	str	r2, [r4, #40]	; 0x28
 800b466:	42a3      	cmp	r3, r4
 800b468:	bf04      	itt	eq
 800b46a:	2301      	moveq	r3, #1
 800b46c:	61a3      	streq	r3, [r4, #24]
 800b46e:	4620      	mov	r0, r4
 800b470:	f000 f820 	bl	800b4b4 <__sfp>
 800b474:	6060      	str	r0, [r4, #4]
 800b476:	4620      	mov	r0, r4
 800b478:	f000 f81c 	bl	800b4b4 <__sfp>
 800b47c:	60a0      	str	r0, [r4, #8]
 800b47e:	4620      	mov	r0, r4
 800b480:	f000 f818 	bl	800b4b4 <__sfp>
 800b484:	2200      	movs	r2, #0
 800b486:	60e0      	str	r0, [r4, #12]
 800b488:	2104      	movs	r1, #4
 800b48a:	6860      	ldr	r0, [r4, #4]
 800b48c:	f7ff ff82 	bl	800b394 <std>
 800b490:	68a0      	ldr	r0, [r4, #8]
 800b492:	2201      	movs	r2, #1
 800b494:	2109      	movs	r1, #9
 800b496:	f7ff ff7d 	bl	800b394 <std>
 800b49a:	68e0      	ldr	r0, [r4, #12]
 800b49c:	2202      	movs	r2, #2
 800b49e:	2112      	movs	r1, #18
 800b4a0:	f7ff ff78 	bl	800b394 <std>
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	61a3      	str	r3, [r4, #24]
 800b4a8:	e7d2      	b.n	800b450 <__sinit+0xc>
 800b4aa:	bf00      	nop
 800b4ac:	0800cb00 	.word	0x0800cb00
 800b4b0:	0800b3dd 	.word	0x0800b3dd

0800b4b4 <__sfp>:
 800b4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b6:	4607      	mov	r7, r0
 800b4b8:	f7ff ffac 	bl	800b414 <__sfp_lock_acquire>
 800b4bc:	4b1e      	ldr	r3, [pc, #120]	; (800b538 <__sfp+0x84>)
 800b4be:	681e      	ldr	r6, [r3, #0]
 800b4c0:	69b3      	ldr	r3, [r6, #24]
 800b4c2:	b913      	cbnz	r3, 800b4ca <__sfp+0x16>
 800b4c4:	4630      	mov	r0, r6
 800b4c6:	f7ff ffbd 	bl	800b444 <__sinit>
 800b4ca:	3648      	adds	r6, #72	; 0x48
 800b4cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	d503      	bpl.n	800b4dc <__sfp+0x28>
 800b4d4:	6833      	ldr	r3, [r6, #0]
 800b4d6:	b30b      	cbz	r3, 800b51c <__sfp+0x68>
 800b4d8:	6836      	ldr	r6, [r6, #0]
 800b4da:	e7f7      	b.n	800b4cc <__sfp+0x18>
 800b4dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b4e0:	b9d5      	cbnz	r5, 800b518 <__sfp+0x64>
 800b4e2:	4b16      	ldr	r3, [pc, #88]	; (800b53c <__sfp+0x88>)
 800b4e4:	60e3      	str	r3, [r4, #12]
 800b4e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b4ea:	6665      	str	r5, [r4, #100]	; 0x64
 800b4ec:	f000 f847 	bl	800b57e <__retarget_lock_init_recursive>
 800b4f0:	f7ff ff96 	bl	800b420 <__sfp_lock_release>
 800b4f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b4f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b4fc:	6025      	str	r5, [r4, #0]
 800b4fe:	61a5      	str	r5, [r4, #24]
 800b500:	2208      	movs	r2, #8
 800b502:	4629      	mov	r1, r5
 800b504:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b508:	f7ff ff04 	bl	800b314 <memset>
 800b50c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b510:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b514:	4620      	mov	r0, r4
 800b516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b518:	3468      	adds	r4, #104	; 0x68
 800b51a:	e7d9      	b.n	800b4d0 <__sfp+0x1c>
 800b51c:	2104      	movs	r1, #4
 800b51e:	4638      	mov	r0, r7
 800b520:	f7ff ff62 	bl	800b3e8 <__sfmoreglue>
 800b524:	4604      	mov	r4, r0
 800b526:	6030      	str	r0, [r6, #0]
 800b528:	2800      	cmp	r0, #0
 800b52a:	d1d5      	bne.n	800b4d8 <__sfp+0x24>
 800b52c:	f7ff ff78 	bl	800b420 <__sfp_lock_release>
 800b530:	230c      	movs	r3, #12
 800b532:	603b      	str	r3, [r7, #0]
 800b534:	e7ee      	b.n	800b514 <__sfp+0x60>
 800b536:	bf00      	nop
 800b538:	0800cb00 	.word	0x0800cb00
 800b53c:	ffff0001 	.word	0xffff0001

0800b540 <_fwalk_reent>:
 800b540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b544:	4606      	mov	r6, r0
 800b546:	4688      	mov	r8, r1
 800b548:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b54c:	2700      	movs	r7, #0
 800b54e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b552:	f1b9 0901 	subs.w	r9, r9, #1
 800b556:	d505      	bpl.n	800b564 <_fwalk_reent+0x24>
 800b558:	6824      	ldr	r4, [r4, #0]
 800b55a:	2c00      	cmp	r4, #0
 800b55c:	d1f7      	bne.n	800b54e <_fwalk_reent+0xe>
 800b55e:	4638      	mov	r0, r7
 800b560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b564:	89ab      	ldrh	r3, [r5, #12]
 800b566:	2b01      	cmp	r3, #1
 800b568:	d907      	bls.n	800b57a <_fwalk_reent+0x3a>
 800b56a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b56e:	3301      	adds	r3, #1
 800b570:	d003      	beq.n	800b57a <_fwalk_reent+0x3a>
 800b572:	4629      	mov	r1, r5
 800b574:	4630      	mov	r0, r6
 800b576:	47c0      	blx	r8
 800b578:	4307      	orrs	r7, r0
 800b57a:	3568      	adds	r5, #104	; 0x68
 800b57c:	e7e9      	b.n	800b552 <_fwalk_reent+0x12>

0800b57e <__retarget_lock_init_recursive>:
 800b57e:	4770      	bx	lr

0800b580 <__retarget_lock_acquire_recursive>:
 800b580:	4770      	bx	lr

0800b582 <__retarget_lock_release_recursive>:
 800b582:	4770      	bx	lr

0800b584 <_malloc_r>:
 800b584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b586:	1ccd      	adds	r5, r1, #3
 800b588:	f025 0503 	bic.w	r5, r5, #3
 800b58c:	3508      	adds	r5, #8
 800b58e:	2d0c      	cmp	r5, #12
 800b590:	bf38      	it	cc
 800b592:	250c      	movcc	r5, #12
 800b594:	2d00      	cmp	r5, #0
 800b596:	4606      	mov	r6, r0
 800b598:	db01      	blt.n	800b59e <_malloc_r+0x1a>
 800b59a:	42a9      	cmp	r1, r5
 800b59c:	d903      	bls.n	800b5a6 <_malloc_r+0x22>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	6033      	str	r3, [r6, #0]
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5a6:	f000 ff27 	bl	800c3f8 <__malloc_lock>
 800b5aa:	4921      	ldr	r1, [pc, #132]	; (800b630 <_malloc_r+0xac>)
 800b5ac:	680a      	ldr	r2, [r1, #0]
 800b5ae:	4614      	mov	r4, r2
 800b5b0:	b99c      	cbnz	r4, 800b5da <_malloc_r+0x56>
 800b5b2:	4f20      	ldr	r7, [pc, #128]	; (800b634 <_malloc_r+0xb0>)
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	b923      	cbnz	r3, 800b5c2 <_malloc_r+0x3e>
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	f000 fc86 	bl	800becc <_sbrk_r>
 800b5c0:	6038      	str	r0, [r7, #0]
 800b5c2:	4629      	mov	r1, r5
 800b5c4:	4630      	mov	r0, r6
 800b5c6:	f000 fc81 	bl	800becc <_sbrk_r>
 800b5ca:	1c43      	adds	r3, r0, #1
 800b5cc:	d123      	bne.n	800b616 <_malloc_r+0x92>
 800b5ce:	230c      	movs	r3, #12
 800b5d0:	6033      	str	r3, [r6, #0]
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	f000 ff16 	bl	800c404 <__malloc_unlock>
 800b5d8:	e7e3      	b.n	800b5a2 <_malloc_r+0x1e>
 800b5da:	6823      	ldr	r3, [r4, #0]
 800b5dc:	1b5b      	subs	r3, r3, r5
 800b5de:	d417      	bmi.n	800b610 <_malloc_r+0x8c>
 800b5e0:	2b0b      	cmp	r3, #11
 800b5e2:	d903      	bls.n	800b5ec <_malloc_r+0x68>
 800b5e4:	6023      	str	r3, [r4, #0]
 800b5e6:	441c      	add	r4, r3
 800b5e8:	6025      	str	r5, [r4, #0]
 800b5ea:	e004      	b.n	800b5f6 <_malloc_r+0x72>
 800b5ec:	6863      	ldr	r3, [r4, #4]
 800b5ee:	42a2      	cmp	r2, r4
 800b5f0:	bf0c      	ite	eq
 800b5f2:	600b      	streq	r3, [r1, #0]
 800b5f4:	6053      	strne	r3, [r2, #4]
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f000 ff04 	bl	800c404 <__malloc_unlock>
 800b5fc:	f104 000b 	add.w	r0, r4, #11
 800b600:	1d23      	adds	r3, r4, #4
 800b602:	f020 0007 	bic.w	r0, r0, #7
 800b606:	1ac2      	subs	r2, r0, r3
 800b608:	d0cc      	beq.n	800b5a4 <_malloc_r+0x20>
 800b60a:	1a1b      	subs	r3, r3, r0
 800b60c:	50a3      	str	r3, [r4, r2]
 800b60e:	e7c9      	b.n	800b5a4 <_malloc_r+0x20>
 800b610:	4622      	mov	r2, r4
 800b612:	6864      	ldr	r4, [r4, #4]
 800b614:	e7cc      	b.n	800b5b0 <_malloc_r+0x2c>
 800b616:	1cc4      	adds	r4, r0, #3
 800b618:	f024 0403 	bic.w	r4, r4, #3
 800b61c:	42a0      	cmp	r0, r4
 800b61e:	d0e3      	beq.n	800b5e8 <_malloc_r+0x64>
 800b620:	1a21      	subs	r1, r4, r0
 800b622:	4630      	mov	r0, r6
 800b624:	f000 fc52 	bl	800becc <_sbrk_r>
 800b628:	3001      	adds	r0, #1
 800b62a:	d1dd      	bne.n	800b5e8 <_malloc_r+0x64>
 800b62c:	e7cf      	b.n	800b5ce <_malloc_r+0x4a>
 800b62e:	bf00      	nop
 800b630:	200002cc 	.word	0x200002cc
 800b634:	200002d0 	.word	0x200002d0

0800b638 <__ssputs_r>:
 800b638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b63c:	688e      	ldr	r6, [r1, #8]
 800b63e:	429e      	cmp	r6, r3
 800b640:	4682      	mov	sl, r0
 800b642:	460c      	mov	r4, r1
 800b644:	4690      	mov	r8, r2
 800b646:	461f      	mov	r7, r3
 800b648:	d838      	bhi.n	800b6bc <__ssputs_r+0x84>
 800b64a:	898a      	ldrh	r2, [r1, #12]
 800b64c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b650:	d032      	beq.n	800b6b8 <__ssputs_r+0x80>
 800b652:	6825      	ldr	r5, [r4, #0]
 800b654:	6909      	ldr	r1, [r1, #16]
 800b656:	eba5 0901 	sub.w	r9, r5, r1
 800b65a:	6965      	ldr	r5, [r4, #20]
 800b65c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b660:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b664:	3301      	adds	r3, #1
 800b666:	444b      	add	r3, r9
 800b668:	106d      	asrs	r5, r5, #1
 800b66a:	429d      	cmp	r5, r3
 800b66c:	bf38      	it	cc
 800b66e:	461d      	movcc	r5, r3
 800b670:	0553      	lsls	r3, r2, #21
 800b672:	d531      	bpl.n	800b6d8 <__ssputs_r+0xa0>
 800b674:	4629      	mov	r1, r5
 800b676:	f7ff ff85 	bl	800b584 <_malloc_r>
 800b67a:	4606      	mov	r6, r0
 800b67c:	b950      	cbnz	r0, 800b694 <__ssputs_r+0x5c>
 800b67e:	230c      	movs	r3, #12
 800b680:	f8ca 3000 	str.w	r3, [sl]
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b68a:	81a3      	strh	r3, [r4, #12]
 800b68c:	f04f 30ff 	mov.w	r0, #4294967295
 800b690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b694:	6921      	ldr	r1, [r4, #16]
 800b696:	464a      	mov	r2, r9
 800b698:	f000 fe86 	bl	800c3a8 <memcpy>
 800b69c:	89a3      	ldrh	r3, [r4, #12]
 800b69e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b6a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6a6:	81a3      	strh	r3, [r4, #12]
 800b6a8:	6126      	str	r6, [r4, #16]
 800b6aa:	6165      	str	r5, [r4, #20]
 800b6ac:	444e      	add	r6, r9
 800b6ae:	eba5 0509 	sub.w	r5, r5, r9
 800b6b2:	6026      	str	r6, [r4, #0]
 800b6b4:	60a5      	str	r5, [r4, #8]
 800b6b6:	463e      	mov	r6, r7
 800b6b8:	42be      	cmp	r6, r7
 800b6ba:	d900      	bls.n	800b6be <__ssputs_r+0x86>
 800b6bc:	463e      	mov	r6, r7
 800b6be:	4632      	mov	r2, r6
 800b6c0:	6820      	ldr	r0, [r4, #0]
 800b6c2:	4641      	mov	r1, r8
 800b6c4:	f000 fe7e 	bl	800c3c4 <memmove>
 800b6c8:	68a3      	ldr	r3, [r4, #8]
 800b6ca:	6822      	ldr	r2, [r4, #0]
 800b6cc:	1b9b      	subs	r3, r3, r6
 800b6ce:	4432      	add	r2, r6
 800b6d0:	60a3      	str	r3, [r4, #8]
 800b6d2:	6022      	str	r2, [r4, #0]
 800b6d4:	2000      	movs	r0, #0
 800b6d6:	e7db      	b.n	800b690 <__ssputs_r+0x58>
 800b6d8:	462a      	mov	r2, r5
 800b6da:	f000 fee9 	bl	800c4b0 <_realloc_r>
 800b6de:	4606      	mov	r6, r0
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	d1e1      	bne.n	800b6a8 <__ssputs_r+0x70>
 800b6e4:	6921      	ldr	r1, [r4, #16]
 800b6e6:	4650      	mov	r0, sl
 800b6e8:	f000 fe92 	bl	800c410 <_free_r>
 800b6ec:	e7c7      	b.n	800b67e <__ssputs_r+0x46>
	...

0800b6f0 <_svfiprintf_r>:
 800b6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f4:	4698      	mov	r8, r3
 800b6f6:	898b      	ldrh	r3, [r1, #12]
 800b6f8:	061b      	lsls	r3, r3, #24
 800b6fa:	b09d      	sub	sp, #116	; 0x74
 800b6fc:	4607      	mov	r7, r0
 800b6fe:	460d      	mov	r5, r1
 800b700:	4614      	mov	r4, r2
 800b702:	d50e      	bpl.n	800b722 <_svfiprintf_r+0x32>
 800b704:	690b      	ldr	r3, [r1, #16]
 800b706:	b963      	cbnz	r3, 800b722 <_svfiprintf_r+0x32>
 800b708:	2140      	movs	r1, #64	; 0x40
 800b70a:	f7ff ff3b 	bl	800b584 <_malloc_r>
 800b70e:	6028      	str	r0, [r5, #0]
 800b710:	6128      	str	r0, [r5, #16]
 800b712:	b920      	cbnz	r0, 800b71e <_svfiprintf_r+0x2e>
 800b714:	230c      	movs	r3, #12
 800b716:	603b      	str	r3, [r7, #0]
 800b718:	f04f 30ff 	mov.w	r0, #4294967295
 800b71c:	e0d1      	b.n	800b8c2 <_svfiprintf_r+0x1d2>
 800b71e:	2340      	movs	r3, #64	; 0x40
 800b720:	616b      	str	r3, [r5, #20]
 800b722:	2300      	movs	r3, #0
 800b724:	9309      	str	r3, [sp, #36]	; 0x24
 800b726:	2320      	movs	r3, #32
 800b728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b72c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b730:	2330      	movs	r3, #48	; 0x30
 800b732:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b8dc <_svfiprintf_r+0x1ec>
 800b736:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b73a:	f04f 0901 	mov.w	r9, #1
 800b73e:	4623      	mov	r3, r4
 800b740:	469a      	mov	sl, r3
 800b742:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b746:	b10a      	cbz	r2, 800b74c <_svfiprintf_r+0x5c>
 800b748:	2a25      	cmp	r2, #37	; 0x25
 800b74a:	d1f9      	bne.n	800b740 <_svfiprintf_r+0x50>
 800b74c:	ebba 0b04 	subs.w	fp, sl, r4
 800b750:	d00b      	beq.n	800b76a <_svfiprintf_r+0x7a>
 800b752:	465b      	mov	r3, fp
 800b754:	4622      	mov	r2, r4
 800b756:	4629      	mov	r1, r5
 800b758:	4638      	mov	r0, r7
 800b75a:	f7ff ff6d 	bl	800b638 <__ssputs_r>
 800b75e:	3001      	adds	r0, #1
 800b760:	f000 80aa 	beq.w	800b8b8 <_svfiprintf_r+0x1c8>
 800b764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b766:	445a      	add	r2, fp
 800b768:	9209      	str	r2, [sp, #36]	; 0x24
 800b76a:	f89a 3000 	ldrb.w	r3, [sl]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	f000 80a2 	beq.w	800b8b8 <_svfiprintf_r+0x1c8>
 800b774:	2300      	movs	r3, #0
 800b776:	f04f 32ff 	mov.w	r2, #4294967295
 800b77a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b77e:	f10a 0a01 	add.w	sl, sl, #1
 800b782:	9304      	str	r3, [sp, #16]
 800b784:	9307      	str	r3, [sp, #28]
 800b786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b78a:	931a      	str	r3, [sp, #104]	; 0x68
 800b78c:	4654      	mov	r4, sl
 800b78e:	2205      	movs	r2, #5
 800b790:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b794:	4851      	ldr	r0, [pc, #324]	; (800b8dc <_svfiprintf_r+0x1ec>)
 800b796:	f7f4 fd2b 	bl	80001f0 <memchr>
 800b79a:	9a04      	ldr	r2, [sp, #16]
 800b79c:	b9d8      	cbnz	r0, 800b7d6 <_svfiprintf_r+0xe6>
 800b79e:	06d0      	lsls	r0, r2, #27
 800b7a0:	bf44      	itt	mi
 800b7a2:	2320      	movmi	r3, #32
 800b7a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7a8:	0711      	lsls	r1, r2, #28
 800b7aa:	bf44      	itt	mi
 800b7ac:	232b      	movmi	r3, #43	; 0x2b
 800b7ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7b2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7b6:	2b2a      	cmp	r3, #42	; 0x2a
 800b7b8:	d015      	beq.n	800b7e6 <_svfiprintf_r+0xf6>
 800b7ba:	9a07      	ldr	r2, [sp, #28]
 800b7bc:	4654      	mov	r4, sl
 800b7be:	2000      	movs	r0, #0
 800b7c0:	f04f 0c0a 	mov.w	ip, #10
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7ca:	3b30      	subs	r3, #48	; 0x30
 800b7cc:	2b09      	cmp	r3, #9
 800b7ce:	d94e      	bls.n	800b86e <_svfiprintf_r+0x17e>
 800b7d0:	b1b0      	cbz	r0, 800b800 <_svfiprintf_r+0x110>
 800b7d2:	9207      	str	r2, [sp, #28]
 800b7d4:	e014      	b.n	800b800 <_svfiprintf_r+0x110>
 800b7d6:	eba0 0308 	sub.w	r3, r0, r8
 800b7da:	fa09 f303 	lsl.w	r3, r9, r3
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	9304      	str	r3, [sp, #16]
 800b7e2:	46a2      	mov	sl, r4
 800b7e4:	e7d2      	b.n	800b78c <_svfiprintf_r+0x9c>
 800b7e6:	9b03      	ldr	r3, [sp, #12]
 800b7e8:	1d19      	adds	r1, r3, #4
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	9103      	str	r1, [sp, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	bfbb      	ittet	lt
 800b7f2:	425b      	neglt	r3, r3
 800b7f4:	f042 0202 	orrlt.w	r2, r2, #2
 800b7f8:	9307      	strge	r3, [sp, #28]
 800b7fa:	9307      	strlt	r3, [sp, #28]
 800b7fc:	bfb8      	it	lt
 800b7fe:	9204      	strlt	r2, [sp, #16]
 800b800:	7823      	ldrb	r3, [r4, #0]
 800b802:	2b2e      	cmp	r3, #46	; 0x2e
 800b804:	d10c      	bne.n	800b820 <_svfiprintf_r+0x130>
 800b806:	7863      	ldrb	r3, [r4, #1]
 800b808:	2b2a      	cmp	r3, #42	; 0x2a
 800b80a:	d135      	bne.n	800b878 <_svfiprintf_r+0x188>
 800b80c:	9b03      	ldr	r3, [sp, #12]
 800b80e:	1d1a      	adds	r2, r3, #4
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	9203      	str	r2, [sp, #12]
 800b814:	2b00      	cmp	r3, #0
 800b816:	bfb8      	it	lt
 800b818:	f04f 33ff 	movlt.w	r3, #4294967295
 800b81c:	3402      	adds	r4, #2
 800b81e:	9305      	str	r3, [sp, #20]
 800b820:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b8ec <_svfiprintf_r+0x1fc>
 800b824:	7821      	ldrb	r1, [r4, #0]
 800b826:	2203      	movs	r2, #3
 800b828:	4650      	mov	r0, sl
 800b82a:	f7f4 fce1 	bl	80001f0 <memchr>
 800b82e:	b140      	cbz	r0, 800b842 <_svfiprintf_r+0x152>
 800b830:	2340      	movs	r3, #64	; 0x40
 800b832:	eba0 000a 	sub.w	r0, r0, sl
 800b836:	fa03 f000 	lsl.w	r0, r3, r0
 800b83a:	9b04      	ldr	r3, [sp, #16]
 800b83c:	4303      	orrs	r3, r0
 800b83e:	3401      	adds	r4, #1
 800b840:	9304      	str	r3, [sp, #16]
 800b842:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b846:	4826      	ldr	r0, [pc, #152]	; (800b8e0 <_svfiprintf_r+0x1f0>)
 800b848:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b84c:	2206      	movs	r2, #6
 800b84e:	f7f4 fccf 	bl	80001f0 <memchr>
 800b852:	2800      	cmp	r0, #0
 800b854:	d038      	beq.n	800b8c8 <_svfiprintf_r+0x1d8>
 800b856:	4b23      	ldr	r3, [pc, #140]	; (800b8e4 <_svfiprintf_r+0x1f4>)
 800b858:	bb1b      	cbnz	r3, 800b8a2 <_svfiprintf_r+0x1b2>
 800b85a:	9b03      	ldr	r3, [sp, #12]
 800b85c:	3307      	adds	r3, #7
 800b85e:	f023 0307 	bic.w	r3, r3, #7
 800b862:	3308      	adds	r3, #8
 800b864:	9303      	str	r3, [sp, #12]
 800b866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b868:	4433      	add	r3, r6
 800b86a:	9309      	str	r3, [sp, #36]	; 0x24
 800b86c:	e767      	b.n	800b73e <_svfiprintf_r+0x4e>
 800b86e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b872:	460c      	mov	r4, r1
 800b874:	2001      	movs	r0, #1
 800b876:	e7a5      	b.n	800b7c4 <_svfiprintf_r+0xd4>
 800b878:	2300      	movs	r3, #0
 800b87a:	3401      	adds	r4, #1
 800b87c:	9305      	str	r3, [sp, #20]
 800b87e:	4619      	mov	r1, r3
 800b880:	f04f 0c0a 	mov.w	ip, #10
 800b884:	4620      	mov	r0, r4
 800b886:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b88a:	3a30      	subs	r2, #48	; 0x30
 800b88c:	2a09      	cmp	r2, #9
 800b88e:	d903      	bls.n	800b898 <_svfiprintf_r+0x1a8>
 800b890:	2b00      	cmp	r3, #0
 800b892:	d0c5      	beq.n	800b820 <_svfiprintf_r+0x130>
 800b894:	9105      	str	r1, [sp, #20]
 800b896:	e7c3      	b.n	800b820 <_svfiprintf_r+0x130>
 800b898:	fb0c 2101 	mla	r1, ip, r1, r2
 800b89c:	4604      	mov	r4, r0
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e7f0      	b.n	800b884 <_svfiprintf_r+0x194>
 800b8a2:	ab03      	add	r3, sp, #12
 800b8a4:	9300      	str	r3, [sp, #0]
 800b8a6:	462a      	mov	r2, r5
 800b8a8:	4b0f      	ldr	r3, [pc, #60]	; (800b8e8 <_svfiprintf_r+0x1f8>)
 800b8aa:	a904      	add	r1, sp, #16
 800b8ac:	4638      	mov	r0, r7
 800b8ae:	f3af 8000 	nop.w
 800b8b2:	1c42      	adds	r2, r0, #1
 800b8b4:	4606      	mov	r6, r0
 800b8b6:	d1d6      	bne.n	800b866 <_svfiprintf_r+0x176>
 800b8b8:	89ab      	ldrh	r3, [r5, #12]
 800b8ba:	065b      	lsls	r3, r3, #25
 800b8bc:	f53f af2c 	bmi.w	800b718 <_svfiprintf_r+0x28>
 800b8c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8c2:	b01d      	add	sp, #116	; 0x74
 800b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c8:	ab03      	add	r3, sp, #12
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	462a      	mov	r2, r5
 800b8ce:	4b06      	ldr	r3, [pc, #24]	; (800b8e8 <_svfiprintf_r+0x1f8>)
 800b8d0:	a904      	add	r1, sp, #16
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	f000 f9d4 	bl	800bc80 <_printf_i>
 800b8d8:	e7eb      	b.n	800b8b2 <_svfiprintf_r+0x1c2>
 800b8da:	bf00      	nop
 800b8dc:	0800cb64 	.word	0x0800cb64
 800b8e0:	0800cb6e 	.word	0x0800cb6e
 800b8e4:	00000000 	.word	0x00000000
 800b8e8:	0800b639 	.word	0x0800b639
 800b8ec:	0800cb6a 	.word	0x0800cb6a

0800b8f0 <__sfputc_r>:
 800b8f0:	6893      	ldr	r3, [r2, #8]
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	b410      	push	{r4}
 800b8f8:	6093      	str	r3, [r2, #8]
 800b8fa:	da08      	bge.n	800b90e <__sfputc_r+0x1e>
 800b8fc:	6994      	ldr	r4, [r2, #24]
 800b8fe:	42a3      	cmp	r3, r4
 800b900:	db01      	blt.n	800b906 <__sfputc_r+0x16>
 800b902:	290a      	cmp	r1, #10
 800b904:	d103      	bne.n	800b90e <__sfputc_r+0x1e>
 800b906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b90a:	f000 bb33 	b.w	800bf74 <__swbuf_r>
 800b90e:	6813      	ldr	r3, [r2, #0]
 800b910:	1c58      	adds	r0, r3, #1
 800b912:	6010      	str	r0, [r2, #0]
 800b914:	7019      	strb	r1, [r3, #0]
 800b916:	4608      	mov	r0, r1
 800b918:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b91c:	4770      	bx	lr

0800b91e <__sfputs_r>:
 800b91e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b920:	4606      	mov	r6, r0
 800b922:	460f      	mov	r7, r1
 800b924:	4614      	mov	r4, r2
 800b926:	18d5      	adds	r5, r2, r3
 800b928:	42ac      	cmp	r4, r5
 800b92a:	d101      	bne.n	800b930 <__sfputs_r+0x12>
 800b92c:	2000      	movs	r0, #0
 800b92e:	e007      	b.n	800b940 <__sfputs_r+0x22>
 800b930:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b934:	463a      	mov	r2, r7
 800b936:	4630      	mov	r0, r6
 800b938:	f7ff ffda 	bl	800b8f0 <__sfputc_r>
 800b93c:	1c43      	adds	r3, r0, #1
 800b93e:	d1f3      	bne.n	800b928 <__sfputs_r+0xa>
 800b940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b944 <_vfiprintf_r>:
 800b944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b948:	460d      	mov	r5, r1
 800b94a:	b09d      	sub	sp, #116	; 0x74
 800b94c:	4614      	mov	r4, r2
 800b94e:	4698      	mov	r8, r3
 800b950:	4606      	mov	r6, r0
 800b952:	b118      	cbz	r0, 800b95c <_vfiprintf_r+0x18>
 800b954:	6983      	ldr	r3, [r0, #24]
 800b956:	b90b      	cbnz	r3, 800b95c <_vfiprintf_r+0x18>
 800b958:	f7ff fd74 	bl	800b444 <__sinit>
 800b95c:	4b89      	ldr	r3, [pc, #548]	; (800bb84 <_vfiprintf_r+0x240>)
 800b95e:	429d      	cmp	r5, r3
 800b960:	d11b      	bne.n	800b99a <_vfiprintf_r+0x56>
 800b962:	6875      	ldr	r5, [r6, #4]
 800b964:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b966:	07d9      	lsls	r1, r3, #31
 800b968:	d405      	bmi.n	800b976 <_vfiprintf_r+0x32>
 800b96a:	89ab      	ldrh	r3, [r5, #12]
 800b96c:	059a      	lsls	r2, r3, #22
 800b96e:	d402      	bmi.n	800b976 <_vfiprintf_r+0x32>
 800b970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b972:	f7ff fe05 	bl	800b580 <__retarget_lock_acquire_recursive>
 800b976:	89ab      	ldrh	r3, [r5, #12]
 800b978:	071b      	lsls	r3, r3, #28
 800b97a:	d501      	bpl.n	800b980 <_vfiprintf_r+0x3c>
 800b97c:	692b      	ldr	r3, [r5, #16]
 800b97e:	b9eb      	cbnz	r3, 800b9bc <_vfiprintf_r+0x78>
 800b980:	4629      	mov	r1, r5
 800b982:	4630      	mov	r0, r6
 800b984:	f000 fb5a 	bl	800c03c <__swsetup_r>
 800b988:	b1c0      	cbz	r0, 800b9bc <_vfiprintf_r+0x78>
 800b98a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b98c:	07dc      	lsls	r4, r3, #31
 800b98e:	d50e      	bpl.n	800b9ae <_vfiprintf_r+0x6a>
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	b01d      	add	sp, #116	; 0x74
 800b996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b99a:	4b7b      	ldr	r3, [pc, #492]	; (800bb88 <_vfiprintf_r+0x244>)
 800b99c:	429d      	cmp	r5, r3
 800b99e:	d101      	bne.n	800b9a4 <_vfiprintf_r+0x60>
 800b9a0:	68b5      	ldr	r5, [r6, #8]
 800b9a2:	e7df      	b.n	800b964 <_vfiprintf_r+0x20>
 800b9a4:	4b79      	ldr	r3, [pc, #484]	; (800bb8c <_vfiprintf_r+0x248>)
 800b9a6:	429d      	cmp	r5, r3
 800b9a8:	bf08      	it	eq
 800b9aa:	68f5      	ldreq	r5, [r6, #12]
 800b9ac:	e7da      	b.n	800b964 <_vfiprintf_r+0x20>
 800b9ae:	89ab      	ldrh	r3, [r5, #12]
 800b9b0:	0598      	lsls	r0, r3, #22
 800b9b2:	d4ed      	bmi.n	800b990 <_vfiprintf_r+0x4c>
 800b9b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9b6:	f7ff fde4 	bl	800b582 <__retarget_lock_release_recursive>
 800b9ba:	e7e9      	b.n	800b990 <_vfiprintf_r+0x4c>
 800b9bc:	2300      	movs	r3, #0
 800b9be:	9309      	str	r3, [sp, #36]	; 0x24
 800b9c0:	2320      	movs	r3, #32
 800b9c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b9c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9ca:	2330      	movs	r3, #48	; 0x30
 800b9cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bb90 <_vfiprintf_r+0x24c>
 800b9d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b9d4:	f04f 0901 	mov.w	r9, #1
 800b9d8:	4623      	mov	r3, r4
 800b9da:	469a      	mov	sl, r3
 800b9dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9e0:	b10a      	cbz	r2, 800b9e6 <_vfiprintf_r+0xa2>
 800b9e2:	2a25      	cmp	r2, #37	; 0x25
 800b9e4:	d1f9      	bne.n	800b9da <_vfiprintf_r+0x96>
 800b9e6:	ebba 0b04 	subs.w	fp, sl, r4
 800b9ea:	d00b      	beq.n	800ba04 <_vfiprintf_r+0xc0>
 800b9ec:	465b      	mov	r3, fp
 800b9ee:	4622      	mov	r2, r4
 800b9f0:	4629      	mov	r1, r5
 800b9f2:	4630      	mov	r0, r6
 800b9f4:	f7ff ff93 	bl	800b91e <__sfputs_r>
 800b9f8:	3001      	adds	r0, #1
 800b9fa:	f000 80aa 	beq.w	800bb52 <_vfiprintf_r+0x20e>
 800b9fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba00:	445a      	add	r2, fp
 800ba02:	9209      	str	r2, [sp, #36]	; 0x24
 800ba04:	f89a 3000 	ldrb.w	r3, [sl]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f000 80a2 	beq.w	800bb52 <_vfiprintf_r+0x20e>
 800ba0e:	2300      	movs	r3, #0
 800ba10:	f04f 32ff 	mov.w	r2, #4294967295
 800ba14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba18:	f10a 0a01 	add.w	sl, sl, #1
 800ba1c:	9304      	str	r3, [sp, #16]
 800ba1e:	9307      	str	r3, [sp, #28]
 800ba20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba24:	931a      	str	r3, [sp, #104]	; 0x68
 800ba26:	4654      	mov	r4, sl
 800ba28:	2205      	movs	r2, #5
 800ba2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2e:	4858      	ldr	r0, [pc, #352]	; (800bb90 <_vfiprintf_r+0x24c>)
 800ba30:	f7f4 fbde 	bl	80001f0 <memchr>
 800ba34:	9a04      	ldr	r2, [sp, #16]
 800ba36:	b9d8      	cbnz	r0, 800ba70 <_vfiprintf_r+0x12c>
 800ba38:	06d1      	lsls	r1, r2, #27
 800ba3a:	bf44      	itt	mi
 800ba3c:	2320      	movmi	r3, #32
 800ba3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba42:	0713      	lsls	r3, r2, #28
 800ba44:	bf44      	itt	mi
 800ba46:	232b      	movmi	r3, #43	; 0x2b
 800ba48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ba50:	2b2a      	cmp	r3, #42	; 0x2a
 800ba52:	d015      	beq.n	800ba80 <_vfiprintf_r+0x13c>
 800ba54:	9a07      	ldr	r2, [sp, #28]
 800ba56:	4654      	mov	r4, sl
 800ba58:	2000      	movs	r0, #0
 800ba5a:	f04f 0c0a 	mov.w	ip, #10
 800ba5e:	4621      	mov	r1, r4
 800ba60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba64:	3b30      	subs	r3, #48	; 0x30
 800ba66:	2b09      	cmp	r3, #9
 800ba68:	d94e      	bls.n	800bb08 <_vfiprintf_r+0x1c4>
 800ba6a:	b1b0      	cbz	r0, 800ba9a <_vfiprintf_r+0x156>
 800ba6c:	9207      	str	r2, [sp, #28]
 800ba6e:	e014      	b.n	800ba9a <_vfiprintf_r+0x156>
 800ba70:	eba0 0308 	sub.w	r3, r0, r8
 800ba74:	fa09 f303 	lsl.w	r3, r9, r3
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	9304      	str	r3, [sp, #16]
 800ba7c:	46a2      	mov	sl, r4
 800ba7e:	e7d2      	b.n	800ba26 <_vfiprintf_r+0xe2>
 800ba80:	9b03      	ldr	r3, [sp, #12]
 800ba82:	1d19      	adds	r1, r3, #4
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	9103      	str	r1, [sp, #12]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	bfbb      	ittet	lt
 800ba8c:	425b      	neglt	r3, r3
 800ba8e:	f042 0202 	orrlt.w	r2, r2, #2
 800ba92:	9307      	strge	r3, [sp, #28]
 800ba94:	9307      	strlt	r3, [sp, #28]
 800ba96:	bfb8      	it	lt
 800ba98:	9204      	strlt	r2, [sp, #16]
 800ba9a:	7823      	ldrb	r3, [r4, #0]
 800ba9c:	2b2e      	cmp	r3, #46	; 0x2e
 800ba9e:	d10c      	bne.n	800baba <_vfiprintf_r+0x176>
 800baa0:	7863      	ldrb	r3, [r4, #1]
 800baa2:	2b2a      	cmp	r3, #42	; 0x2a
 800baa4:	d135      	bne.n	800bb12 <_vfiprintf_r+0x1ce>
 800baa6:	9b03      	ldr	r3, [sp, #12]
 800baa8:	1d1a      	adds	r2, r3, #4
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	9203      	str	r2, [sp, #12]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	bfb8      	it	lt
 800bab2:	f04f 33ff 	movlt.w	r3, #4294967295
 800bab6:	3402      	adds	r4, #2
 800bab8:	9305      	str	r3, [sp, #20]
 800baba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bba0 <_vfiprintf_r+0x25c>
 800babe:	7821      	ldrb	r1, [r4, #0]
 800bac0:	2203      	movs	r2, #3
 800bac2:	4650      	mov	r0, sl
 800bac4:	f7f4 fb94 	bl	80001f0 <memchr>
 800bac8:	b140      	cbz	r0, 800badc <_vfiprintf_r+0x198>
 800baca:	2340      	movs	r3, #64	; 0x40
 800bacc:	eba0 000a 	sub.w	r0, r0, sl
 800bad0:	fa03 f000 	lsl.w	r0, r3, r0
 800bad4:	9b04      	ldr	r3, [sp, #16]
 800bad6:	4303      	orrs	r3, r0
 800bad8:	3401      	adds	r4, #1
 800bada:	9304      	str	r3, [sp, #16]
 800badc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bae0:	482c      	ldr	r0, [pc, #176]	; (800bb94 <_vfiprintf_r+0x250>)
 800bae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bae6:	2206      	movs	r2, #6
 800bae8:	f7f4 fb82 	bl	80001f0 <memchr>
 800baec:	2800      	cmp	r0, #0
 800baee:	d03f      	beq.n	800bb70 <_vfiprintf_r+0x22c>
 800baf0:	4b29      	ldr	r3, [pc, #164]	; (800bb98 <_vfiprintf_r+0x254>)
 800baf2:	bb1b      	cbnz	r3, 800bb3c <_vfiprintf_r+0x1f8>
 800baf4:	9b03      	ldr	r3, [sp, #12]
 800baf6:	3307      	adds	r3, #7
 800baf8:	f023 0307 	bic.w	r3, r3, #7
 800bafc:	3308      	adds	r3, #8
 800bafe:	9303      	str	r3, [sp, #12]
 800bb00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb02:	443b      	add	r3, r7
 800bb04:	9309      	str	r3, [sp, #36]	; 0x24
 800bb06:	e767      	b.n	800b9d8 <_vfiprintf_r+0x94>
 800bb08:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb0c:	460c      	mov	r4, r1
 800bb0e:	2001      	movs	r0, #1
 800bb10:	e7a5      	b.n	800ba5e <_vfiprintf_r+0x11a>
 800bb12:	2300      	movs	r3, #0
 800bb14:	3401      	adds	r4, #1
 800bb16:	9305      	str	r3, [sp, #20]
 800bb18:	4619      	mov	r1, r3
 800bb1a:	f04f 0c0a 	mov.w	ip, #10
 800bb1e:	4620      	mov	r0, r4
 800bb20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb24:	3a30      	subs	r2, #48	; 0x30
 800bb26:	2a09      	cmp	r2, #9
 800bb28:	d903      	bls.n	800bb32 <_vfiprintf_r+0x1ee>
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d0c5      	beq.n	800baba <_vfiprintf_r+0x176>
 800bb2e:	9105      	str	r1, [sp, #20]
 800bb30:	e7c3      	b.n	800baba <_vfiprintf_r+0x176>
 800bb32:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb36:	4604      	mov	r4, r0
 800bb38:	2301      	movs	r3, #1
 800bb3a:	e7f0      	b.n	800bb1e <_vfiprintf_r+0x1da>
 800bb3c:	ab03      	add	r3, sp, #12
 800bb3e:	9300      	str	r3, [sp, #0]
 800bb40:	462a      	mov	r2, r5
 800bb42:	4b16      	ldr	r3, [pc, #88]	; (800bb9c <_vfiprintf_r+0x258>)
 800bb44:	a904      	add	r1, sp, #16
 800bb46:	4630      	mov	r0, r6
 800bb48:	f3af 8000 	nop.w
 800bb4c:	4607      	mov	r7, r0
 800bb4e:	1c78      	adds	r0, r7, #1
 800bb50:	d1d6      	bne.n	800bb00 <_vfiprintf_r+0x1bc>
 800bb52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb54:	07d9      	lsls	r1, r3, #31
 800bb56:	d405      	bmi.n	800bb64 <_vfiprintf_r+0x220>
 800bb58:	89ab      	ldrh	r3, [r5, #12]
 800bb5a:	059a      	lsls	r2, r3, #22
 800bb5c:	d402      	bmi.n	800bb64 <_vfiprintf_r+0x220>
 800bb5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb60:	f7ff fd0f 	bl	800b582 <__retarget_lock_release_recursive>
 800bb64:	89ab      	ldrh	r3, [r5, #12]
 800bb66:	065b      	lsls	r3, r3, #25
 800bb68:	f53f af12 	bmi.w	800b990 <_vfiprintf_r+0x4c>
 800bb6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb6e:	e711      	b.n	800b994 <_vfiprintf_r+0x50>
 800bb70:	ab03      	add	r3, sp, #12
 800bb72:	9300      	str	r3, [sp, #0]
 800bb74:	462a      	mov	r2, r5
 800bb76:	4b09      	ldr	r3, [pc, #36]	; (800bb9c <_vfiprintf_r+0x258>)
 800bb78:	a904      	add	r1, sp, #16
 800bb7a:	4630      	mov	r0, r6
 800bb7c:	f000 f880 	bl	800bc80 <_printf_i>
 800bb80:	e7e4      	b.n	800bb4c <_vfiprintf_r+0x208>
 800bb82:	bf00      	nop
 800bb84:	0800cb24 	.word	0x0800cb24
 800bb88:	0800cb44 	.word	0x0800cb44
 800bb8c:	0800cb04 	.word	0x0800cb04
 800bb90:	0800cb64 	.word	0x0800cb64
 800bb94:	0800cb6e 	.word	0x0800cb6e
 800bb98:	00000000 	.word	0x00000000
 800bb9c:	0800b91f 	.word	0x0800b91f
 800bba0:	0800cb6a 	.word	0x0800cb6a

0800bba4 <_printf_common>:
 800bba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bba8:	4616      	mov	r6, r2
 800bbaa:	4699      	mov	r9, r3
 800bbac:	688a      	ldr	r2, [r1, #8]
 800bbae:	690b      	ldr	r3, [r1, #16]
 800bbb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	bfb8      	it	lt
 800bbb8:	4613      	movlt	r3, r2
 800bbba:	6033      	str	r3, [r6, #0]
 800bbbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bbc0:	4607      	mov	r7, r0
 800bbc2:	460c      	mov	r4, r1
 800bbc4:	b10a      	cbz	r2, 800bbca <_printf_common+0x26>
 800bbc6:	3301      	adds	r3, #1
 800bbc8:	6033      	str	r3, [r6, #0]
 800bbca:	6823      	ldr	r3, [r4, #0]
 800bbcc:	0699      	lsls	r1, r3, #26
 800bbce:	bf42      	ittt	mi
 800bbd0:	6833      	ldrmi	r3, [r6, #0]
 800bbd2:	3302      	addmi	r3, #2
 800bbd4:	6033      	strmi	r3, [r6, #0]
 800bbd6:	6825      	ldr	r5, [r4, #0]
 800bbd8:	f015 0506 	ands.w	r5, r5, #6
 800bbdc:	d106      	bne.n	800bbec <_printf_common+0x48>
 800bbde:	f104 0a19 	add.w	sl, r4, #25
 800bbe2:	68e3      	ldr	r3, [r4, #12]
 800bbe4:	6832      	ldr	r2, [r6, #0]
 800bbe6:	1a9b      	subs	r3, r3, r2
 800bbe8:	42ab      	cmp	r3, r5
 800bbea:	dc26      	bgt.n	800bc3a <_printf_common+0x96>
 800bbec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bbf0:	1e13      	subs	r3, r2, #0
 800bbf2:	6822      	ldr	r2, [r4, #0]
 800bbf4:	bf18      	it	ne
 800bbf6:	2301      	movne	r3, #1
 800bbf8:	0692      	lsls	r2, r2, #26
 800bbfa:	d42b      	bmi.n	800bc54 <_printf_common+0xb0>
 800bbfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc00:	4649      	mov	r1, r9
 800bc02:	4638      	mov	r0, r7
 800bc04:	47c0      	blx	r8
 800bc06:	3001      	adds	r0, #1
 800bc08:	d01e      	beq.n	800bc48 <_printf_common+0xa4>
 800bc0a:	6823      	ldr	r3, [r4, #0]
 800bc0c:	68e5      	ldr	r5, [r4, #12]
 800bc0e:	6832      	ldr	r2, [r6, #0]
 800bc10:	f003 0306 	and.w	r3, r3, #6
 800bc14:	2b04      	cmp	r3, #4
 800bc16:	bf08      	it	eq
 800bc18:	1aad      	subeq	r5, r5, r2
 800bc1a:	68a3      	ldr	r3, [r4, #8]
 800bc1c:	6922      	ldr	r2, [r4, #16]
 800bc1e:	bf0c      	ite	eq
 800bc20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc24:	2500      	movne	r5, #0
 800bc26:	4293      	cmp	r3, r2
 800bc28:	bfc4      	itt	gt
 800bc2a:	1a9b      	subgt	r3, r3, r2
 800bc2c:	18ed      	addgt	r5, r5, r3
 800bc2e:	2600      	movs	r6, #0
 800bc30:	341a      	adds	r4, #26
 800bc32:	42b5      	cmp	r5, r6
 800bc34:	d11a      	bne.n	800bc6c <_printf_common+0xc8>
 800bc36:	2000      	movs	r0, #0
 800bc38:	e008      	b.n	800bc4c <_printf_common+0xa8>
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	4652      	mov	r2, sl
 800bc3e:	4649      	mov	r1, r9
 800bc40:	4638      	mov	r0, r7
 800bc42:	47c0      	blx	r8
 800bc44:	3001      	adds	r0, #1
 800bc46:	d103      	bne.n	800bc50 <_printf_common+0xac>
 800bc48:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc50:	3501      	adds	r5, #1
 800bc52:	e7c6      	b.n	800bbe2 <_printf_common+0x3e>
 800bc54:	18e1      	adds	r1, r4, r3
 800bc56:	1c5a      	adds	r2, r3, #1
 800bc58:	2030      	movs	r0, #48	; 0x30
 800bc5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bc5e:	4422      	add	r2, r4
 800bc60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bc64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bc68:	3302      	adds	r3, #2
 800bc6a:	e7c7      	b.n	800bbfc <_printf_common+0x58>
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	4622      	mov	r2, r4
 800bc70:	4649      	mov	r1, r9
 800bc72:	4638      	mov	r0, r7
 800bc74:	47c0      	blx	r8
 800bc76:	3001      	adds	r0, #1
 800bc78:	d0e6      	beq.n	800bc48 <_printf_common+0xa4>
 800bc7a:	3601      	adds	r6, #1
 800bc7c:	e7d9      	b.n	800bc32 <_printf_common+0x8e>
	...

0800bc80 <_printf_i>:
 800bc80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc84:	460c      	mov	r4, r1
 800bc86:	4691      	mov	r9, r2
 800bc88:	7e27      	ldrb	r7, [r4, #24]
 800bc8a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc8c:	2f78      	cmp	r7, #120	; 0x78
 800bc8e:	4680      	mov	r8, r0
 800bc90:	469a      	mov	sl, r3
 800bc92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc96:	d807      	bhi.n	800bca8 <_printf_i+0x28>
 800bc98:	2f62      	cmp	r7, #98	; 0x62
 800bc9a:	d80a      	bhi.n	800bcb2 <_printf_i+0x32>
 800bc9c:	2f00      	cmp	r7, #0
 800bc9e:	f000 80d8 	beq.w	800be52 <_printf_i+0x1d2>
 800bca2:	2f58      	cmp	r7, #88	; 0x58
 800bca4:	f000 80a3 	beq.w	800bdee <_printf_i+0x16e>
 800bca8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bcac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bcb0:	e03a      	b.n	800bd28 <_printf_i+0xa8>
 800bcb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bcb6:	2b15      	cmp	r3, #21
 800bcb8:	d8f6      	bhi.n	800bca8 <_printf_i+0x28>
 800bcba:	a001      	add	r0, pc, #4	; (adr r0, 800bcc0 <_printf_i+0x40>)
 800bcbc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bcc0:	0800bd19 	.word	0x0800bd19
 800bcc4:	0800bd2d 	.word	0x0800bd2d
 800bcc8:	0800bca9 	.word	0x0800bca9
 800bccc:	0800bca9 	.word	0x0800bca9
 800bcd0:	0800bca9 	.word	0x0800bca9
 800bcd4:	0800bca9 	.word	0x0800bca9
 800bcd8:	0800bd2d 	.word	0x0800bd2d
 800bcdc:	0800bca9 	.word	0x0800bca9
 800bce0:	0800bca9 	.word	0x0800bca9
 800bce4:	0800bca9 	.word	0x0800bca9
 800bce8:	0800bca9 	.word	0x0800bca9
 800bcec:	0800be39 	.word	0x0800be39
 800bcf0:	0800bd5d 	.word	0x0800bd5d
 800bcf4:	0800be1b 	.word	0x0800be1b
 800bcf8:	0800bca9 	.word	0x0800bca9
 800bcfc:	0800bca9 	.word	0x0800bca9
 800bd00:	0800be5b 	.word	0x0800be5b
 800bd04:	0800bca9 	.word	0x0800bca9
 800bd08:	0800bd5d 	.word	0x0800bd5d
 800bd0c:	0800bca9 	.word	0x0800bca9
 800bd10:	0800bca9 	.word	0x0800bca9
 800bd14:	0800be23 	.word	0x0800be23
 800bd18:	680b      	ldr	r3, [r1, #0]
 800bd1a:	1d1a      	adds	r2, r3, #4
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	600a      	str	r2, [r1, #0]
 800bd20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bd24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bd28:	2301      	movs	r3, #1
 800bd2a:	e0a3      	b.n	800be74 <_printf_i+0x1f4>
 800bd2c:	6825      	ldr	r5, [r4, #0]
 800bd2e:	6808      	ldr	r0, [r1, #0]
 800bd30:	062e      	lsls	r6, r5, #24
 800bd32:	f100 0304 	add.w	r3, r0, #4
 800bd36:	d50a      	bpl.n	800bd4e <_printf_i+0xce>
 800bd38:	6805      	ldr	r5, [r0, #0]
 800bd3a:	600b      	str	r3, [r1, #0]
 800bd3c:	2d00      	cmp	r5, #0
 800bd3e:	da03      	bge.n	800bd48 <_printf_i+0xc8>
 800bd40:	232d      	movs	r3, #45	; 0x2d
 800bd42:	426d      	negs	r5, r5
 800bd44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd48:	485e      	ldr	r0, [pc, #376]	; (800bec4 <_printf_i+0x244>)
 800bd4a:	230a      	movs	r3, #10
 800bd4c:	e019      	b.n	800bd82 <_printf_i+0x102>
 800bd4e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bd52:	6805      	ldr	r5, [r0, #0]
 800bd54:	600b      	str	r3, [r1, #0]
 800bd56:	bf18      	it	ne
 800bd58:	b22d      	sxthne	r5, r5
 800bd5a:	e7ef      	b.n	800bd3c <_printf_i+0xbc>
 800bd5c:	680b      	ldr	r3, [r1, #0]
 800bd5e:	6825      	ldr	r5, [r4, #0]
 800bd60:	1d18      	adds	r0, r3, #4
 800bd62:	6008      	str	r0, [r1, #0]
 800bd64:	0628      	lsls	r0, r5, #24
 800bd66:	d501      	bpl.n	800bd6c <_printf_i+0xec>
 800bd68:	681d      	ldr	r5, [r3, #0]
 800bd6a:	e002      	b.n	800bd72 <_printf_i+0xf2>
 800bd6c:	0669      	lsls	r1, r5, #25
 800bd6e:	d5fb      	bpl.n	800bd68 <_printf_i+0xe8>
 800bd70:	881d      	ldrh	r5, [r3, #0]
 800bd72:	4854      	ldr	r0, [pc, #336]	; (800bec4 <_printf_i+0x244>)
 800bd74:	2f6f      	cmp	r7, #111	; 0x6f
 800bd76:	bf0c      	ite	eq
 800bd78:	2308      	moveq	r3, #8
 800bd7a:	230a      	movne	r3, #10
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bd82:	6866      	ldr	r6, [r4, #4]
 800bd84:	60a6      	str	r6, [r4, #8]
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	bfa2      	ittt	ge
 800bd8a:	6821      	ldrge	r1, [r4, #0]
 800bd8c:	f021 0104 	bicge.w	r1, r1, #4
 800bd90:	6021      	strge	r1, [r4, #0]
 800bd92:	b90d      	cbnz	r5, 800bd98 <_printf_i+0x118>
 800bd94:	2e00      	cmp	r6, #0
 800bd96:	d04d      	beq.n	800be34 <_printf_i+0x1b4>
 800bd98:	4616      	mov	r6, r2
 800bd9a:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd9e:	fb03 5711 	mls	r7, r3, r1, r5
 800bda2:	5dc7      	ldrb	r7, [r0, r7]
 800bda4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bda8:	462f      	mov	r7, r5
 800bdaa:	42bb      	cmp	r3, r7
 800bdac:	460d      	mov	r5, r1
 800bdae:	d9f4      	bls.n	800bd9a <_printf_i+0x11a>
 800bdb0:	2b08      	cmp	r3, #8
 800bdb2:	d10b      	bne.n	800bdcc <_printf_i+0x14c>
 800bdb4:	6823      	ldr	r3, [r4, #0]
 800bdb6:	07df      	lsls	r7, r3, #31
 800bdb8:	d508      	bpl.n	800bdcc <_printf_i+0x14c>
 800bdba:	6923      	ldr	r3, [r4, #16]
 800bdbc:	6861      	ldr	r1, [r4, #4]
 800bdbe:	4299      	cmp	r1, r3
 800bdc0:	bfde      	ittt	le
 800bdc2:	2330      	movle	r3, #48	; 0x30
 800bdc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bdcc:	1b92      	subs	r2, r2, r6
 800bdce:	6122      	str	r2, [r4, #16]
 800bdd0:	f8cd a000 	str.w	sl, [sp]
 800bdd4:	464b      	mov	r3, r9
 800bdd6:	aa03      	add	r2, sp, #12
 800bdd8:	4621      	mov	r1, r4
 800bdda:	4640      	mov	r0, r8
 800bddc:	f7ff fee2 	bl	800bba4 <_printf_common>
 800bde0:	3001      	adds	r0, #1
 800bde2:	d14c      	bne.n	800be7e <_printf_i+0x1fe>
 800bde4:	f04f 30ff 	mov.w	r0, #4294967295
 800bde8:	b004      	add	sp, #16
 800bdea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdee:	4835      	ldr	r0, [pc, #212]	; (800bec4 <_printf_i+0x244>)
 800bdf0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bdf4:	6823      	ldr	r3, [r4, #0]
 800bdf6:	680e      	ldr	r6, [r1, #0]
 800bdf8:	061f      	lsls	r7, r3, #24
 800bdfa:	f856 5b04 	ldr.w	r5, [r6], #4
 800bdfe:	600e      	str	r6, [r1, #0]
 800be00:	d514      	bpl.n	800be2c <_printf_i+0x1ac>
 800be02:	07d9      	lsls	r1, r3, #31
 800be04:	bf44      	itt	mi
 800be06:	f043 0320 	orrmi.w	r3, r3, #32
 800be0a:	6023      	strmi	r3, [r4, #0]
 800be0c:	b91d      	cbnz	r5, 800be16 <_printf_i+0x196>
 800be0e:	6823      	ldr	r3, [r4, #0]
 800be10:	f023 0320 	bic.w	r3, r3, #32
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	2310      	movs	r3, #16
 800be18:	e7b0      	b.n	800bd7c <_printf_i+0xfc>
 800be1a:	6823      	ldr	r3, [r4, #0]
 800be1c:	f043 0320 	orr.w	r3, r3, #32
 800be20:	6023      	str	r3, [r4, #0]
 800be22:	2378      	movs	r3, #120	; 0x78
 800be24:	4828      	ldr	r0, [pc, #160]	; (800bec8 <_printf_i+0x248>)
 800be26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800be2a:	e7e3      	b.n	800bdf4 <_printf_i+0x174>
 800be2c:	065e      	lsls	r6, r3, #25
 800be2e:	bf48      	it	mi
 800be30:	b2ad      	uxthmi	r5, r5
 800be32:	e7e6      	b.n	800be02 <_printf_i+0x182>
 800be34:	4616      	mov	r6, r2
 800be36:	e7bb      	b.n	800bdb0 <_printf_i+0x130>
 800be38:	680b      	ldr	r3, [r1, #0]
 800be3a:	6826      	ldr	r6, [r4, #0]
 800be3c:	6960      	ldr	r0, [r4, #20]
 800be3e:	1d1d      	adds	r5, r3, #4
 800be40:	600d      	str	r5, [r1, #0]
 800be42:	0635      	lsls	r5, r6, #24
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	d501      	bpl.n	800be4c <_printf_i+0x1cc>
 800be48:	6018      	str	r0, [r3, #0]
 800be4a:	e002      	b.n	800be52 <_printf_i+0x1d2>
 800be4c:	0671      	lsls	r1, r6, #25
 800be4e:	d5fb      	bpl.n	800be48 <_printf_i+0x1c8>
 800be50:	8018      	strh	r0, [r3, #0]
 800be52:	2300      	movs	r3, #0
 800be54:	6123      	str	r3, [r4, #16]
 800be56:	4616      	mov	r6, r2
 800be58:	e7ba      	b.n	800bdd0 <_printf_i+0x150>
 800be5a:	680b      	ldr	r3, [r1, #0]
 800be5c:	1d1a      	adds	r2, r3, #4
 800be5e:	600a      	str	r2, [r1, #0]
 800be60:	681e      	ldr	r6, [r3, #0]
 800be62:	6862      	ldr	r2, [r4, #4]
 800be64:	2100      	movs	r1, #0
 800be66:	4630      	mov	r0, r6
 800be68:	f7f4 f9c2 	bl	80001f0 <memchr>
 800be6c:	b108      	cbz	r0, 800be72 <_printf_i+0x1f2>
 800be6e:	1b80      	subs	r0, r0, r6
 800be70:	6060      	str	r0, [r4, #4]
 800be72:	6863      	ldr	r3, [r4, #4]
 800be74:	6123      	str	r3, [r4, #16]
 800be76:	2300      	movs	r3, #0
 800be78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be7c:	e7a8      	b.n	800bdd0 <_printf_i+0x150>
 800be7e:	6923      	ldr	r3, [r4, #16]
 800be80:	4632      	mov	r2, r6
 800be82:	4649      	mov	r1, r9
 800be84:	4640      	mov	r0, r8
 800be86:	47d0      	blx	sl
 800be88:	3001      	adds	r0, #1
 800be8a:	d0ab      	beq.n	800bde4 <_printf_i+0x164>
 800be8c:	6823      	ldr	r3, [r4, #0]
 800be8e:	079b      	lsls	r3, r3, #30
 800be90:	d413      	bmi.n	800beba <_printf_i+0x23a>
 800be92:	68e0      	ldr	r0, [r4, #12]
 800be94:	9b03      	ldr	r3, [sp, #12]
 800be96:	4298      	cmp	r0, r3
 800be98:	bfb8      	it	lt
 800be9a:	4618      	movlt	r0, r3
 800be9c:	e7a4      	b.n	800bde8 <_printf_i+0x168>
 800be9e:	2301      	movs	r3, #1
 800bea0:	4632      	mov	r2, r6
 800bea2:	4649      	mov	r1, r9
 800bea4:	4640      	mov	r0, r8
 800bea6:	47d0      	blx	sl
 800bea8:	3001      	adds	r0, #1
 800beaa:	d09b      	beq.n	800bde4 <_printf_i+0x164>
 800beac:	3501      	adds	r5, #1
 800beae:	68e3      	ldr	r3, [r4, #12]
 800beb0:	9903      	ldr	r1, [sp, #12]
 800beb2:	1a5b      	subs	r3, r3, r1
 800beb4:	42ab      	cmp	r3, r5
 800beb6:	dcf2      	bgt.n	800be9e <_printf_i+0x21e>
 800beb8:	e7eb      	b.n	800be92 <_printf_i+0x212>
 800beba:	2500      	movs	r5, #0
 800bebc:	f104 0619 	add.w	r6, r4, #25
 800bec0:	e7f5      	b.n	800beae <_printf_i+0x22e>
 800bec2:	bf00      	nop
 800bec4:	0800cb75 	.word	0x0800cb75
 800bec8:	0800cb86 	.word	0x0800cb86

0800becc <_sbrk_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	4d06      	ldr	r5, [pc, #24]	; (800bee8 <_sbrk_r+0x1c>)
 800bed0:	2300      	movs	r3, #0
 800bed2:	4604      	mov	r4, r0
 800bed4:	4608      	mov	r0, r1
 800bed6:	602b      	str	r3, [r5, #0]
 800bed8:	f7f5 fac0 	bl	800145c <_sbrk>
 800bedc:	1c43      	adds	r3, r0, #1
 800bede:	d102      	bne.n	800bee6 <_sbrk_r+0x1a>
 800bee0:	682b      	ldr	r3, [r5, #0]
 800bee2:	b103      	cbz	r3, 800bee6 <_sbrk_r+0x1a>
 800bee4:	6023      	str	r3, [r4, #0]
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	20000c44 	.word	0x20000c44

0800beec <__sread>:
 800beec:	b510      	push	{r4, lr}
 800beee:	460c      	mov	r4, r1
 800bef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef4:	f000 fb02 	bl	800c4fc <_read_r>
 800bef8:	2800      	cmp	r0, #0
 800befa:	bfab      	itete	ge
 800befc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800befe:	89a3      	ldrhlt	r3, [r4, #12]
 800bf00:	181b      	addge	r3, r3, r0
 800bf02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf06:	bfac      	ite	ge
 800bf08:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf0a:	81a3      	strhlt	r3, [r4, #12]
 800bf0c:	bd10      	pop	{r4, pc}

0800bf0e <__swrite>:
 800bf0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf12:	461f      	mov	r7, r3
 800bf14:	898b      	ldrh	r3, [r1, #12]
 800bf16:	05db      	lsls	r3, r3, #23
 800bf18:	4605      	mov	r5, r0
 800bf1a:	460c      	mov	r4, r1
 800bf1c:	4616      	mov	r6, r2
 800bf1e:	d505      	bpl.n	800bf2c <__swrite+0x1e>
 800bf20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf24:	2302      	movs	r3, #2
 800bf26:	2200      	movs	r2, #0
 800bf28:	f000 f9c8 	bl	800c2bc <_lseek_r>
 800bf2c:	89a3      	ldrh	r3, [r4, #12]
 800bf2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf36:	81a3      	strh	r3, [r4, #12]
 800bf38:	4632      	mov	r2, r6
 800bf3a:	463b      	mov	r3, r7
 800bf3c:	4628      	mov	r0, r5
 800bf3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf42:	f000 b869 	b.w	800c018 <_write_r>

0800bf46 <__sseek>:
 800bf46:	b510      	push	{r4, lr}
 800bf48:	460c      	mov	r4, r1
 800bf4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf4e:	f000 f9b5 	bl	800c2bc <_lseek_r>
 800bf52:	1c43      	adds	r3, r0, #1
 800bf54:	89a3      	ldrh	r3, [r4, #12]
 800bf56:	bf15      	itete	ne
 800bf58:	6560      	strne	r0, [r4, #84]	; 0x54
 800bf5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf62:	81a3      	strheq	r3, [r4, #12]
 800bf64:	bf18      	it	ne
 800bf66:	81a3      	strhne	r3, [r4, #12]
 800bf68:	bd10      	pop	{r4, pc}

0800bf6a <__sclose>:
 800bf6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf6e:	f000 b8d3 	b.w	800c118 <_close_r>
	...

0800bf74 <__swbuf_r>:
 800bf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf76:	460e      	mov	r6, r1
 800bf78:	4614      	mov	r4, r2
 800bf7a:	4605      	mov	r5, r0
 800bf7c:	b118      	cbz	r0, 800bf86 <__swbuf_r+0x12>
 800bf7e:	6983      	ldr	r3, [r0, #24]
 800bf80:	b90b      	cbnz	r3, 800bf86 <__swbuf_r+0x12>
 800bf82:	f7ff fa5f 	bl	800b444 <__sinit>
 800bf86:	4b21      	ldr	r3, [pc, #132]	; (800c00c <__swbuf_r+0x98>)
 800bf88:	429c      	cmp	r4, r3
 800bf8a:	d12b      	bne.n	800bfe4 <__swbuf_r+0x70>
 800bf8c:	686c      	ldr	r4, [r5, #4]
 800bf8e:	69a3      	ldr	r3, [r4, #24]
 800bf90:	60a3      	str	r3, [r4, #8]
 800bf92:	89a3      	ldrh	r3, [r4, #12]
 800bf94:	071a      	lsls	r2, r3, #28
 800bf96:	d52f      	bpl.n	800bff8 <__swbuf_r+0x84>
 800bf98:	6923      	ldr	r3, [r4, #16]
 800bf9a:	b36b      	cbz	r3, 800bff8 <__swbuf_r+0x84>
 800bf9c:	6923      	ldr	r3, [r4, #16]
 800bf9e:	6820      	ldr	r0, [r4, #0]
 800bfa0:	1ac0      	subs	r0, r0, r3
 800bfa2:	6963      	ldr	r3, [r4, #20]
 800bfa4:	b2f6      	uxtb	r6, r6
 800bfa6:	4283      	cmp	r3, r0
 800bfa8:	4637      	mov	r7, r6
 800bfaa:	dc04      	bgt.n	800bfb6 <__swbuf_r+0x42>
 800bfac:	4621      	mov	r1, r4
 800bfae:	4628      	mov	r0, r5
 800bfb0:	f000 f948 	bl	800c244 <_fflush_r>
 800bfb4:	bb30      	cbnz	r0, 800c004 <__swbuf_r+0x90>
 800bfb6:	68a3      	ldr	r3, [r4, #8]
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	60a3      	str	r3, [r4, #8]
 800bfbc:	6823      	ldr	r3, [r4, #0]
 800bfbe:	1c5a      	adds	r2, r3, #1
 800bfc0:	6022      	str	r2, [r4, #0]
 800bfc2:	701e      	strb	r6, [r3, #0]
 800bfc4:	6963      	ldr	r3, [r4, #20]
 800bfc6:	3001      	adds	r0, #1
 800bfc8:	4283      	cmp	r3, r0
 800bfca:	d004      	beq.n	800bfd6 <__swbuf_r+0x62>
 800bfcc:	89a3      	ldrh	r3, [r4, #12]
 800bfce:	07db      	lsls	r3, r3, #31
 800bfd0:	d506      	bpl.n	800bfe0 <__swbuf_r+0x6c>
 800bfd2:	2e0a      	cmp	r6, #10
 800bfd4:	d104      	bne.n	800bfe0 <__swbuf_r+0x6c>
 800bfd6:	4621      	mov	r1, r4
 800bfd8:	4628      	mov	r0, r5
 800bfda:	f000 f933 	bl	800c244 <_fflush_r>
 800bfde:	b988      	cbnz	r0, 800c004 <__swbuf_r+0x90>
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfe4:	4b0a      	ldr	r3, [pc, #40]	; (800c010 <__swbuf_r+0x9c>)
 800bfe6:	429c      	cmp	r4, r3
 800bfe8:	d101      	bne.n	800bfee <__swbuf_r+0x7a>
 800bfea:	68ac      	ldr	r4, [r5, #8]
 800bfec:	e7cf      	b.n	800bf8e <__swbuf_r+0x1a>
 800bfee:	4b09      	ldr	r3, [pc, #36]	; (800c014 <__swbuf_r+0xa0>)
 800bff0:	429c      	cmp	r4, r3
 800bff2:	bf08      	it	eq
 800bff4:	68ec      	ldreq	r4, [r5, #12]
 800bff6:	e7ca      	b.n	800bf8e <__swbuf_r+0x1a>
 800bff8:	4621      	mov	r1, r4
 800bffa:	4628      	mov	r0, r5
 800bffc:	f000 f81e 	bl	800c03c <__swsetup_r>
 800c000:	2800      	cmp	r0, #0
 800c002:	d0cb      	beq.n	800bf9c <__swbuf_r+0x28>
 800c004:	f04f 37ff 	mov.w	r7, #4294967295
 800c008:	e7ea      	b.n	800bfe0 <__swbuf_r+0x6c>
 800c00a:	bf00      	nop
 800c00c:	0800cb24 	.word	0x0800cb24
 800c010:	0800cb44 	.word	0x0800cb44
 800c014:	0800cb04 	.word	0x0800cb04

0800c018 <_write_r>:
 800c018:	b538      	push	{r3, r4, r5, lr}
 800c01a:	4d07      	ldr	r5, [pc, #28]	; (800c038 <_write_r+0x20>)
 800c01c:	4604      	mov	r4, r0
 800c01e:	4608      	mov	r0, r1
 800c020:	4611      	mov	r1, r2
 800c022:	2200      	movs	r2, #0
 800c024:	602a      	str	r2, [r5, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	f7f4 fe10 	bl	8000c4c <_write>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d102      	bne.n	800c036 <_write_r+0x1e>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	b103      	cbz	r3, 800c036 <_write_r+0x1e>
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	20000c44 	.word	0x20000c44

0800c03c <__swsetup_r>:
 800c03c:	4b32      	ldr	r3, [pc, #200]	; (800c108 <__swsetup_r+0xcc>)
 800c03e:	b570      	push	{r4, r5, r6, lr}
 800c040:	681d      	ldr	r5, [r3, #0]
 800c042:	4606      	mov	r6, r0
 800c044:	460c      	mov	r4, r1
 800c046:	b125      	cbz	r5, 800c052 <__swsetup_r+0x16>
 800c048:	69ab      	ldr	r3, [r5, #24]
 800c04a:	b913      	cbnz	r3, 800c052 <__swsetup_r+0x16>
 800c04c:	4628      	mov	r0, r5
 800c04e:	f7ff f9f9 	bl	800b444 <__sinit>
 800c052:	4b2e      	ldr	r3, [pc, #184]	; (800c10c <__swsetup_r+0xd0>)
 800c054:	429c      	cmp	r4, r3
 800c056:	d10f      	bne.n	800c078 <__swsetup_r+0x3c>
 800c058:	686c      	ldr	r4, [r5, #4]
 800c05a:	89a3      	ldrh	r3, [r4, #12]
 800c05c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c060:	0719      	lsls	r1, r3, #28
 800c062:	d42c      	bmi.n	800c0be <__swsetup_r+0x82>
 800c064:	06dd      	lsls	r5, r3, #27
 800c066:	d411      	bmi.n	800c08c <__swsetup_r+0x50>
 800c068:	2309      	movs	r3, #9
 800c06a:	6033      	str	r3, [r6, #0]
 800c06c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c070:	81a3      	strh	r3, [r4, #12]
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	e03e      	b.n	800c0f6 <__swsetup_r+0xba>
 800c078:	4b25      	ldr	r3, [pc, #148]	; (800c110 <__swsetup_r+0xd4>)
 800c07a:	429c      	cmp	r4, r3
 800c07c:	d101      	bne.n	800c082 <__swsetup_r+0x46>
 800c07e:	68ac      	ldr	r4, [r5, #8]
 800c080:	e7eb      	b.n	800c05a <__swsetup_r+0x1e>
 800c082:	4b24      	ldr	r3, [pc, #144]	; (800c114 <__swsetup_r+0xd8>)
 800c084:	429c      	cmp	r4, r3
 800c086:	bf08      	it	eq
 800c088:	68ec      	ldreq	r4, [r5, #12]
 800c08a:	e7e6      	b.n	800c05a <__swsetup_r+0x1e>
 800c08c:	0758      	lsls	r0, r3, #29
 800c08e:	d512      	bpl.n	800c0b6 <__swsetup_r+0x7a>
 800c090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c092:	b141      	cbz	r1, 800c0a6 <__swsetup_r+0x6a>
 800c094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c098:	4299      	cmp	r1, r3
 800c09a:	d002      	beq.n	800c0a2 <__swsetup_r+0x66>
 800c09c:	4630      	mov	r0, r6
 800c09e:	f000 f9b7 	bl	800c410 <_free_r>
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	6363      	str	r3, [r4, #52]	; 0x34
 800c0a6:	89a3      	ldrh	r3, [r4, #12]
 800c0a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c0ac:	81a3      	strh	r3, [r4, #12]
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	6063      	str	r3, [r4, #4]
 800c0b2:	6923      	ldr	r3, [r4, #16]
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	89a3      	ldrh	r3, [r4, #12]
 800c0b8:	f043 0308 	orr.w	r3, r3, #8
 800c0bc:	81a3      	strh	r3, [r4, #12]
 800c0be:	6923      	ldr	r3, [r4, #16]
 800c0c0:	b94b      	cbnz	r3, 800c0d6 <__swsetup_r+0x9a>
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c0c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c0cc:	d003      	beq.n	800c0d6 <__swsetup_r+0x9a>
 800c0ce:	4621      	mov	r1, r4
 800c0d0:	4630      	mov	r0, r6
 800c0d2:	f000 f929 	bl	800c328 <__smakebuf_r>
 800c0d6:	89a0      	ldrh	r0, [r4, #12]
 800c0d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0dc:	f010 0301 	ands.w	r3, r0, #1
 800c0e0:	d00a      	beq.n	800c0f8 <__swsetup_r+0xbc>
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	60a3      	str	r3, [r4, #8]
 800c0e6:	6963      	ldr	r3, [r4, #20]
 800c0e8:	425b      	negs	r3, r3
 800c0ea:	61a3      	str	r3, [r4, #24]
 800c0ec:	6923      	ldr	r3, [r4, #16]
 800c0ee:	b943      	cbnz	r3, 800c102 <__swsetup_r+0xc6>
 800c0f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c0f4:	d1ba      	bne.n	800c06c <__swsetup_r+0x30>
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	0781      	lsls	r1, r0, #30
 800c0fa:	bf58      	it	pl
 800c0fc:	6963      	ldrpl	r3, [r4, #20]
 800c0fe:	60a3      	str	r3, [r4, #8]
 800c100:	e7f4      	b.n	800c0ec <__swsetup_r+0xb0>
 800c102:	2000      	movs	r0, #0
 800c104:	e7f7      	b.n	800c0f6 <__swsetup_r+0xba>
 800c106:	bf00      	nop
 800c108:	2000000c 	.word	0x2000000c
 800c10c:	0800cb24 	.word	0x0800cb24
 800c110:	0800cb44 	.word	0x0800cb44
 800c114:	0800cb04 	.word	0x0800cb04

0800c118 <_close_r>:
 800c118:	b538      	push	{r3, r4, r5, lr}
 800c11a:	4d06      	ldr	r5, [pc, #24]	; (800c134 <_close_r+0x1c>)
 800c11c:	2300      	movs	r3, #0
 800c11e:	4604      	mov	r4, r0
 800c120:	4608      	mov	r0, r1
 800c122:	602b      	str	r3, [r5, #0]
 800c124:	f7f5 f965 	bl	80013f2 <_close>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_close_r+0x1a>
 800c12c:	682b      	ldr	r3, [r5, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_close_r+0x1a>
 800c130:	6023      	str	r3, [r4, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	20000c44 	.word	0x20000c44

0800c138 <__sflush_r>:
 800c138:	898a      	ldrh	r2, [r1, #12]
 800c13a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c13e:	4605      	mov	r5, r0
 800c140:	0710      	lsls	r0, r2, #28
 800c142:	460c      	mov	r4, r1
 800c144:	d458      	bmi.n	800c1f8 <__sflush_r+0xc0>
 800c146:	684b      	ldr	r3, [r1, #4]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	dc05      	bgt.n	800c158 <__sflush_r+0x20>
 800c14c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c14e:	2b00      	cmp	r3, #0
 800c150:	dc02      	bgt.n	800c158 <__sflush_r+0x20>
 800c152:	2000      	movs	r0, #0
 800c154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c158:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c15a:	2e00      	cmp	r6, #0
 800c15c:	d0f9      	beq.n	800c152 <__sflush_r+0x1a>
 800c15e:	2300      	movs	r3, #0
 800c160:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c164:	682f      	ldr	r7, [r5, #0]
 800c166:	602b      	str	r3, [r5, #0]
 800c168:	d032      	beq.n	800c1d0 <__sflush_r+0x98>
 800c16a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c16c:	89a3      	ldrh	r3, [r4, #12]
 800c16e:	075a      	lsls	r2, r3, #29
 800c170:	d505      	bpl.n	800c17e <__sflush_r+0x46>
 800c172:	6863      	ldr	r3, [r4, #4]
 800c174:	1ac0      	subs	r0, r0, r3
 800c176:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c178:	b10b      	cbz	r3, 800c17e <__sflush_r+0x46>
 800c17a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c17c:	1ac0      	subs	r0, r0, r3
 800c17e:	2300      	movs	r3, #0
 800c180:	4602      	mov	r2, r0
 800c182:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c184:	6a21      	ldr	r1, [r4, #32]
 800c186:	4628      	mov	r0, r5
 800c188:	47b0      	blx	r6
 800c18a:	1c43      	adds	r3, r0, #1
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	d106      	bne.n	800c19e <__sflush_r+0x66>
 800c190:	6829      	ldr	r1, [r5, #0]
 800c192:	291d      	cmp	r1, #29
 800c194:	d82c      	bhi.n	800c1f0 <__sflush_r+0xb8>
 800c196:	4a2a      	ldr	r2, [pc, #168]	; (800c240 <__sflush_r+0x108>)
 800c198:	40ca      	lsrs	r2, r1
 800c19a:	07d6      	lsls	r6, r2, #31
 800c19c:	d528      	bpl.n	800c1f0 <__sflush_r+0xb8>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	6062      	str	r2, [r4, #4]
 800c1a2:	04d9      	lsls	r1, r3, #19
 800c1a4:	6922      	ldr	r2, [r4, #16]
 800c1a6:	6022      	str	r2, [r4, #0]
 800c1a8:	d504      	bpl.n	800c1b4 <__sflush_r+0x7c>
 800c1aa:	1c42      	adds	r2, r0, #1
 800c1ac:	d101      	bne.n	800c1b2 <__sflush_r+0x7a>
 800c1ae:	682b      	ldr	r3, [r5, #0]
 800c1b0:	b903      	cbnz	r3, 800c1b4 <__sflush_r+0x7c>
 800c1b2:	6560      	str	r0, [r4, #84]	; 0x54
 800c1b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1b6:	602f      	str	r7, [r5, #0]
 800c1b8:	2900      	cmp	r1, #0
 800c1ba:	d0ca      	beq.n	800c152 <__sflush_r+0x1a>
 800c1bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1c0:	4299      	cmp	r1, r3
 800c1c2:	d002      	beq.n	800c1ca <__sflush_r+0x92>
 800c1c4:	4628      	mov	r0, r5
 800c1c6:	f000 f923 	bl	800c410 <_free_r>
 800c1ca:	2000      	movs	r0, #0
 800c1cc:	6360      	str	r0, [r4, #52]	; 0x34
 800c1ce:	e7c1      	b.n	800c154 <__sflush_r+0x1c>
 800c1d0:	6a21      	ldr	r1, [r4, #32]
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	47b0      	blx	r6
 800c1d8:	1c41      	adds	r1, r0, #1
 800c1da:	d1c7      	bne.n	800c16c <__sflush_r+0x34>
 800c1dc:	682b      	ldr	r3, [r5, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d0c4      	beq.n	800c16c <__sflush_r+0x34>
 800c1e2:	2b1d      	cmp	r3, #29
 800c1e4:	d001      	beq.n	800c1ea <__sflush_r+0xb2>
 800c1e6:	2b16      	cmp	r3, #22
 800c1e8:	d101      	bne.n	800c1ee <__sflush_r+0xb6>
 800c1ea:	602f      	str	r7, [r5, #0]
 800c1ec:	e7b1      	b.n	800c152 <__sflush_r+0x1a>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1f4:	81a3      	strh	r3, [r4, #12]
 800c1f6:	e7ad      	b.n	800c154 <__sflush_r+0x1c>
 800c1f8:	690f      	ldr	r7, [r1, #16]
 800c1fa:	2f00      	cmp	r7, #0
 800c1fc:	d0a9      	beq.n	800c152 <__sflush_r+0x1a>
 800c1fe:	0793      	lsls	r3, r2, #30
 800c200:	680e      	ldr	r6, [r1, #0]
 800c202:	bf08      	it	eq
 800c204:	694b      	ldreq	r3, [r1, #20]
 800c206:	600f      	str	r7, [r1, #0]
 800c208:	bf18      	it	ne
 800c20a:	2300      	movne	r3, #0
 800c20c:	eba6 0807 	sub.w	r8, r6, r7
 800c210:	608b      	str	r3, [r1, #8]
 800c212:	f1b8 0f00 	cmp.w	r8, #0
 800c216:	dd9c      	ble.n	800c152 <__sflush_r+0x1a>
 800c218:	6a21      	ldr	r1, [r4, #32]
 800c21a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c21c:	4643      	mov	r3, r8
 800c21e:	463a      	mov	r2, r7
 800c220:	4628      	mov	r0, r5
 800c222:	47b0      	blx	r6
 800c224:	2800      	cmp	r0, #0
 800c226:	dc06      	bgt.n	800c236 <__sflush_r+0xfe>
 800c228:	89a3      	ldrh	r3, [r4, #12]
 800c22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c22e:	81a3      	strh	r3, [r4, #12]
 800c230:	f04f 30ff 	mov.w	r0, #4294967295
 800c234:	e78e      	b.n	800c154 <__sflush_r+0x1c>
 800c236:	4407      	add	r7, r0
 800c238:	eba8 0800 	sub.w	r8, r8, r0
 800c23c:	e7e9      	b.n	800c212 <__sflush_r+0xda>
 800c23e:	bf00      	nop
 800c240:	20400001 	.word	0x20400001

0800c244 <_fflush_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	690b      	ldr	r3, [r1, #16]
 800c248:	4605      	mov	r5, r0
 800c24a:	460c      	mov	r4, r1
 800c24c:	b913      	cbnz	r3, 800c254 <_fflush_r+0x10>
 800c24e:	2500      	movs	r5, #0
 800c250:	4628      	mov	r0, r5
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	b118      	cbz	r0, 800c25e <_fflush_r+0x1a>
 800c256:	6983      	ldr	r3, [r0, #24]
 800c258:	b90b      	cbnz	r3, 800c25e <_fflush_r+0x1a>
 800c25a:	f7ff f8f3 	bl	800b444 <__sinit>
 800c25e:	4b14      	ldr	r3, [pc, #80]	; (800c2b0 <_fflush_r+0x6c>)
 800c260:	429c      	cmp	r4, r3
 800c262:	d11b      	bne.n	800c29c <_fflush_r+0x58>
 800c264:	686c      	ldr	r4, [r5, #4]
 800c266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d0ef      	beq.n	800c24e <_fflush_r+0xa>
 800c26e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c270:	07d0      	lsls	r0, r2, #31
 800c272:	d404      	bmi.n	800c27e <_fflush_r+0x3a>
 800c274:	0599      	lsls	r1, r3, #22
 800c276:	d402      	bmi.n	800c27e <_fflush_r+0x3a>
 800c278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c27a:	f7ff f981 	bl	800b580 <__retarget_lock_acquire_recursive>
 800c27e:	4628      	mov	r0, r5
 800c280:	4621      	mov	r1, r4
 800c282:	f7ff ff59 	bl	800c138 <__sflush_r>
 800c286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c288:	07da      	lsls	r2, r3, #31
 800c28a:	4605      	mov	r5, r0
 800c28c:	d4e0      	bmi.n	800c250 <_fflush_r+0xc>
 800c28e:	89a3      	ldrh	r3, [r4, #12]
 800c290:	059b      	lsls	r3, r3, #22
 800c292:	d4dd      	bmi.n	800c250 <_fflush_r+0xc>
 800c294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c296:	f7ff f974 	bl	800b582 <__retarget_lock_release_recursive>
 800c29a:	e7d9      	b.n	800c250 <_fflush_r+0xc>
 800c29c:	4b05      	ldr	r3, [pc, #20]	; (800c2b4 <_fflush_r+0x70>)
 800c29e:	429c      	cmp	r4, r3
 800c2a0:	d101      	bne.n	800c2a6 <_fflush_r+0x62>
 800c2a2:	68ac      	ldr	r4, [r5, #8]
 800c2a4:	e7df      	b.n	800c266 <_fflush_r+0x22>
 800c2a6:	4b04      	ldr	r3, [pc, #16]	; (800c2b8 <_fflush_r+0x74>)
 800c2a8:	429c      	cmp	r4, r3
 800c2aa:	bf08      	it	eq
 800c2ac:	68ec      	ldreq	r4, [r5, #12]
 800c2ae:	e7da      	b.n	800c266 <_fflush_r+0x22>
 800c2b0:	0800cb24 	.word	0x0800cb24
 800c2b4:	0800cb44 	.word	0x0800cb44
 800c2b8:	0800cb04 	.word	0x0800cb04

0800c2bc <_lseek_r>:
 800c2bc:	b538      	push	{r3, r4, r5, lr}
 800c2be:	4d07      	ldr	r5, [pc, #28]	; (800c2dc <_lseek_r+0x20>)
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	4608      	mov	r0, r1
 800c2c4:	4611      	mov	r1, r2
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	602a      	str	r2, [r5, #0]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	f7f5 f8b8 	bl	8001440 <_lseek>
 800c2d0:	1c43      	adds	r3, r0, #1
 800c2d2:	d102      	bne.n	800c2da <_lseek_r+0x1e>
 800c2d4:	682b      	ldr	r3, [r5, #0]
 800c2d6:	b103      	cbz	r3, 800c2da <_lseek_r+0x1e>
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	bd38      	pop	{r3, r4, r5, pc}
 800c2dc:	20000c44 	.word	0x20000c44

0800c2e0 <__swhatbuf_r>:
 800c2e0:	b570      	push	{r4, r5, r6, lr}
 800c2e2:	460e      	mov	r6, r1
 800c2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2e8:	2900      	cmp	r1, #0
 800c2ea:	b096      	sub	sp, #88	; 0x58
 800c2ec:	4614      	mov	r4, r2
 800c2ee:	461d      	mov	r5, r3
 800c2f0:	da07      	bge.n	800c302 <__swhatbuf_r+0x22>
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	602b      	str	r3, [r5, #0]
 800c2f6:	89b3      	ldrh	r3, [r6, #12]
 800c2f8:	061a      	lsls	r2, r3, #24
 800c2fa:	d410      	bmi.n	800c31e <__swhatbuf_r+0x3e>
 800c2fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c300:	e00e      	b.n	800c320 <__swhatbuf_r+0x40>
 800c302:	466a      	mov	r2, sp
 800c304:	f000 f90c 	bl	800c520 <_fstat_r>
 800c308:	2800      	cmp	r0, #0
 800c30a:	dbf2      	blt.n	800c2f2 <__swhatbuf_r+0x12>
 800c30c:	9a01      	ldr	r2, [sp, #4]
 800c30e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c312:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c316:	425a      	negs	r2, r3
 800c318:	415a      	adcs	r2, r3
 800c31a:	602a      	str	r2, [r5, #0]
 800c31c:	e7ee      	b.n	800c2fc <__swhatbuf_r+0x1c>
 800c31e:	2340      	movs	r3, #64	; 0x40
 800c320:	2000      	movs	r0, #0
 800c322:	6023      	str	r3, [r4, #0]
 800c324:	b016      	add	sp, #88	; 0x58
 800c326:	bd70      	pop	{r4, r5, r6, pc}

0800c328 <__smakebuf_r>:
 800c328:	898b      	ldrh	r3, [r1, #12]
 800c32a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c32c:	079d      	lsls	r5, r3, #30
 800c32e:	4606      	mov	r6, r0
 800c330:	460c      	mov	r4, r1
 800c332:	d507      	bpl.n	800c344 <__smakebuf_r+0x1c>
 800c334:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	6123      	str	r3, [r4, #16]
 800c33c:	2301      	movs	r3, #1
 800c33e:	6163      	str	r3, [r4, #20]
 800c340:	b002      	add	sp, #8
 800c342:	bd70      	pop	{r4, r5, r6, pc}
 800c344:	ab01      	add	r3, sp, #4
 800c346:	466a      	mov	r2, sp
 800c348:	f7ff ffca 	bl	800c2e0 <__swhatbuf_r>
 800c34c:	9900      	ldr	r1, [sp, #0]
 800c34e:	4605      	mov	r5, r0
 800c350:	4630      	mov	r0, r6
 800c352:	f7ff f917 	bl	800b584 <_malloc_r>
 800c356:	b948      	cbnz	r0, 800c36c <__smakebuf_r+0x44>
 800c358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c35c:	059a      	lsls	r2, r3, #22
 800c35e:	d4ef      	bmi.n	800c340 <__smakebuf_r+0x18>
 800c360:	f023 0303 	bic.w	r3, r3, #3
 800c364:	f043 0302 	orr.w	r3, r3, #2
 800c368:	81a3      	strh	r3, [r4, #12]
 800c36a:	e7e3      	b.n	800c334 <__smakebuf_r+0xc>
 800c36c:	4b0d      	ldr	r3, [pc, #52]	; (800c3a4 <__smakebuf_r+0x7c>)
 800c36e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c370:	89a3      	ldrh	r3, [r4, #12]
 800c372:	6020      	str	r0, [r4, #0]
 800c374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c378:	81a3      	strh	r3, [r4, #12]
 800c37a:	9b00      	ldr	r3, [sp, #0]
 800c37c:	6163      	str	r3, [r4, #20]
 800c37e:	9b01      	ldr	r3, [sp, #4]
 800c380:	6120      	str	r0, [r4, #16]
 800c382:	b15b      	cbz	r3, 800c39c <__smakebuf_r+0x74>
 800c384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c388:	4630      	mov	r0, r6
 800c38a:	f000 f8db 	bl	800c544 <_isatty_r>
 800c38e:	b128      	cbz	r0, 800c39c <__smakebuf_r+0x74>
 800c390:	89a3      	ldrh	r3, [r4, #12]
 800c392:	f023 0303 	bic.w	r3, r3, #3
 800c396:	f043 0301 	orr.w	r3, r3, #1
 800c39a:	81a3      	strh	r3, [r4, #12]
 800c39c:	89a0      	ldrh	r0, [r4, #12]
 800c39e:	4305      	orrs	r5, r0
 800c3a0:	81a5      	strh	r5, [r4, #12]
 800c3a2:	e7cd      	b.n	800c340 <__smakebuf_r+0x18>
 800c3a4:	0800b3dd 	.word	0x0800b3dd

0800c3a8 <memcpy>:
 800c3a8:	440a      	add	r2, r1
 800c3aa:	4291      	cmp	r1, r2
 800c3ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3b0:	d100      	bne.n	800c3b4 <memcpy+0xc>
 800c3b2:	4770      	bx	lr
 800c3b4:	b510      	push	{r4, lr}
 800c3b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3be:	4291      	cmp	r1, r2
 800c3c0:	d1f9      	bne.n	800c3b6 <memcpy+0xe>
 800c3c2:	bd10      	pop	{r4, pc}

0800c3c4 <memmove>:
 800c3c4:	4288      	cmp	r0, r1
 800c3c6:	b510      	push	{r4, lr}
 800c3c8:	eb01 0402 	add.w	r4, r1, r2
 800c3cc:	d902      	bls.n	800c3d4 <memmove+0x10>
 800c3ce:	4284      	cmp	r4, r0
 800c3d0:	4623      	mov	r3, r4
 800c3d2:	d807      	bhi.n	800c3e4 <memmove+0x20>
 800c3d4:	1e43      	subs	r3, r0, #1
 800c3d6:	42a1      	cmp	r1, r4
 800c3d8:	d008      	beq.n	800c3ec <memmove+0x28>
 800c3da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3e2:	e7f8      	b.n	800c3d6 <memmove+0x12>
 800c3e4:	4402      	add	r2, r0
 800c3e6:	4601      	mov	r1, r0
 800c3e8:	428a      	cmp	r2, r1
 800c3ea:	d100      	bne.n	800c3ee <memmove+0x2a>
 800c3ec:	bd10      	pop	{r4, pc}
 800c3ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3f6:	e7f7      	b.n	800c3e8 <memmove+0x24>

0800c3f8 <__malloc_lock>:
 800c3f8:	4801      	ldr	r0, [pc, #4]	; (800c400 <__malloc_lock+0x8>)
 800c3fa:	f7ff b8c1 	b.w	800b580 <__retarget_lock_acquire_recursive>
 800c3fe:	bf00      	nop
 800c400:	20000c3c 	.word	0x20000c3c

0800c404 <__malloc_unlock>:
 800c404:	4801      	ldr	r0, [pc, #4]	; (800c40c <__malloc_unlock+0x8>)
 800c406:	f7ff b8bc 	b.w	800b582 <__retarget_lock_release_recursive>
 800c40a:	bf00      	nop
 800c40c:	20000c3c 	.word	0x20000c3c

0800c410 <_free_r>:
 800c410:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c412:	2900      	cmp	r1, #0
 800c414:	d048      	beq.n	800c4a8 <_free_r+0x98>
 800c416:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c41a:	9001      	str	r0, [sp, #4]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	f1a1 0404 	sub.w	r4, r1, #4
 800c422:	bfb8      	it	lt
 800c424:	18e4      	addlt	r4, r4, r3
 800c426:	f7ff ffe7 	bl	800c3f8 <__malloc_lock>
 800c42a:	4a20      	ldr	r2, [pc, #128]	; (800c4ac <_free_r+0x9c>)
 800c42c:	9801      	ldr	r0, [sp, #4]
 800c42e:	6813      	ldr	r3, [r2, #0]
 800c430:	4615      	mov	r5, r2
 800c432:	b933      	cbnz	r3, 800c442 <_free_r+0x32>
 800c434:	6063      	str	r3, [r4, #4]
 800c436:	6014      	str	r4, [r2, #0]
 800c438:	b003      	add	sp, #12
 800c43a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c43e:	f7ff bfe1 	b.w	800c404 <__malloc_unlock>
 800c442:	42a3      	cmp	r3, r4
 800c444:	d90b      	bls.n	800c45e <_free_r+0x4e>
 800c446:	6821      	ldr	r1, [r4, #0]
 800c448:	1862      	adds	r2, r4, r1
 800c44a:	4293      	cmp	r3, r2
 800c44c:	bf04      	itt	eq
 800c44e:	681a      	ldreq	r2, [r3, #0]
 800c450:	685b      	ldreq	r3, [r3, #4]
 800c452:	6063      	str	r3, [r4, #4]
 800c454:	bf04      	itt	eq
 800c456:	1852      	addeq	r2, r2, r1
 800c458:	6022      	streq	r2, [r4, #0]
 800c45a:	602c      	str	r4, [r5, #0]
 800c45c:	e7ec      	b.n	800c438 <_free_r+0x28>
 800c45e:	461a      	mov	r2, r3
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	b10b      	cbz	r3, 800c468 <_free_r+0x58>
 800c464:	42a3      	cmp	r3, r4
 800c466:	d9fa      	bls.n	800c45e <_free_r+0x4e>
 800c468:	6811      	ldr	r1, [r2, #0]
 800c46a:	1855      	adds	r5, r2, r1
 800c46c:	42a5      	cmp	r5, r4
 800c46e:	d10b      	bne.n	800c488 <_free_r+0x78>
 800c470:	6824      	ldr	r4, [r4, #0]
 800c472:	4421      	add	r1, r4
 800c474:	1854      	adds	r4, r2, r1
 800c476:	42a3      	cmp	r3, r4
 800c478:	6011      	str	r1, [r2, #0]
 800c47a:	d1dd      	bne.n	800c438 <_free_r+0x28>
 800c47c:	681c      	ldr	r4, [r3, #0]
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	6053      	str	r3, [r2, #4]
 800c482:	4421      	add	r1, r4
 800c484:	6011      	str	r1, [r2, #0]
 800c486:	e7d7      	b.n	800c438 <_free_r+0x28>
 800c488:	d902      	bls.n	800c490 <_free_r+0x80>
 800c48a:	230c      	movs	r3, #12
 800c48c:	6003      	str	r3, [r0, #0]
 800c48e:	e7d3      	b.n	800c438 <_free_r+0x28>
 800c490:	6825      	ldr	r5, [r4, #0]
 800c492:	1961      	adds	r1, r4, r5
 800c494:	428b      	cmp	r3, r1
 800c496:	bf04      	itt	eq
 800c498:	6819      	ldreq	r1, [r3, #0]
 800c49a:	685b      	ldreq	r3, [r3, #4]
 800c49c:	6063      	str	r3, [r4, #4]
 800c49e:	bf04      	itt	eq
 800c4a0:	1949      	addeq	r1, r1, r5
 800c4a2:	6021      	streq	r1, [r4, #0]
 800c4a4:	6054      	str	r4, [r2, #4]
 800c4a6:	e7c7      	b.n	800c438 <_free_r+0x28>
 800c4a8:	b003      	add	sp, #12
 800c4aa:	bd30      	pop	{r4, r5, pc}
 800c4ac:	200002cc 	.word	0x200002cc

0800c4b0 <_realloc_r>:
 800c4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4b2:	4607      	mov	r7, r0
 800c4b4:	4614      	mov	r4, r2
 800c4b6:	460e      	mov	r6, r1
 800c4b8:	b921      	cbnz	r1, 800c4c4 <_realloc_r+0x14>
 800c4ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c4be:	4611      	mov	r1, r2
 800c4c0:	f7ff b860 	b.w	800b584 <_malloc_r>
 800c4c4:	b922      	cbnz	r2, 800c4d0 <_realloc_r+0x20>
 800c4c6:	f7ff ffa3 	bl	800c410 <_free_r>
 800c4ca:	4625      	mov	r5, r4
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4d0:	f000 f848 	bl	800c564 <_malloc_usable_size_r>
 800c4d4:	42a0      	cmp	r0, r4
 800c4d6:	d20f      	bcs.n	800c4f8 <_realloc_r+0x48>
 800c4d8:	4621      	mov	r1, r4
 800c4da:	4638      	mov	r0, r7
 800c4dc:	f7ff f852 	bl	800b584 <_malloc_r>
 800c4e0:	4605      	mov	r5, r0
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	d0f2      	beq.n	800c4cc <_realloc_r+0x1c>
 800c4e6:	4631      	mov	r1, r6
 800c4e8:	4622      	mov	r2, r4
 800c4ea:	f7ff ff5d 	bl	800c3a8 <memcpy>
 800c4ee:	4631      	mov	r1, r6
 800c4f0:	4638      	mov	r0, r7
 800c4f2:	f7ff ff8d 	bl	800c410 <_free_r>
 800c4f6:	e7e9      	b.n	800c4cc <_realloc_r+0x1c>
 800c4f8:	4635      	mov	r5, r6
 800c4fa:	e7e7      	b.n	800c4cc <_realloc_r+0x1c>

0800c4fc <_read_r>:
 800c4fc:	b538      	push	{r3, r4, r5, lr}
 800c4fe:	4d07      	ldr	r5, [pc, #28]	; (800c51c <_read_r+0x20>)
 800c500:	4604      	mov	r4, r0
 800c502:	4608      	mov	r0, r1
 800c504:	4611      	mov	r1, r2
 800c506:	2200      	movs	r2, #0
 800c508:	602a      	str	r2, [r5, #0]
 800c50a:	461a      	mov	r2, r3
 800c50c:	f7f4 ff54 	bl	80013b8 <_read>
 800c510:	1c43      	adds	r3, r0, #1
 800c512:	d102      	bne.n	800c51a <_read_r+0x1e>
 800c514:	682b      	ldr	r3, [r5, #0]
 800c516:	b103      	cbz	r3, 800c51a <_read_r+0x1e>
 800c518:	6023      	str	r3, [r4, #0]
 800c51a:	bd38      	pop	{r3, r4, r5, pc}
 800c51c:	20000c44 	.word	0x20000c44

0800c520 <_fstat_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	4d07      	ldr	r5, [pc, #28]	; (800c540 <_fstat_r+0x20>)
 800c524:	2300      	movs	r3, #0
 800c526:	4604      	mov	r4, r0
 800c528:	4608      	mov	r0, r1
 800c52a:	4611      	mov	r1, r2
 800c52c:	602b      	str	r3, [r5, #0]
 800c52e:	f7f4 ff6c 	bl	800140a <_fstat>
 800c532:	1c43      	adds	r3, r0, #1
 800c534:	d102      	bne.n	800c53c <_fstat_r+0x1c>
 800c536:	682b      	ldr	r3, [r5, #0]
 800c538:	b103      	cbz	r3, 800c53c <_fstat_r+0x1c>
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	bd38      	pop	{r3, r4, r5, pc}
 800c53e:	bf00      	nop
 800c540:	20000c44 	.word	0x20000c44

0800c544 <_isatty_r>:
 800c544:	b538      	push	{r3, r4, r5, lr}
 800c546:	4d06      	ldr	r5, [pc, #24]	; (800c560 <_isatty_r+0x1c>)
 800c548:	2300      	movs	r3, #0
 800c54a:	4604      	mov	r4, r0
 800c54c:	4608      	mov	r0, r1
 800c54e:	602b      	str	r3, [r5, #0]
 800c550:	f7f4 ff6b 	bl	800142a <_isatty>
 800c554:	1c43      	adds	r3, r0, #1
 800c556:	d102      	bne.n	800c55e <_isatty_r+0x1a>
 800c558:	682b      	ldr	r3, [r5, #0]
 800c55a:	b103      	cbz	r3, 800c55e <_isatty_r+0x1a>
 800c55c:	6023      	str	r3, [r4, #0]
 800c55e:	bd38      	pop	{r3, r4, r5, pc}
 800c560:	20000c44 	.word	0x20000c44

0800c564 <_malloc_usable_size_r>:
 800c564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c568:	1f18      	subs	r0, r3, #4
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	bfbc      	itt	lt
 800c56e:	580b      	ldrlt	r3, [r1, r0]
 800c570:	18c0      	addlt	r0, r0, r3
 800c572:	4770      	bx	lr

0800c574 <_init>:
 800c574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c576:	bf00      	nop
 800c578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c57a:	bc08      	pop	{r3}
 800c57c:	469e      	mov	lr, r3
 800c57e:	4770      	bx	lr

0800c580 <_fini>:
 800c580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c582:	bf00      	nop
 800c584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c586:	bc08      	pop	{r3}
 800c588:	469e      	mov	lr, r3
 800c58a:	4770      	bx	lr
