

================================================================
== Vitis HLS Report for 'reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s'
================================================================
* Date:           Tue Mar 11 16:17:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.136 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    600|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|    1009|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1009|    614|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_10_fu_292_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_11_fu_304_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_12_fu_226_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_13_fu_272_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_14_fu_232_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_15_fu_276_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_16_fu_296_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_17_fu_238_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_18_fu_280_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_19_fu_244_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_1_fu_256_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_20_fu_250_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_21_fu_284_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_22_fu_300_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_23_fu_308_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln34_2_fu_208_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_3_fu_260_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_4_fu_288_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_5_fu_214_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_6_fu_264_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_7_fu_220_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_8_fu_312_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_9_fu_268_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln34_fu_202_p2     |         +|   0|  0|  25|          18|          18|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 600|         432|         432|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   18|         54|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   18|         54|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln34_10_reg_441      |  18|   0|   18|          0|
    |add_ln34_11_reg_456      |  18|   0|   18|          0|
    |add_ln34_12_reg_371      |  18|   0|   18|          0|
    |add_ln34_13_reg_416      |  18|   0|   18|          0|
    |add_ln34_14_reg_376      |  18|   0|   18|          0|
    |add_ln34_15_reg_421      |  18|   0|   18|          0|
    |add_ln34_16_reg_446      |  18|   0|   18|          0|
    |add_ln34_17_reg_381      |  18|   0|   18|          0|
    |add_ln34_18_reg_426      |  18|   0|   18|          0|
    |add_ln34_19_reg_386      |  18|   0|   18|          0|
    |add_ln34_1_reg_396       |  18|   0|   18|          0|
    |add_ln34_20_reg_391      |  18|   0|   18|          0|
    |add_ln34_21_reg_431      |  18|   0|   18|          0|
    |add_ln34_22_reg_451      |  18|   0|   18|          0|
    |add_ln34_23_reg_461      |  18|   0|   18|          0|
    |add_ln34_2_reg_356       |  18|   0|   18|          0|
    |add_ln34_3_reg_401       |  18|   0|   18|          0|
    |add_ln34_4_reg_436       |  18|   0|   18|          0|
    |add_ln34_5_reg_361       |  18|   0|   18|          0|
    |add_ln34_6_reg_406       |  18|   0|   18|          0|
    |add_ln34_7_reg_366       |  18|   0|   18|          0|
    |add_ln34_9_reg_411       |  18|   0|   18|          0|
    |add_ln34_reg_351         |  18|   0|   18|          0|
    |ap_ce_reg                |   1|   0|    1|          0|
    |ap_return_int_reg        |  18|   0|   18|          0|
    |x_0_val1_int_reg         |  18|   0|   18|          0|
    |x_10_val11_int_reg       |  18|   0|   18|          0|
    |x_11_val12_int_reg       |  18|   0|   18|          0|
    |x_12_val13_int_reg       |  18|   0|   18|          0|
    |x_12_val13_read_reg_336  |  18|   0|   18|          0|
    |x_13_val14_int_reg       |  18|   0|   18|          0|
    |x_14_val15_int_reg       |  18|   0|   18|          0|
    |x_15_val16_int_reg       |  18|   0|   18|          0|
    |x_15_val16_read_reg_331  |  18|   0|   18|          0|
    |x_16_val_int_reg         |  18|   0|   18|          0|
    |x_17_val_int_reg         |  18|   0|   18|          0|
    |x_17_val_read_reg_326    |  18|   0|   18|          0|
    |x_18_val_int_reg         |  18|   0|   18|          0|
    |x_19_val_int_reg         |  18|   0|   18|          0|
    |x_19_val_read_reg_321    |  18|   0|   18|          0|
    |x_1_val2_int_reg         |  18|   0|   18|          0|
    |x_20_val_int_reg         |  18|   0|   18|          0|
    |x_21_val_int_reg         |  18|   0|   18|          0|
    |x_22_val_int_reg         |  18|   0|   18|          0|
    |x_22_val_read_reg_316    |  18|   0|   18|          0|
    |x_23_val_int_reg         |  18|   0|   18|          0|
    |x_24_val_int_reg         |  18|   0|   18|          0|
    |x_2_val3_int_reg         |  18|   0|   18|          0|
    |x_3_val4_int_reg         |  18|   0|   18|          0|
    |x_4_val5_int_reg         |  18|   0|   18|          0|
    |x_5_val6_int_reg         |  18|   0|   18|          0|
    |x_6_val7_int_reg         |  18|   0|   18|          0|
    |x_6_val7_read_reg_346    |  18|   0|   18|          0|
    |x_7_val8_int_reg         |  18|   0|   18|          0|
    |x_8_val9_int_reg         |  18|   0|   18|          0|
    |x_9_val10_int_reg        |  18|   0|   18|          0|
    |x_9_val10_read_reg_341   |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1009|   0| 1009|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_return   |  out|   18|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 5, 3, 0>, 25, OpAdd<ap_fixed<18, 8, 5, 3, 0> > >|  return value|
|x_0_val1    |   in|   18|     ap_none|                                                                 x_0_val1|        scalar|
|x_1_val2    |   in|   18|     ap_none|                                                                 x_1_val2|        scalar|
|x_2_val3    |   in|   18|     ap_none|                                                                 x_2_val3|        scalar|
|x_3_val4    |   in|   18|     ap_none|                                                                 x_3_val4|        scalar|
|x_4_val5    |   in|   18|     ap_none|                                                                 x_4_val5|        scalar|
|x_5_val6    |   in|   18|     ap_none|                                                                 x_5_val6|        scalar|
|x_6_val7    |   in|   18|     ap_none|                                                                 x_6_val7|        scalar|
|x_7_val8    |   in|   18|     ap_none|                                                                 x_7_val8|        scalar|
|x_8_val9    |   in|   18|     ap_none|                                                                 x_8_val9|        scalar|
|x_9_val10   |   in|   18|     ap_none|                                                                x_9_val10|        scalar|
|x_10_val11  |   in|   18|     ap_none|                                                               x_10_val11|        scalar|
|x_11_val12  |   in|   18|     ap_none|                                                               x_11_val12|        scalar|
|x_12_val13  |   in|   18|     ap_none|                                                               x_12_val13|        scalar|
|x_13_val14  |   in|   18|     ap_none|                                                               x_13_val14|        scalar|
|x_14_val15  |   in|   18|     ap_none|                                                               x_14_val15|        scalar|
|x_15_val16  |   in|   18|     ap_none|                                                               x_15_val16|        scalar|
|x_16_val    |   in|   18|     ap_none|                                                                 x_16_val|        scalar|
|x_17_val    |   in|   18|     ap_none|                                                                 x_17_val|        scalar|
|x_18_val    |   in|   18|     ap_none|                                                                 x_18_val|        scalar|
|x_19_val    |   in|   18|     ap_none|                                                                 x_19_val|        scalar|
|x_20_val    |   in|   18|     ap_none|                                                                 x_20_val|        scalar|
|x_21_val    |   in|   18|     ap_none|                                                                 x_21_val|        scalar|
|x_22_val    |   in|   18|     ap_none|                                                                 x_22_val|        scalar|
|x_23_val    |   in|   18|     ap_none|                                                                 x_23_val|        scalar|
|x_24_val    |   in|   18|     ap_none|                                                                 x_24_val|        scalar|
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

