

================================================================
== Vitis HLS Report for 'perform_logic_operation'
================================================================
* Date:           Mon Apr 22 10:04:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        logic_op
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.236 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       95|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       95|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln6_fu_64_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_108_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln4_1_fu_120_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln4_2_fu_126_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln4_3_fu_132_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln4_4_fu_138_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln4_fu_114_p2      |      icmp|   0|  0|  10|           3|           3|
    |lshr_ln16_fu_78_p2      |      lshr|   0|  0|   5|           1|           1|
    |or_ln4_1_fu_166_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln4_2_fu_188_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln4_fu_152_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln8_fu_84_p2         |        or|   0|  0|   2|           1|           1|
    |ap_return               |    select|   0|  0|   2|           1|           1|
    |select_ln4_1_fu_158_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln4_2_fu_172_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln4_3_fu_180_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln4_fu_144_p3    |    select|   0|  0|   2|           1|           1|
    |shl_ln14_fu_102_p2      |       shl|   0|  0|   5|           2|           2|
    |xor_ln10_fu_90_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln12_fu_96_p2       |       xor|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  95|          33|          28|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_start   |   in|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|  perform_logic_operation|  return value|
|A          |   in|    1|     ap_none|                        A|        scalar|
|B          |   in|    1|     ap_none|                        B|        scalar|
|op         |   in|   32|     ap_none|                       op|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op"   --->   Operation 2 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%B_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %B"   --->   Operation 3 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%A_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %A"   --->   Operation 4 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i32 %op_read"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [logic_op.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.14ns)   --->   "%and_ln6 = and i1 %A_read, i1 %B_read" [logic_op.cpp:6]   --->   Operation 14 'and' 'and_ln6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i1 %A_read" [logic_op.cpp:16]   --->   Operation 15 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i1 %B_read" [logic_op.cpp:16]   --->   Operation 16 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%lshr_ln16 = lshr i1 %A_read, i1 %B_read" [logic_op.cpp:16]   --->   Operation 17 'lshr' 'lshr_ln16' <Predicate = true> <Delay = 0.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln4)   --->   "%or_ln8 = or i1 %A_read, i1 %B_read" [logic_op.cpp:8]   --->   Operation 18 'or' 'or_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln4)   --->   "%xor_ln10 = xor i1 %A_read, i1 %B_read" [logic_op.cpp:10]   --->   Operation 19 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_1)   --->   "%xor_ln12 = xor i1 %and_ln6, i1 1" [logic_op.cpp:12]   --->   Operation 20 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%shl_ln14 = shl i2 %zext_ln16, i2 %zext_ln16_1" [logic_op.cpp:14]   --->   Operation 21 'shl' 'shl_ln14' <Predicate = true> <Delay = 0.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_ne  i2 %shl_ln14, i2 0" [logic_op.cpp:14]   --->   Operation 22 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln4 = icmp_eq  i3 %empty, i3 5" [logic_op.cpp:4]   --->   Operation 23 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln4_1 = icmp_eq  i3 %empty, i3 4" [logic_op.cpp:4]   --->   Operation 24 'icmp' 'icmp_ln4_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%icmp_ln4_2 = icmp_eq  i3 %empty, i3 3" [logic_op.cpp:4]   --->   Operation 25 'icmp' 'icmp_ln4_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln4_3 = icmp_eq  i3 %empty, i3 2" [logic_op.cpp:4]   --->   Operation 26 'icmp' 'icmp_ln4_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%icmp_ln4_4 = icmp_eq  i3 %empty, i3 1" [logic_op.cpp:4]   --->   Operation 27 'icmp' 'icmp_ln4_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln4 = select i1 %icmp_ln4_4, i1 %or_ln8, i1 %xor_ln10" [logic_op.cpp:4]   --->   Operation 28 'select' 'select_ln4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.14ns)   --->   "%or_ln4 = or i1 %icmp_ln4_4, i1 %icmp_ln4_3" [logic_op.cpp:4]   --->   Operation 29 'or' 'or_ln4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln4_1 = select i1 %icmp_ln4_2, i1 %xor_ln12, i1 %icmp_ln14" [logic_op.cpp:4]   --->   Operation 30 'select' 'select_ln4_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln4_2)   --->   "%or_ln4_1 = or i1 %icmp_ln4_2, i1 %icmp_ln4_1" [logic_op.cpp:4]   --->   Operation 31 'or' 'or_ln4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_4)   --->   "%select_ln4_2 = select i1 %icmp_ln4, i1 %lshr_ln16, i1 %and_ln6" [logic_op.cpp:4]   --->   Operation 32 'select' 'select_ln4_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln4_3 = select i1 %or_ln4, i1 %select_ln4, i1 %select_ln4_1" [logic_op.cpp:4]   --->   Operation 33 'select' 'select_ln4_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln4_2 = or i1 %or_ln4, i1 %or_ln4_1" [logic_op.cpp:4]   --->   Operation 34 'or' 'or_ln4_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln4_4 = select i1 %or_ln4_2, i1 %select_ln4_3, i1 %select_ln4_2" [logic_op.cpp:4]   --->   Operation 35 'select' 'select_ln4_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i1 %select_ln4_4" [logic_op.cpp:20]   --->   Operation 36 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read           (read         ) [ 00]
B_read            (read         ) [ 00]
A_read            (read         ) [ 00]
empty             (trunc        ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln3 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
and_ln6           (and          ) [ 00]
zext_ln16         (zext         ) [ 00]
zext_ln16_1       (zext         ) [ 00]
lshr_ln16         (lshr         ) [ 00]
or_ln8            (or           ) [ 00]
xor_ln10          (xor          ) [ 00]
xor_ln12          (xor          ) [ 00]
shl_ln14          (shl          ) [ 00]
icmp_ln14         (icmp         ) [ 00]
icmp_ln4          (icmp         ) [ 00]
icmp_ln4_1        (icmp         ) [ 00]
icmp_ln4_2        (icmp         ) [ 00]
icmp_ln4_3        (icmp         ) [ 00]
icmp_ln4_4        (icmp         ) [ 00]
select_ln4        (select       ) [ 00]
or_ln4            (or           ) [ 00]
select_ln4_1      (select       ) [ 00]
or_ln4_1          (or           ) [ 00]
select_ln4_2      (select       ) [ 00]
select_ln4_3      (select       ) [ 00]
or_ln4_2          (or           ) [ 00]
select_ln4_4      (select       ) [ 00]
ret_ln20          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="op_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="B_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="and_ln6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln16_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln16_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lshr_ln16_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="or_ln8_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="xor_ln10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="xor_ln12_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shl_ln14_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln14_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln4_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln4_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln4_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln4_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="or_ln4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln4_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln4_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln4_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln4_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln4_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln4_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="42" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="54" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="54" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="48" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="54" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="48" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="70" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="74" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="60" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="60" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="60" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="84" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="90" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="138" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="126" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="96" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="108" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="126" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="120" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="114" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="78" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="64" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="152" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="144" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="158" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="152" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="166" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="180" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="172" pin="3"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: perform_logic_operation : A | {1 }
	Port: perform_logic_operation : B | {1 }
	Port: perform_logic_operation : op | {1 }
  - Chain level:
	State 1
		shl_ln14 : 1
		icmp_ln14 : 2
		icmp_ln4 : 1
		icmp_ln4_1 : 1
		icmp_ln4_2 : 1
		icmp_ln4_3 : 1
		icmp_ln4_4 : 1
		select_ln4 : 2
		or_ln4 : 2
		select_ln4_1 : 3
		or_ln4_1 : 2
		select_ln4_2 : 2
		select_ln4_3 : 4
		or_ln4_2 : 2
		select_ln4_4 : 5
		ret_ln20 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   icmp_ln14_fu_108  |    0    |    9    |
|          |   icmp_ln4_fu_114   |    0    |    10   |
|   icmp   |  icmp_ln4_1_fu_120  |    0    |    10   |
|          |  icmp_ln4_2_fu_126  |    0    |    10   |
|          |  icmp_ln4_3_fu_132  |    0    |    10   |
|          |  icmp_ln4_4_fu_138  |    0    |    10   |
|----------|---------------------|---------|---------|
|          |  select_ln4_fu_144  |    0    |    2    |
|          | select_ln4_1_fu_158 |    0    |    2    |
|  select  | select_ln4_2_fu_172 |    0    |    2    |
|          | select_ln4_3_fu_180 |    0    |    2    |
|          | select_ln4_4_fu_194 |    0    |    2    |
|----------|---------------------|---------|---------|
|          |     or_ln8_fu_84    |    0    |    2    |
|    or    |    or_ln4_fu_152    |    0    |    2    |
|          |   or_ln4_1_fu_166   |    0    |    2    |
|          |   or_ln4_2_fu_188   |    0    |    2    |
|----------|---------------------|---------|---------|
|   lshr   |   lshr_ln16_fu_78   |    0    |    5    |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln14_fu_102   |    0    |    5    |
|----------|---------------------|---------|---------|
|    xor   |    xor_ln10_fu_90   |    0    |    2    |
|          |    xor_ln12_fu_96   |    0    |    2    |
|----------|---------------------|---------|---------|
|    and   |    and_ln6_fu_64    |    0    |    2    |
|----------|---------------------|---------|---------|
|          |  op_read_read_fu_42 |    0    |    0    |
|   read   |  B_read_read_fu_48  |    0    |    0    |
|          |  A_read_read_fu_54  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     empty_fu_60     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln16_fu_70   |    0    |    0    |
|          |  zext_ln16_1_fu_74  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    93   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   93   |
+-----------+--------+--------+
