INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs5-8/labs5-8.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs5-8/labs5-8.srcs/sim_1/new/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
