<stg><name>cnn_accelerator</name>


<trans_list>

<trans id="1422" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="78" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="36" op_0_bw="32">
<![CDATA[
entry:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %to = alloca i32 1

]]></Node>
<StgValue><ssdm name="to"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %precision_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %precision

]]></Node>
<StgValue><ssdm name="precision_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H

]]></Node>
<StgValue><ssdm name="H_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %Cin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Cin

]]></Node>
<StgValue><ssdm name="Cin_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %weights2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights2

]]></Node>
<StgValue><ssdm name="weights2_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %weights4_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights4

]]></Node>
<StgValue><ssdm name="weights4_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %weights6_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights6

]]></Node>
<StgValue><ssdm name="weights6_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %weights8_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights8

]]></Node>
<StgValue><ssdm name="weights8_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:43 %input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %empty_66 = shl i32 %W_read, i32 2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %tmp1 = sub i32 %empty_66, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %tmp2 = add i32 %empty_66, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %empty_68 = shl i32 %W_read, i32 3

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %empty_69 = shl i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %tmp3 = sub i32 %empty_68, i32 %empty_69

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %tmp4 = sub i32 %empty_68, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %tmp5 = add i32 %empty_68, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %tmp6 = add i32 %empty_68, i32 %empty_69

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %empty_71 = shl i32 %W_read, i32 4

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %p_sub437 = sub i32 %empty_71, i32 %empty_66

]]></Node>
<StgValue><ssdm name="p_sub437"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %tmp7 = sub i32 %p_sub437, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %tmp9 = add i32 %p_sub437, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %tmp10 = sub i32 %empty_71, i32 %empty_69

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %tmp11 = sub i32 %empty_71, i32 %W_read

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:78 %store_ln39 = store i5 0, i5 %to

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:79 %store_ln0 = store i36 0, i36 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:80 %store_ln0 = store i62 0, i62 %phi_mul7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %mul17_114 = mul i32 %W_read, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_114"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul17_3 = mul i32 %tmp1, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul17_5 = mul i32 %tmp2, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %mul17_6 = mul i32 %tmp3, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_6"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %mul17_7 = mul i32 %tmp4, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_7"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %mul17_1_1 = mul i32 %tmp5, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %mul17_1_2 = mul i32 %tmp6, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %mul17_1_3 = mul i32 %tmp7, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %mul17_1_4 = mul i32 %p_sub437, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %mul17_1_5 = mul i32 %tmp9, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_5"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul17_1_6 = mul i32 %tmp10, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %mul17_1_7 = mul i32 %tmp11, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_7"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="32">
<![CDATA[
entry:74 %sext_ln39 = sext i32 %W_read

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="32">
<![CDATA[
entry:75 %sext_ln39_1 = sext i32 %H_read

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:77 %tmp12 = mul i62 %sext_ln39, i62 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights8, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights4, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cin

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cin, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cin, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cout, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cout, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %precision

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %precision, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %precision, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %mul17_114 = mul i32 %W_read, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_114"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %empty = shl i32 %mul17_114, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul17_3 = mul i32 %tmp1, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %empty_67 = shl i32 %mul17_114, i32 2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul17_5 = mul i32 %tmp2, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_5"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %mul17_6 = mul i32 %tmp3, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_6"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %mul17_7 = mul i32 %tmp4, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %empty_70 = shl i32 %mul17_114, i32 3

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %mul17_1_1 = mul i32 %tmp5, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %mul17_1_2 = mul i32 %tmp6, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %mul17_1_3 = mul i32 %tmp7, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %mul17_1_4 = mul i32 %p_sub437, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %mul17_1_5 = mul i32 %tmp9, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul17_1_6 = mul i32 %tmp10, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_6"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %mul17_1_7 = mul i32 %tmp11, i32 %H_read

]]></Node>
<StgValue><ssdm name="mul17_1_7"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="36" op_0_bw="32">
<![CDATA[
entry:76 %Cin_cast = sext i32 %Cin_read

]]></Node>
<StgValue><ssdm name="Cin_cast"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:77 %tmp12 = mul i62 %sext_ln39, i62 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
entry:81 %br_ln39 = br void %VITIS_LOOP_40_2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2:0 %phi_mul7_load = load i62 %phi_mul7

]]></Node>
<StgValue><ssdm name="phi_mul7_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2:1 %phi_mul_load = load i36 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2:2 %to_1 = load i5 %to

]]></Node>
<StgValue><ssdm name="to_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_40_2:3 %add_ln39_1 = add i62 %phi_mul7_load, i62 %tmp12

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2:4 %add_ln39_2 = add i36 %phi_mul_load, i36 %Cin_cast

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_2:5 %icmp_ln39 = icmp_eq  i5 %to_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_40_2:6 %add_ln39 = add i5 %to_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_40_2:7 %br_ln39 = br i1 %icmp_ln39, void %VITIS_LOOP_40_2.split, void %for.end86

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:2 %p_cast379 = sext i36 %phi_mul_load

]]></Node>
<StgValue><ssdm name="p_cast379"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:5 %empty_74 = add i64 %p_cast379, i64 %weights8_read

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:6 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:7 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:11 %empty_75 = trunc i64 %empty_74

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:786 %store_ln39 = store i5 %add_ln39, i5 %to

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:787 %store_ln39 = store i36 %add_ln39_2, i36 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:788 %store_ln39 = store i62 %add_ln39_1, i62 %phi_mul7

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0">
<![CDATA[
for.end86:0 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="192" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:16 %empty_78 = add i64 %empty_74, i64 1

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:17 %p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_78, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:18 %p_cast123_cast = sext i62 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast123_cast"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:19 %gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast123_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:22 %empty_79 = trunc i64 %empty_78

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="198" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:27 %empty_82 = add i64 %empty_74, i64 2

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:28 %p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_82, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:29 %p_cast126_cast = sext i62 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast126_cast"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:30 %gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast126_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:33 %empty_83 = trunc i64 %empty_82

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:38 %empty_86 = add i64 %empty_74, i64 3

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:39 %p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:40 %p_cast129_cast = sext i62 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast129_cast"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:41 %gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast129_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:44 %empty_87 = trunc i64 %empty_86

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="213" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:49 %empty_90 = add i64 %empty_74, i64 4

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:50 %p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_90, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:51 %p_cast132_cast = sext i62 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast132_cast"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:52 %gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast132_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:55 %empty_91 = trunc i64 %empty_90

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="222" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:60 %empty_94 = add i64 %empty_74, i64 5

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:61 %p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_94, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:62 %p_cast135_cast = sext i62 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast135_cast"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:63 %gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast135_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:66 %empty_95 = trunc i64 %empty_94

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="232" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:71 %empty_98 = add i64 %empty_74, i64 6

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:72 %p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_98, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:73 %p_cast138_cast = sext i62 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast138_cast"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:74 %gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast138_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:77 %empty_99 = trunc i64 %empty_98

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="243" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:82 %empty_102 = add i64 %empty_74, i64 7

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:83 %p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_102, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:84 %p_cast141_cast = sext i62 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast141_cast"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:85 %gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast141_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:88 %empty_103 = trunc i64 %empty_102

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="255" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:93 %empty_106 = add i64 %empty_74, i64 8

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:94 %p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_106, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:95 %p_cast144_cast = sext i62 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast144_cast"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:96 %gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast144_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:99 %empty_107 = trunc i64 %empty_106

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="268" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:10 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:20 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:104 %empty_110 = add i64 %empty_74, i64 9

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:105 %p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_110, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:106 %p_cast147_cast = sext i62 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast147_cast"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:107 %gmem_addr_9 = getelementptr i32 %gmem, i64 %p_cast147_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:110 %empty_111 = trunc i64 %empty_110

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:12 %tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_75, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:13 %p_cast380 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast380"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:14 %empty_76 = lshr i32 %gmem_addr_read, i32 %p_cast380

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:15 %empty_77 = trunc i32 %empty_76

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:21 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:31 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:115 %empty_114 = add i64 %empty_74, i64 10

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:116 %p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_114, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:117 %p_cast150_cast = sext i62 %p_cast10

]]></Node>
<StgValue><ssdm name="p_cast150_cast"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:118 %gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast150_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:121 %empty_115 = trunc i64 %empty_114

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:23 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_79, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:24 %p_cast381 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast381"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:25 %empty_80 = lshr i32 %gmem_addr_1_read, i32 %p_cast381

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:26 %empty_81 = trunc i32 %empty_80

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:32 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:42 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:126 %empty_118 = add i64 %empty_74, i64 11

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:127 %p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_118, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:128 %p_cast153_cast = sext i62 %p_cast11

]]></Node>
<StgValue><ssdm name="p_cast153_cast"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:129 %gmem_addr_11 = getelementptr i32 %gmem, i64 %p_cast153_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:132 %empty_119 = trunc i64 %empty_118

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:34 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_83, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:35 %p_cast382 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast382"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:36 %empty_84 = lshr i32 %gmem_addr_2_read, i32 %p_cast382

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:37 %empty_85 = trunc i32 %empty_84

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:43 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:53 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:137 %empty_122 = add i64 %empty_74, i64 12

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:138 %p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_122, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:139 %p_cast156_cast = sext i62 %p_cast12

]]></Node>
<StgValue><ssdm name="p_cast156_cast"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:140 %gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast156_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:143 %empty_123 = trunc i64 %empty_122

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:45 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_87, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:46 %p_cast383 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast383"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:47 %empty_88 = lshr i32 %gmem_addr_3_read, i32 %p_cast383

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:48 %empty_89 = trunc i32 %empty_88

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:54 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:64 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:148 %empty_126 = add i64 %empty_74, i64 13

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:149 %p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_126, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:150 %p_cast159_cast = sext i62 %p_cast13

]]></Node>
<StgValue><ssdm name="p_cast159_cast"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:151 %gmem_addr_13 = getelementptr i32 %gmem, i64 %p_cast159_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:154 %empty_127 = trunc i64 %empty_126

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:56 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_91, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:57 %p_cast384 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast384"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:58 %empty_92 = lshr i32 %gmem_addr_4_read, i32 %p_cast384

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:59 %empty_93 = trunc i32 %empty_92

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:65 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:75 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:159 %empty_130 = add i64 %empty_74, i64 14

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:160 %p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_130, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:161 %p_cast162_cast = sext i62 %p_cast14

]]></Node>
<StgValue><ssdm name="p_cast162_cast"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:162 %gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast162_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:165 %empty_131 = trunc i64 %empty_130

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:170 %empty_134 = add i64 %empty_74, i64 15

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:171 %p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_134, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:172 %p_cast165_cast = sext i62 %p_cast15

]]></Node>
<StgValue><ssdm name="p_cast165_cast"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:173 %gmem_addr_15 = getelementptr i32 %gmem, i64 %p_cast165_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:176 %empty_135 = trunc i64 %empty_134

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:67 %tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_95, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:68 %p_cast385 = zext i5 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast385"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:69 %empty_96 = lshr i32 %gmem_addr_5_read, i32 %p_cast385

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:70 %empty_97 = trunc i32 %empty_96

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:76 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:86 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:78 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_99, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:79 %p_cast386 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast386"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:80 %empty_100 = lshr i32 %gmem_addr_6_read, i32 %p_cast386

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:81 %empty_101 = trunc i32 %empty_100

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:87 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:97 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:181 %empty_138 = add i64 %p_cast379, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:182 %p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_138, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:183 %p_cast168_cast = sext i62 %p_cast16

]]></Node>
<StgValue><ssdm name="p_cast168_cast"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:184 %gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast168_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:188 %empty_140 = trunc i64 %empty_138

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="408" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:3 %empty_72 = add i64 %p_cast379, i64 %weights2_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:4 %empty_73 = add i64 %p_cast379, i64 %weights4_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:89 %tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_103, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:90 %p_cast387 = zext i5 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast387"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:91 %empty_104 = lshr i32 %gmem_addr_7_read, i32 %p_cast387

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:92 %empty_105 = trunc i32 %empty_104

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:98 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:108 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:192 %p_cast17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:193 %p_cast172_cast = sext i62 %p_cast17

]]></Node>
<StgValue><ssdm name="p_cast172_cast"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:194 %gmem_addr_17 = getelementptr i32 %gmem, i64 %p_cast172_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:198 %empty_143 = trunc i64 %empty_73

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:383 %p_cast33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:384 %p_cast236_cast = sext i62 %p_cast33

]]></Node>
<StgValue><ssdm name="p_cast236_cast"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:385 %gmem_addr_33 = getelementptr i32 %gmem, i64 %p_cast236_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:389 %empty_222 = trunc i64 %empty_72

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:100 %tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_107, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:101 %p_cast388 = zext i5 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast388"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:102 %empty_108 = lshr i32 %gmem_addr_8_read, i32 %p_cast388

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:103 %empty_109 = trunc i32 %empty_108

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:109 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:119 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:202 %empty_145 = add i64 %empty_73, i64 1

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:203 %p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_145, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:204 %p_cast175_cast = sext i62 %p_cast18

]]></Node>
<StgValue><ssdm name="p_cast175_cast"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:205 %gmem_addr_18 = getelementptr i32 %gmem, i64 %p_cast175_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:209 %empty_147 = trunc i64 %empty_145

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:111 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_111, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:112 %p_cast389 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast389"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:113 %empty_112 = lshr i32 %gmem_addr_9_read, i32 %p_cast389

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:114 %empty_113 = trunc i32 %empty_112

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:120 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:130 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:213 %empty_149 = add i64 %empty_73, i64 2

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:214 %p_cast19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_149, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:215 %p_cast178_cast = sext i62 %p_cast19

]]></Node>
<StgValue><ssdm name="p_cast178_cast"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:216 %gmem_addr_19 = getelementptr i32 %gmem, i64 %p_cast178_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:220 %empty_151 = trunc i64 %empty_149

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:122 %tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_115, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:123 %p_cast390 = zext i5 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast390"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:124 %empty_116 = lshr i32 %gmem_addr_10_read, i32 %p_cast390

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:125 %empty_117 = trunc i32 %empty_116

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:131 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:141 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:224 %empty_153 = add i64 %empty_73, i64 3

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:225 %p_cast20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_153, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:226 %p_cast181_cast = sext i62 %p_cast20

]]></Node>
<StgValue><ssdm name="p_cast181_cast"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:227 %gmem_addr_20 = getelementptr i32 %gmem, i64 %p_cast181_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:231 %empty_155 = trunc i64 %empty_153

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="485" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:133 %tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_119, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:134 %p_cast391 = zext i5 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast391"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:135 %empty_120 = lshr i32 %gmem_addr_11_read, i32 %p_cast391

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:136 %empty_121 = trunc i32 %empty_120

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:142 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:152 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:235 %empty_157 = add i64 %empty_73, i64 4

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:236 %p_cast21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_157, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:237 %p_cast184_cast = sext i62 %p_cast21

]]></Node>
<StgValue><ssdm name="p_cast184_cast"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:238 %gmem_addr_21 = getelementptr i32 %gmem, i64 %p_cast184_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:242 %empty_159 = trunc i64 %empty_157

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:144 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_123, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:145 %p_cast392 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast392"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:146 %empty_124 = lshr i32 %gmem_addr_12_read, i32 %p_cast392

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:147 %empty_125 = trunc i32 %empty_124

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:153 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:163 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:246 %empty_161 = add i64 %empty_73, i64 5

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:247 %p_cast22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_161, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:248 %p_cast187_cast = sext i62 %p_cast22

]]></Node>
<StgValue><ssdm name="p_cast187_cast"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:249 %gmem_addr_22 = getelementptr i32 %gmem, i64 %p_cast187_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:253 %empty_163 = trunc i64 %empty_161

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:155 %tmp_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_127, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:156 %p_cast393 = zext i5 %tmp_13

]]></Node>
<StgValue><ssdm name="p_cast393"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:157 %empty_128 = lshr i32 %gmem_addr_13_read, i32 %p_cast393

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:158 %empty_129 = trunc i32 %empty_128

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:164 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:174 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:257 %empty_165 = add i64 %empty_73, i64 6

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:258 %p_cast23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_165, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:259 %p_cast190_cast = sext i62 %p_cast23

]]></Node>
<StgValue><ssdm name="p_cast190_cast"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:260 %gmem_addr_23 = getelementptr i32 %gmem, i64 %p_cast190_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:264 %empty_167 = trunc i64 %empty_165

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:166 %tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_131, i3 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:167 %p_cast394 = zext i5 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast394"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:168 %empty_132 = lshr i32 %gmem_addr_14_read, i32 %p_cast394

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:169 %empty_133 = trunc i32 %empty_132

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:175 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:185 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:268 %empty_169 = add i64 %empty_73, i64 7

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:269 %p_cast24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_169, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:270 %p_cast193_cast = sext i62 %p_cast24

]]></Node>
<StgValue><ssdm name="p_cast193_cast"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:271 %gmem_addr_24 = getelementptr i32 %gmem, i64 %p_cast193_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:275 %empty_171 = trunc i64 %empty_169

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:177 %tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_135, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:178 %p_cast395 = zext i5 %tmp_15

]]></Node>
<StgValue><ssdm name="p_cast395"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:179 %empty_136 = lshr i32 %gmem_addr_15_read, i32 %p_cast395

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:180 %empty_137 = trunc i32 %empty_136

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:186 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:187 %empty_139 = trunc i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:195 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:279 %empty_173 = add i64 %empty_73, i64 8

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:280 %p_cast25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_173, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:281 %p_cast196_cast = sext i62 %p_cast25

]]></Node>
<StgValue><ssdm name="p_cast196_cast"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:282 %gmem_addr_25 = getelementptr i32 %gmem, i64 %p_cast196_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:286 %empty_175 = trunc i64 %empty_173

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="576" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:189 %tmp_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_140, i3 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="577" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:190 %p_cast170 = zext i5 %tmp_16

]]></Node>
<StgValue><ssdm name="p_cast170"/></StgValue>
</operation>

<operation id="578" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:191 %empty_141 = lshr i30 %empty_139, i30 %p_cast170

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="579" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:196 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="580" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:197 %empty_142 = trunc i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="581" st_id="30" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:206 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="582" st_id="30" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="583" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:290 %empty_177 = add i64 %empty_73, i64 9

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:291 %p_cast26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_177, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:292 %p_cast199_cast = sext i62 %p_cast26

]]></Node>
<StgValue><ssdm name="p_cast199_cast"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:293 %gmem_addr_26 = getelementptr i32 %gmem, i64 %p_cast199_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:297 %empty_179 = trunc i64 %empty_177

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:769 %bh = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_141, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:199 %tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_143, i3 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:200 %p_cast174 = zext i5 %tmp_17

]]></Node>
<StgValue><ssdm name="p_cast174"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:201 %empty_144 = lshr i28 %empty_142, i28 %p_cast174

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:207 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:208 %empty_146 = trunc i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:217 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:301 %empty_181 = add i64 %empty_73, i64 10

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:302 %p_cast27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_181, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:303 %p_cast202_cast = sext i62 %p_cast27

]]></Node>
<StgValue><ssdm name="p_cast202_cast"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:304 %gmem_addr_27 = getelementptr i32 %gmem, i64 %p_cast202_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:308 %empty_183 = trunc i64 %empty_181

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:367 %empty_205 = trunc i28 %empty_144

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:210 %tmp_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_147, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:211 %p_cast177 = zext i5 %tmp_18

]]></Node>
<StgValue><ssdm name="p_cast177"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:212 %empty_148 = lshr i28 %empty_146, i28 %p_cast177

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:218 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:219 %empty_150 = trunc i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:228 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:312 %empty_185 = add i64 %empty_73, i64 11

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:313 %p_cast28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_185, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:314 %p_cast205_cast = sext i62 %p_cast28

]]></Node>
<StgValue><ssdm name="p_cast205_cast"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:315 %gmem_addr_28 = getelementptr i32 %gmem, i64 %p_cast205_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:319 %empty_187 = trunc i64 %empty_185

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:368 %empty_206 = trunc i28 %empty_148

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:221 %tmp_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_151, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:222 %p_cast180 = zext i5 %tmp_19

]]></Node>
<StgValue><ssdm name="p_cast180"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:223 %empty_152 = lshr i28 %empty_150, i28 %p_cast180

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:229 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:230 %empty_154 = trunc i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:239 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:323 %empty_189 = add i64 %empty_73, i64 12

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:324 %p_cast29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_189, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:325 %p_cast208_cast = sext i62 %p_cast29

]]></Node>
<StgValue><ssdm name="p_cast208_cast"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:326 %gmem_addr_29 = getelementptr i32 %gmem, i64 %p_cast208_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:330 %empty_191 = trunc i64 %empty_189

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:369 %empty_207 = trunc i28 %empty_152

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="652" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:232 %tmp_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_155, i3 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="653" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:233 %p_cast183 = zext i5 %tmp_20

]]></Node>
<StgValue><ssdm name="p_cast183"/></StgValue>
</operation>

<operation id="654" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:234 %empty_156 = lshr i28 %empty_154, i28 %p_cast183

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:240 %gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:241 %empty_158 = trunc i32 %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:250 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:334 %empty_193 = add i64 %empty_73, i64 13

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:335 %p_cast30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_193, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:336 %p_cast211_cast = sext i62 %p_cast30

]]></Node>
<StgValue><ssdm name="p_cast211_cast"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:337 %gmem_addr_30 = getelementptr i32 %gmem, i64 %p_cast211_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:341 %empty_195 = trunc i64 %empty_193

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:370 %empty_208 = trunc i28 %empty_156

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="671" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:243 %tmp_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_159, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:244 %p_cast186 = zext i5 %tmp_21

]]></Node>
<StgValue><ssdm name="p_cast186"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:245 %empty_160 = lshr i28 %empty_158, i28 %p_cast186

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:251 %gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:252 %empty_162 = trunc i32 %gmem_addr_22_read

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:261 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:345 %empty_197 = add i64 %empty_73, i64 14

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:346 %p_cast31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_197, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:347 %p_cast214_cast = sext i62 %p_cast31

]]></Node>
<StgValue><ssdm name="p_cast214_cast"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:348 %gmem_addr_31 = getelementptr i32 %gmem, i64 %p_cast214_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:352 %empty_199 = trunc i64 %empty_197

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="689" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:356 %empty_201 = add i64 %empty_73, i64 15

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="690" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:357 %p_cast32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_201, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="691" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:358 %p_cast217_cast = sext i62 %p_cast32

]]></Node>
<StgValue><ssdm name="p_cast217_cast"/></StgValue>
</operation>

<operation id="692" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:359 %gmem_addr_32 = getelementptr i32 %gmem, i64 %p_cast217_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="693" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:363 %empty_203 = trunc i64 %empty_201

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="694" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:371 %empty_209 = trunc i28 %empty_160

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="695" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:254 %tmp_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_163, i3 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:255 %p_cast189 = zext i5 %tmp_22

]]></Node>
<StgValue><ssdm name="p_cast189"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:256 %empty_164 = lshr i28 %empty_162, i28 %p_cast189

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:262 %gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:263 %empty_166 = trunc i32 %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:272 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:372 %empty_210 = trunc i28 %empty_164

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="709" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:265 %tmp_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_167, i3 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:266 %p_cast192 = zext i5 %tmp_23

]]></Node>
<StgValue><ssdm name="p_cast192"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:267 %empty_168 = lshr i28 %empty_166, i28 %p_cast192

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:273 %gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:274 %empty_170 = trunc i32 %gmem_addr_24_read

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:283 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:373 %empty_211 = trunc i28 %empty_168

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="723" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:276 %tmp_24 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_171, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:277 %p_cast195 = zext i5 %tmp_24

]]></Node>
<StgValue><ssdm name="p_cast195"/></StgValue>
</operation>

<operation id="725" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:278 %empty_172 = lshr i28 %empty_170, i28 %p_cast195

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="726" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:284 %gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:285 %empty_174 = trunc i32 %gmem_addr_25_read

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:294 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="733" st_id="38" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="734" st_id="38" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="735" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:374 %empty_212 = trunc i28 %empty_172

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="736" st_id="38" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="737" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:393 %empty_224 = add i64 %empty_72, i64 1

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="738" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:394 %p_cast34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_224, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="739" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:395 %p_cast239_cast = sext i62 %p_cast34

]]></Node>
<StgValue><ssdm name="p_cast239_cast"/></StgValue>
</operation>

<operation id="740" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:396 %gmem_addr_34 = getelementptr i32 %gmem, i64 %p_cast239_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="741" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:400 %empty_226 = trunc i64 %empty_224

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="742" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:287 %tmp_25 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_175, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="743" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:288 %p_cast198 = zext i5 %tmp_25

]]></Node>
<StgValue><ssdm name="p_cast198"/></StgValue>
</operation>

<operation id="744" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:289 %empty_176 = lshr i28 %empty_174, i28 %p_cast198

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:295 %gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:296 %empty_178 = trunc i32 %gmem_addr_26_read

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:305 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="753" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:375 %empty_213 = trunc i28 %empty_176

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="754" st_id="39" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="755" st_id="39" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="756" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:404 %empty_228 = add i64 %empty_72, i64 2

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="757" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:405 %p_cast35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_228, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="758" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:406 %p_cast242_cast = sext i62 %p_cast35

]]></Node>
<StgValue><ssdm name="p_cast242_cast"/></StgValue>
</operation>

<operation id="759" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:407 %gmem_addr_35 = getelementptr i32 %gmem, i64 %p_cast242_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="760" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:411 %empty_230 = trunc i64 %empty_228

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="761" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:298 %tmp_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_179, i3 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:299 %p_cast201 = zext i5 %tmp_26

]]></Node>
<StgValue><ssdm name="p_cast201"/></StgValue>
</operation>

<operation id="763" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:300 %empty_180 = lshr i28 %empty_178, i28 %p_cast201

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:306 %gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:307 %empty_182 = trunc i32 %gmem_addr_27_read

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:316 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="767" st_id="40" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="768" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="769" st_id="40" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="770" st_id="40" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="771" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:376 %empty_214 = trunc i28 %empty_180

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="772" st_id="40" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="773" st_id="40" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="774" st_id="40" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="775" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:415 %empty_232 = add i64 %empty_72, i64 3

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="776" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:416 %p_cast36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_232, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:417 %p_cast245_cast = sext i62 %p_cast36

]]></Node>
<StgValue><ssdm name="p_cast245_cast"/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:418 %gmem_addr_36 = getelementptr i32 %gmem, i64 %p_cast245_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="779" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:422 %empty_234 = trunc i64 %empty_232

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="780" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:309 %tmp_27 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_183, i3 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:310 %p_cast204 = zext i5 %tmp_27

]]></Node>
<StgValue><ssdm name="p_cast204"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:311 %empty_184 = lshr i28 %empty_182, i28 %p_cast204

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:317 %gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:318 %empty_186 = trunc i32 %gmem_addr_28_read

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="785" st_id="41" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:327 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="786" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="787" st_id="41" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="788" st_id="41" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="789" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:377 %empty_215 = trunc i28 %empty_184

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="790" st_id="41" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="791" st_id="41" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:426 %empty_236 = add i64 %empty_72, i64 4

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:427 %p_cast37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_236, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:428 %p_cast248_cast = sext i62 %p_cast37

]]></Node>
<StgValue><ssdm name="p_cast248_cast"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:429 %gmem_addr_37 = getelementptr i32 %gmem, i64 %p_cast248_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:433 %empty_238 = trunc i64 %empty_236

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="799" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:320 %tmp_28 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_187, i3 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="800" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:321 %p_cast207 = zext i5 %tmp_28

]]></Node>
<StgValue><ssdm name="p_cast207"/></StgValue>
</operation>

<operation id="801" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:322 %empty_188 = lshr i28 %empty_186, i28 %p_cast207

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="802" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:328 %gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="803" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:329 %empty_190 = trunc i32 %gmem_addr_29_read

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="804" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:338 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="805" st_id="42" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="806" st_id="42" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="807" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:378 %empty_216 = trunc i28 %empty_188

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="808" st_id="42" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="809" st_id="42" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="810" st_id="42" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="811" st_id="42" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="812" st_id="42" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:437 %empty_240 = add i64 %empty_72, i64 5

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="814" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:438 %p_cast38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_240, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="815" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:439 %p_cast251_cast = sext i62 %p_cast38

]]></Node>
<StgValue><ssdm name="p_cast251_cast"/></StgValue>
</operation>

<operation id="816" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:440 %gmem_addr_38 = getelementptr i32 %gmem, i64 %p_cast251_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="817" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:444 %empty_242 = trunc i64 %empty_240

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="818" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:331 %tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_191, i3 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:332 %p_cast210 = zext i5 %tmp_29

]]></Node>
<StgValue><ssdm name="p_cast210"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:333 %empty_192 = lshr i28 %empty_190, i28 %p_cast210

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:339 %gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:340 %empty_194 = trunc i32 %gmem_addr_30_read

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:349 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="824" st_id="43" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="825" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:379 %empty_217 = trunc i28 %empty_192

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="826" st_id="43" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="829" st_id="43" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="830" st_id="43" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="831" st_id="43" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:448 %empty_244 = add i64 %empty_72, i64 6

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:449 %p_cast39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_244, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:450 %p_cast254_cast = sext i62 %p_cast39

]]></Node>
<StgValue><ssdm name="p_cast254_cast"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:451 %gmem_addr_39 = getelementptr i32 %gmem, i64 %p_cast254_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:455 %empty_246 = trunc i64 %empty_244

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="837" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:342 %tmp_30 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_195, i3 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="838" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:343 %p_cast213 = zext i5 %tmp_30

]]></Node>
<StgValue><ssdm name="p_cast213"/></StgValue>
</operation>

<operation id="839" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:344 %empty_196 = lshr i28 %empty_194, i28 %p_cast213

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="840" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:350 %gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="841" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:351 %empty_198 = trunc i32 %gmem_addr_31_read

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="842" st_id="44" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:360 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="843" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:380 %empty_218 = trunc i28 %empty_196

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="844" st_id="44" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="845" st_id="44" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="846" st_id="44" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="847" st_id="44" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="848" st_id="44" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="849" st_id="44" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="850" st_id="44" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="851" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:459 %empty_248 = add i64 %empty_72, i64 7

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:460 %p_cast40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_248, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:461 %p_cast257_cast = sext i62 %p_cast40

]]></Node>
<StgValue><ssdm name="p_cast257_cast"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:462 %gmem_addr_40 = getelementptr i32 %gmem, i64 %p_cast257_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:466 %empty_250 = trunc i64 %empty_248

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="856" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:353 %tmp_31 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_199, i3 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="857" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:354 %p_cast216 = zext i5 %tmp_31

]]></Node>
<StgValue><ssdm name="p_cast216"/></StgValue>
</operation>

<operation id="858" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:355 %empty_200 = lshr i28 %empty_198, i28 %p_cast216

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="859" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:361 %gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="860" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="28" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:362 %empty_202 = trunc i32 %gmem_addr_32_read

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="861" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:381 %empty_219 = trunc i28 %empty_200

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="862" st_id="45" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:386 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="863" st_id="45" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="864" st_id="45" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="865" st_id="45" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="866" st_id="45" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="867" st_id="45" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="868" st_id="45" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="869" st_id="45" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="870" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:470 %empty_252 = add i64 %empty_72, i64 8

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="871" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:471 %p_cast41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_252, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="872" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:472 %p_cast260_cast = sext i62 %p_cast41

]]></Node>
<StgValue><ssdm name="p_cast260_cast"/></StgValue>
</operation>

<operation id="873" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:473 %gmem_addr_41 = getelementptr i32 %gmem, i64 %p_cast260_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="874" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:477 %empty_254 = trunc i64 %empty_252

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="875" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:364 %tmp_32 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_203, i3 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="876" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="28" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:365 %p_cast219 = zext i5 %tmp_32

]]></Node>
<StgValue><ssdm name="p_cast219"/></StgValue>
</operation>

<operation id="877" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:366 %empty_204 = lshr i28 %empty_202, i28 %p_cast219

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="878" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_40_2.split:382 %empty_220 = trunc i28 %empty_204

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="879" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:387 %gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="880" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:388 %empty_221 = trunc i32 %gmem_addr_33_read

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="881" st_id="46" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:397 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="882" st_id="46" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="883" st_id="46" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="884" st_id="46" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="885" st_id="46" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="886" st_id="46" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="887" st_id="46" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="888" st_id="46" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="889" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:481 %empty_256 = add i64 %empty_72, i64 9

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="890" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:482 %p_cast42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_256, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="891" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:483 %p_cast263_cast = sext i62 %p_cast42

]]></Node>
<StgValue><ssdm name="p_cast263_cast"/></StgValue>
</operation>

<operation id="892" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:484 %gmem_addr_42 = getelementptr i32 %gmem, i64 %p_cast263_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="893" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:488 %empty_258 = trunc i64 %empty_256

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="894" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:390 %tmp_33 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_222, i3 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="895" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:391 %p_cast238 = zext i5 %tmp_33

]]></Node>
<StgValue><ssdm name="p_cast238"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:392 %empty_223 = lshr i26 %empty_221, i26 %p_cast238

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:398 %gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>

<operation id="898" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:399 %empty_225 = trunc i32 %gmem_addr_34_read

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="899" st_id="47" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:408 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="900" st_id="47" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="901" st_id="47" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="907" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:492 %empty_260 = add i64 %empty_72, i64 10

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="908" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:493 %p_cast43 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_260, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="909" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:494 %p_cast266_cast = sext i62 %p_cast43

]]></Node>
<StgValue><ssdm name="p_cast266_cast"/></StgValue>
</operation>

<operation id="910" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:495 %gmem_addr_43 = getelementptr i32 %gmem, i64 %p_cast266_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="911" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:499 %empty_262 = trunc i64 %empty_260

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="912" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:558 %empty_284 = trunc i26 %empty_223

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="913" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:401 %tmp_34 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_226, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="914" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:402 %p_cast241 = zext i5 %tmp_34

]]></Node>
<StgValue><ssdm name="p_cast241"/></StgValue>
</operation>

<operation id="915" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:403 %empty_227 = lshr i26 %empty_225, i26 %p_cast241

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="916" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:409 %gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="917" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:410 %empty_229 = trunc i32 %gmem_addr_35_read

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="918" st_id="48" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:419 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="919" st_id="48" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="920" st_id="48" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="921" st_id="48" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="922" st_id="48" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="923" st_id="48" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="924" st_id="48" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="925" st_id="48" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="926" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:503 %empty_264 = add i64 %empty_72, i64 11

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="927" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:504 %p_cast44 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_264, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="928" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:505 %p_cast269_cast = sext i62 %p_cast44

]]></Node>
<StgValue><ssdm name="p_cast269_cast"/></StgValue>
</operation>

<operation id="929" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:506 %gmem_addr_44 = getelementptr i32 %gmem, i64 %p_cast269_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="930" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:510 %empty_266 = trunc i64 %empty_264

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="931" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:559 %empty_285 = trunc i26 %empty_227

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="932" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:412 %tmp_35 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_230, i3 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="933" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:413 %p_cast244 = zext i5 %tmp_35

]]></Node>
<StgValue><ssdm name="p_cast244"/></StgValue>
</operation>

<operation id="934" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:414 %empty_231 = lshr i26 %empty_229, i26 %p_cast244

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="935" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:420 %gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="936" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:421 %empty_233 = trunc i32 %gmem_addr_36_read

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="937" st_id="49" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:430 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="938" st_id="49" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="939" st_id="49" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="940" st_id="49" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="941" st_id="49" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="942" st_id="49" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="943" st_id="49" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="944" st_id="49" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="945" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:514 %empty_268 = add i64 %empty_72, i64 12

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="946" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:515 %p_cast45 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_268, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="947" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:516 %p_cast272_cast = sext i62 %p_cast45

]]></Node>
<StgValue><ssdm name="p_cast272_cast"/></StgValue>
</operation>

<operation id="948" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:517 %gmem_addr_45 = getelementptr i32 %gmem, i64 %p_cast272_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="949" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:521 %empty_270 = trunc i64 %empty_268

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="950" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:560 %empty_286 = trunc i26 %empty_231

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="951" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:423 %tmp_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_234, i3 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="952" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:424 %p_cast247 = zext i5 %tmp_36

]]></Node>
<StgValue><ssdm name="p_cast247"/></StgValue>
</operation>

<operation id="953" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:425 %empty_235 = lshr i26 %empty_233, i26 %p_cast247

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="954" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:431 %gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>

<operation id="955" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:432 %empty_237 = trunc i32 %gmem_addr_37_read

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="956" st_id="50" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:441 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="957" st_id="50" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="958" st_id="50" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="959" st_id="50" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="960" st_id="50" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="961" st_id="50" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="962" st_id="50" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="963" st_id="50" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="964" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:525 %empty_272 = add i64 %empty_72, i64 13

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="965" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:526 %p_cast46 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_272, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="966" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:527 %p_cast275_cast = sext i62 %p_cast46

]]></Node>
<StgValue><ssdm name="p_cast275_cast"/></StgValue>
</operation>

<operation id="967" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:528 %gmem_addr_46 = getelementptr i32 %gmem, i64 %p_cast275_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="968" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:532 %empty_274 = trunc i64 %empty_272

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="969" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:561 %empty_287 = trunc i26 %empty_235

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="970" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:434 %tmp_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_238, i3 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="971" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:435 %p_cast250 = zext i5 %tmp_37

]]></Node>
<StgValue><ssdm name="p_cast250"/></StgValue>
</operation>

<operation id="972" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:436 %empty_239 = lshr i26 %empty_237, i26 %p_cast250

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="973" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:442 %gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="974" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:443 %empty_241 = trunc i32 %gmem_addr_38_read

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="975" st_id="51" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:452 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="976" st_id="51" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="977" st_id="51" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="978" st_id="51" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="979" st_id="51" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="980" st_id="51" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="981" st_id="51" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="982" st_id="51" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="983" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:536 %empty_276 = add i64 %empty_72, i64 14

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="984" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:537 %p_cast47 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_276, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="985" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:538 %p_cast278_cast = sext i62 %p_cast47

]]></Node>
<StgValue><ssdm name="p_cast278_cast"/></StgValue>
</operation>

<operation id="986" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:539 %gmem_addr_47 = getelementptr i32 %gmem, i64 %p_cast278_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="987" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:543 %empty_278 = trunc i64 %empty_276

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="988" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:547 %empty_280 = add i64 %empty_72, i64 15

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="989" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:548 %p_cast48 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_280, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="990" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:549 %p_cast281_cast = sext i62 %p_cast48

]]></Node>
<StgValue><ssdm name="p_cast281_cast"/></StgValue>
</operation>

<operation id="991" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:550 %gmem_addr_48 = getelementptr i32 %gmem, i64 %p_cast281_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="992" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:554 %empty_282 = trunc i64 %empty_280

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="993" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:562 %empty_288 = trunc i26 %empty_239

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="994" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:445 %tmp_38 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_242, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="995" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:446 %p_cast253 = zext i5 %tmp_38

]]></Node>
<StgValue><ssdm name="p_cast253"/></StgValue>
</operation>

<operation id="996" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:447 %empty_243 = lshr i26 %empty_241, i26 %p_cast253

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="997" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:453 %gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="998" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:454 %empty_245 = trunc i32 %gmem_addr_39_read

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="999" st_id="52" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:463 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="1000" st_id="52" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="1001" st_id="52" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1002" st_id="52" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1003" st_id="52" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1004" st_id="52" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1005" st_id="52" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1006" st_id="52" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1007" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:563 %empty_289 = trunc i26 %empty_243

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1008" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:456 %tmp_39 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_246, i3 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1009" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:457 %p_cast256 = zext i5 %tmp_39

]]></Node>
<StgValue><ssdm name="p_cast256"/></StgValue>
</operation>

<operation id="1010" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:458 %empty_247 = lshr i26 %empty_245, i26 %p_cast256

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="1011" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:464 %gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>

<operation id="1012" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:465 %empty_249 = trunc i32 %gmem_addr_40_read

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="1013" st_id="53" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:474 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="1014" st_id="53" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1015" st_id="53" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1016" st_id="53" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1017" st_id="53" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1018" st_id="53" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1019" st_id="53" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1020" st_id="53" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1021" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:564 %empty_290 = trunc i26 %empty_247

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="1022" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:574 %tmp13 = add i36 %phi_mul_load, i36 1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1023" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:575 %tmp13_cast = sext i36 %tmp13

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="1024" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:576 %empty_300 = add i64 %tmp13_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="1025" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:577 %p_cast49 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_300, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="1026" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:578 %p_cast301_cast = sext i62 %p_cast49

]]></Node>
<StgValue><ssdm name="p_cast301_cast"/></StgValue>
</operation>

<operation id="1027" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:579 %gmem_addr_49 = getelementptr i32 %gmem, i64 %p_cast301_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="1028" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:583 %empty_302 = trunc i64 %empty_300

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1029" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:467 %tmp_40 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_250, i3 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1030" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:468 %p_cast259 = zext i5 %tmp_40

]]></Node>
<StgValue><ssdm name="p_cast259"/></StgValue>
</operation>

<operation id="1031" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:469 %empty_251 = lshr i26 %empty_249, i26 %p_cast259

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="1032" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:475 %gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="1033" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:476 %empty_253 = trunc i32 %gmem_addr_41_read

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="1034" st_id="54" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:485 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1035" st_id="54" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1036" st_id="54" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1037" st_id="54" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1038" st_id="54" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1039" st_id="54" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1040" st_id="54" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1041" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:565 %empty_291 = trunc i26 %empty_251

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="1042" st_id="54" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1043" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:587 %tmp14 = add i36 %phi_mul_load, i36 2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1044" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:588 %tmp14_cast = sext i36 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="1045" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:589 %empty_304 = add i64 %tmp14_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="1046" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:590 %p_cast50 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_304, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="1047" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:591 %p_cast305_cast = sext i62 %p_cast50

]]></Node>
<StgValue><ssdm name="p_cast305_cast"/></StgValue>
</operation>

<operation id="1048" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:592 %gmem_addr_50 = getelementptr i32 %gmem, i64 %p_cast305_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="1049" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:596 %empty_306 = trunc i64 %empty_304

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1050" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:478 %tmp_41 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_254, i3 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1051" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:479 %p_cast262 = zext i5 %tmp_41

]]></Node>
<StgValue><ssdm name="p_cast262"/></StgValue>
</operation>

<operation id="1052" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:480 %empty_255 = lshr i26 %empty_253, i26 %p_cast262

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="1053" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:486 %gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="1054" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:487 %empty_257 = trunc i32 %gmem_addr_42_read

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="1055" st_id="55" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:496 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="1056" st_id="55" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1057" st_id="55" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1058" st_id="55" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1059" st_id="55" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1060" st_id="55" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1061" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:566 %empty_292 = trunc i26 %empty_255

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="1062" st_id="55" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1063" st_id="55" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1064" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:600 %tmp15 = add i36 %phi_mul_load, i36 3

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1065" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:601 %tmp15_cast = sext i36 %tmp15

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="1066" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:602 %empty_308 = add i64 %tmp15_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1067" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:603 %p_cast51 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_308, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="1068" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:604 %p_cast309_cast = sext i62 %p_cast51

]]></Node>
<StgValue><ssdm name="p_cast309_cast"/></StgValue>
</operation>

<operation id="1069" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:605 %gmem_addr_51 = getelementptr i32 %gmem, i64 %p_cast309_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="1070" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:609 %empty_310 = trunc i64 %empty_308

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1071" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:489 %tmp_42 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_258, i3 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1072" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:490 %p_cast265 = zext i5 %tmp_42

]]></Node>
<StgValue><ssdm name="p_cast265"/></StgValue>
</operation>

<operation id="1073" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:491 %empty_259 = lshr i26 %empty_257, i26 %p_cast265

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1074" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:497 %gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>

<operation id="1075" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:498 %empty_261 = trunc i32 %gmem_addr_43_read

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="1076" st_id="56" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:507 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="1077" st_id="56" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1078" st_id="56" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1079" st_id="56" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1080" st_id="56" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1081" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:567 %empty_293 = trunc i26 %empty_259

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="1082" st_id="56" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1083" st_id="56" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1084" st_id="56" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1085" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:613 %tmp16 = add i36 %phi_mul_load, i36 4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1086" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:614 %tmp16_cast = sext i36 %tmp16

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="1087" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:615 %empty_312 = add i64 %tmp16_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1088" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:616 %p_cast52 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_312, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="1089" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:617 %p_cast313_cast = sext i62 %p_cast52

]]></Node>
<StgValue><ssdm name="p_cast313_cast"/></StgValue>
</operation>

<operation id="1090" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:618 %gmem_addr_52 = getelementptr i32 %gmem, i64 %p_cast313_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="1091" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:622 %empty_314 = trunc i64 %empty_312

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1092" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:500 %tmp_43 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_262, i3 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1093" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:501 %p_cast268 = zext i5 %tmp_43

]]></Node>
<StgValue><ssdm name="p_cast268"/></StgValue>
</operation>

<operation id="1094" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:502 %empty_263 = lshr i26 %empty_261, i26 %p_cast268

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="1095" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:508 %gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="1096" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:509 %empty_265 = trunc i32 %gmem_addr_44_read

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1097" st_id="57" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:518 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="1098" st_id="57" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1099" st_id="57" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1100" st_id="57" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1101" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:568 %empty_294 = trunc i26 %empty_263

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="1102" st_id="57" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1103" st_id="57" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1104" st_id="57" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1105" st_id="57" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1106" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:626 %tmp17 = add i36 %phi_mul_load, i36 5

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1107" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:627 %tmp17_cast = sext i36 %tmp17

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="1108" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:628 %empty_316 = add i64 %tmp17_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="1109" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:629 %p_cast53 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_316, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="1110" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:630 %p_cast317_cast = sext i62 %p_cast53

]]></Node>
<StgValue><ssdm name="p_cast317_cast"/></StgValue>
</operation>

<operation id="1111" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:631 %gmem_addr_53 = getelementptr i32 %gmem, i64 %p_cast317_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="1112" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:635 %empty_318 = trunc i64 %empty_316

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1113" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:511 %tmp_44 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_266, i3 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1114" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:512 %p_cast271 = zext i5 %tmp_44

]]></Node>
<StgValue><ssdm name="p_cast271"/></StgValue>
</operation>

<operation id="1115" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:513 %empty_267 = lshr i26 %empty_265, i26 %p_cast271

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1116" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:519 %gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="1117" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:520 %empty_269 = trunc i32 %gmem_addr_45_read

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1118" st_id="58" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:529 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="1119" st_id="58" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1120" st_id="58" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1121" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:569 %empty_295 = trunc i26 %empty_267

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1122" st_id="58" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1123" st_id="58" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1124" st_id="58" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1125" st_id="58" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1126" st_id="58" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1127" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:639 %tmp18 = add i36 %phi_mul_load, i36 6

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1128" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:640 %tmp18_cast = sext i36 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="1129" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:641 %empty_320 = add i64 %tmp18_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="1130" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:642 %p_cast54 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_320, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="1131" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:643 %p_cast321_cast = sext i62 %p_cast54

]]></Node>
<StgValue><ssdm name="p_cast321_cast"/></StgValue>
</operation>

<operation id="1132" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:644 %gmem_addr_54 = getelementptr i32 %gmem, i64 %p_cast321_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="1133" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:648 %empty_322 = trunc i64 %empty_320

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1134" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:522 %tmp_45 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_270, i3 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1135" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:523 %p_cast274 = zext i5 %tmp_45

]]></Node>
<StgValue><ssdm name="p_cast274"/></StgValue>
</operation>

<operation id="1136" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:524 %empty_271 = lshr i26 %empty_269, i26 %p_cast274

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1137" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:530 %gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>

<operation id="1138" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:531 %empty_273 = trunc i32 %gmem_addr_46_read

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1139" st_id="59" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:540 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="1140" st_id="59" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1141" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:570 %empty_296 = trunc i26 %empty_271

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1142" st_id="59" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1146" st_id="59" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1147" st_id="59" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1148" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:652 %tmp19 = add i36 %phi_mul_load, i36 7

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1149" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:653 %tmp19_cast = sext i36 %tmp19

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="1150" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:654 %empty_324 = add i64 %tmp19_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1151" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:655 %p_cast55 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_324, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="1152" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:656 %p_cast325_cast = sext i62 %p_cast55

]]></Node>
<StgValue><ssdm name="p_cast325_cast"/></StgValue>
</operation>

<operation id="1153" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:657 %gmem_addr_55 = getelementptr i32 %gmem, i64 %p_cast325_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="1154" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:661 %empty_326 = trunc i64 %empty_324

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1155" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:533 %tmp_46 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_274, i3 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1156" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:534 %p_cast277 = zext i5 %tmp_46

]]></Node>
<StgValue><ssdm name="p_cast277"/></StgValue>
</operation>

<operation id="1157" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:535 %empty_275 = lshr i26 %empty_273, i26 %p_cast277

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1158" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:541 %gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:542 %empty_277 = trunc i32 %gmem_addr_47_read

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:551 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:571 %empty_297 = trunc i26 %empty_275

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1163" st_id="60" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1164" st_id="60" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1165" st_id="60" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1166" st_id="60" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1167" st_id="60" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1168" st_id="60" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1169" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:665 %tmp20 = add i36 %phi_mul_load, i36 8

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1170" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:666 %tmp20_cast = sext i36 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="1171" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:667 %empty_328 = add i64 %tmp20_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="1172" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:668 %p_cast56 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_328, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="1173" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:669 %p_cast329_cast = sext i62 %p_cast56

]]></Node>
<StgValue><ssdm name="p_cast329_cast"/></StgValue>
</operation>

<operation id="1174" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:670 %gmem_addr_56 = getelementptr i32 %gmem, i64 %p_cast329_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="1175" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:674 %empty_330 = trunc i64 %empty_328

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1176" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:544 %tmp_47 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_278, i3 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:545 %p_cast280 = zext i5 %tmp_47

]]></Node>
<StgValue><ssdm name="p_cast280"/></StgValue>
</operation>

<operation id="1178" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:546 %empty_279 = lshr i26 %empty_277, i26 %p_cast280

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="1179" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:552 %gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="1180" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:553 %empty_281 = trunc i32 %gmem_addr_48_read

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="1181" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:572 %empty_298 = trunc i26 %empty_279

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1182" st_id="61" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:580 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="1183" st_id="61" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1184" st_id="61" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1185" st_id="61" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1186" st_id="61" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1187" st_id="61" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1188" st_id="61" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1189" st_id="61" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1190" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:678 %tmp21 = add i36 %phi_mul_load, i36 9

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1191" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:679 %tmp21_cast = sext i36 %tmp21

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="1192" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:680 %empty_332 = add i64 %tmp21_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1193" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:681 %p_cast57 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_332, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="1194" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:682 %p_cast333_cast = sext i62 %p_cast57

]]></Node>
<StgValue><ssdm name="p_cast333_cast"/></StgValue>
</operation>

<operation id="1195" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:683 %gmem_addr_57 = getelementptr i32 %gmem, i64 %p_cast333_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="1196" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:687 %empty_334 = trunc i64 %empty_332

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1197" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:555 %tmp_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_282, i3 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1198" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="26" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:556 %p_cast283 = zext i5 %tmp_48

]]></Node>
<StgValue><ssdm name="p_cast283"/></StgValue>
</operation>

<operation id="1199" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:557 %empty_283 = lshr i26 %empty_281, i26 %p_cast283

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="1200" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="2" op_0_bw="26">
<![CDATA[
VITIS_LOOP_40_2.split:573 %empty_299 = trunc i26 %empty_283

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="1201" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:581 %gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>

<operation id="1202" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:582 %empty_301 = trunc i32 %gmem_addr_49_read

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="1203" st_id="62" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:593 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="1204" st_id="62" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1205" st_id="62" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1206" st_id="62" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1207" st_id="62" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1208" st_id="62" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1209" st_id="62" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1210" st_id="62" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1211" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:691 %tmp22 = add i36 %phi_mul_load, i36 10

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1212" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:692 %tmp22_cast = sext i36 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="1213" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:693 %empty_336 = add i64 %tmp22_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="1214" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:694 %p_cast58 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_336, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="1215" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:695 %p_cast337_cast = sext i62 %p_cast58

]]></Node>
<StgValue><ssdm name="p_cast337_cast"/></StgValue>
</operation>

<operation id="1216" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:696 %gmem_addr_58 = getelementptr i32 %gmem, i64 %p_cast337_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="1217" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:700 %empty_338 = trunc i64 %empty_336

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1218" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:584 %tmp_49 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_302, i3 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1219" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:585 %p_cast303 = zext i5 %tmp_49

]]></Node>
<StgValue><ssdm name="p_cast303"/></StgValue>
</operation>

<operation id="1220" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:586 %empty_303 = lshr i30 %empty_301, i30 %p_cast303

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="1221" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:594 %gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="gmem_addr_50_read"/></StgValue>
</operation>

<operation id="1222" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:595 %empty_305 = trunc i32 %gmem_addr_50_read

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1223" st_id="63" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:606 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="1224" st_id="63" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1225" st_id="63" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1226" st_id="63" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1227" st_id="63" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1228" st_id="63" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1229" st_id="63" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1230" st_id="63" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1231" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:704 %tmp23 = add i36 %phi_mul_load, i36 11

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1232" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:705 %tmp23_cast = sext i36 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="1233" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:706 %empty_340 = add i64 %tmp23_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="1234" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:707 %p_cast59 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_340, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="1235" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:708 %p_cast341_cast = sext i62 %p_cast59

]]></Node>
<StgValue><ssdm name="p_cast341_cast"/></StgValue>
</operation>

<operation id="1236" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:709 %gmem_addr_59 = getelementptr i32 %gmem, i64 %p_cast341_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="1237" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:713 %empty_342 = trunc i64 %empty_340

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1238" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:770 %bh_1 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_303, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1239" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:597 %tmp_50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_306, i3 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1240" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:598 %p_cast307 = zext i5 %tmp_50

]]></Node>
<StgValue><ssdm name="p_cast307"/></StgValue>
</operation>

<operation id="1241" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:599 %empty_307 = lshr i30 %empty_305, i30 %p_cast307

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1242" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:607 %gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>

<operation id="1243" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:608 %empty_309 = trunc i32 %gmem_addr_51_read

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="1244" st_id="64" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:619 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="1245" st_id="64" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1246" st_id="64" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1247" st_id="64" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1248" st_id="64" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1249" st_id="64" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1250" st_id="64" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1251" st_id="64" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1252" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:717 %tmp24 = add i36 %phi_mul_load, i36 12

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1253" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:718 %tmp24_cast = sext i36 %tmp24

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="1254" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:719 %empty_344 = add i64 %tmp24_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1255" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:720 %p_cast60 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_344, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="1256" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:721 %p_cast345_cast = sext i62 %p_cast60

]]></Node>
<StgValue><ssdm name="p_cast345_cast"/></StgValue>
</operation>

<operation id="1257" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:722 %gmem_addr_60 = getelementptr i32 %gmem, i64 %p_cast345_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="1258" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:726 %empty_346 = trunc i64 %empty_344

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1259" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:771 %bh_2 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_307, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1260" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:610 %tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_310, i3 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1261" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:611 %p_cast311 = zext i5 %tmp_51

]]></Node>
<StgValue><ssdm name="p_cast311"/></StgValue>
</operation>

<operation id="1262" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:612 %empty_311 = lshr i30 %empty_309, i30 %p_cast311

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1263" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:620 %gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>

<operation id="1264" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:621 %empty_313 = trunc i32 %gmem_addr_52_read

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1265" st_id="65" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:632 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="1266" st_id="65" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1267" st_id="65" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1268" st_id="65" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1269" st_id="65" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1270" st_id="65" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1271" st_id="65" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1272" st_id="65" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1273" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:730 %tmp25 = add i36 %phi_mul_load, i36 13

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1274" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:731 %tmp25_cast = sext i36 %tmp25

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="1275" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:732 %empty_348 = add i64 %tmp25_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1276" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:733 %p_cast61 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_348, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="1277" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:734 %p_cast349_cast = sext i62 %p_cast61

]]></Node>
<StgValue><ssdm name="p_cast349_cast"/></StgValue>
</operation>

<operation id="1278" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:735 %gmem_addr_61 = getelementptr i32 %gmem, i64 %p_cast349_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="1279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:739 %empty_350 = trunc i64 %empty_348

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1280" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:743 %tmp26 = add i36 %phi_mul_load, i36 14

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1281" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:744 %tmp26_cast = sext i36 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="1282" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:745 %empty_352 = add i64 %tmp26_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="1283" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:746 %p_cast62 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_352, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="1284" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:747 %p_cast353_cast = sext i62 %p_cast62

]]></Node>
<StgValue><ssdm name="p_cast353_cast"/></StgValue>
</operation>

<operation id="1285" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:748 %gmem_addr_62 = getelementptr i32 %gmem, i64 %p_cast353_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="1286" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:752 %empty_354 = trunc i64 %empty_352

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="1287" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:756 %tmp27 = add i36 %phi_mul_load, i36 15

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1288" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_40_2.split:757 %tmp27_cast = sext i36 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="1289" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:758 %empty_356 = add i64 %tmp27_cast, i64 %weights6_read

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="1290" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:759 %p_cast63 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_356, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="1291" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_40_2.split:760 %p_cast357_cast = sext i62 %p_cast63

]]></Node>
<StgValue><ssdm name="p_cast357_cast"/></StgValue>
</operation>

<operation id="1292" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:761 %gmem_addr_63 = getelementptr i32 %gmem, i64 %p_cast357_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="1293" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:765 %empty_358 = trunc i64 %empty_356

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="1294" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:772 %bh_3 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_311, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1295" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:623 %tmp_52 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_314, i3 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1296" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:624 %p_cast315 = zext i5 %tmp_52

]]></Node>
<StgValue><ssdm name="p_cast315"/></StgValue>
</operation>

<operation id="1297" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:625 %empty_315 = lshr i30 %empty_313, i30 %p_cast315

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="1298" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:633 %gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>

<operation id="1299" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:634 %empty_317 = trunc i32 %gmem_addr_53_read

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1300" st_id="66" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:645 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="1301" st_id="66" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1302" st_id="66" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1303" st_id="66" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1304" st_id="66" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1305" st_id="66" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1306" st_id="66" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1307" st_id="66" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1308" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:773 %bh_4 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_315, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1309" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:636 %tmp_53 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_318, i3 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1310" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:637 %p_cast319 = zext i5 %tmp_53

]]></Node>
<StgValue><ssdm name="p_cast319"/></StgValue>
</operation>

<operation id="1311" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:638 %empty_319 = lshr i30 %empty_317, i30 %p_cast319

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="1312" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:646 %gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>

<operation id="1313" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:647 %empty_321 = trunc i32 %gmem_addr_54_read

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="1314" st_id="67" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:658 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="1315" st_id="67" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1316" st_id="67" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1317" st_id="67" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1318" st_id="67" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1319" st_id="67" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1320" st_id="67" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1321" st_id="67" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1322" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:774 %bh_5 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_319, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1323" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:649 %tmp_54 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_322, i3 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1324" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:650 %p_cast323 = zext i5 %tmp_54

]]></Node>
<StgValue><ssdm name="p_cast323"/></StgValue>
</operation>

<operation id="1325" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:651 %empty_323 = lshr i30 %empty_321, i30 %p_cast323

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1326" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:659 %gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="gmem_addr_55_read"/></StgValue>
</operation>

<operation id="1327" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:660 %empty_325 = trunc i32 %gmem_addr_55_read

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1328" st_id="68" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:671 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="1329" st_id="68" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1330" st_id="68" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1331" st_id="68" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1332" st_id="68" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1333" st_id="68" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1334" st_id="68" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1335" st_id="68" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1336" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:775 %bh_6 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_323, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1337" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:662 %tmp_55 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_326, i3 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1338" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:663 %p_cast327 = zext i5 %tmp_55

]]></Node>
<StgValue><ssdm name="p_cast327"/></StgValue>
</operation>

<operation id="1339" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:664 %empty_327 = lshr i30 %empty_325, i30 %p_cast327

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1340" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:672 %gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="gmem_addr_56_read"/></StgValue>
</operation>

<operation id="1341" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:673 %empty_329 = trunc i32 %gmem_addr_56_read

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1342" st_id="69" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:684 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="1343" st_id="69" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1344" st_id="69" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1345" st_id="69" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1346" st_id="69" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1347" st_id="69" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1348" st_id="69" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:776 %bh_7 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_327, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1350" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:675 %tmp_56 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_330, i3 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1351" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:676 %p_cast331 = zext i5 %tmp_56

]]></Node>
<StgValue><ssdm name="p_cast331"/></StgValue>
</operation>

<operation id="1352" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:677 %empty_331 = lshr i30 %empty_329, i30 %p_cast331

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1353" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:685 %gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>

<operation id="1354" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:686 %empty_333 = trunc i32 %gmem_addr_57_read

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1355" st_id="70" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:697 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="1356" st_id="70" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1357" st_id="70" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1358" st_id="70" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1359" st_id="70" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1360" st_id="70" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:777 %bh_8 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_331, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1362" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:688 %tmp_57 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_334, i3 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1363" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:689 %p_cast335 = zext i5 %tmp_57

]]></Node>
<StgValue><ssdm name="p_cast335"/></StgValue>
</operation>

<operation id="1364" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:690 %empty_335 = lshr i30 %empty_333, i30 %p_cast335

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="1365" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:698 %gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="gmem_addr_58_read"/></StgValue>
</operation>

<operation id="1366" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:699 %empty_337 = trunc i32 %gmem_addr_58_read

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="1367" st_id="71" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:710 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="1368" st_id="71" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1369" st_id="71" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1370" st_id="71" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1371" st_id="71" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1372" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:778 %bh_9 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_335, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1373" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:701 %tmp_58 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_338, i3 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1374" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:702 %p_cast339 = zext i5 %tmp_58

]]></Node>
<StgValue><ssdm name="p_cast339"/></StgValue>
</operation>

<operation id="1375" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:703 %empty_339 = lshr i30 %empty_337, i30 %p_cast339

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="1376" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:711 %gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="gmem_addr_59_read"/></StgValue>
</operation>

<operation id="1377" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:712 %empty_341 = trunc i32 %gmem_addr_59_read

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="1378" st_id="72" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:723 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="1379" st_id="72" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1380" st_id="72" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1381" st_id="72" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1382" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:779 %bh_s = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_339, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_s"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1383" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:714 %tmp_59 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_342, i3 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1384" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:715 %p_cast343 = zext i5 %tmp_59

]]></Node>
<StgValue><ssdm name="p_cast343"/></StgValue>
</operation>

<operation id="1385" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:716 %empty_343 = lshr i30 %empty_341, i30 %p_cast343

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1386" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:724 %gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>

<operation id="1387" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:725 %empty_345 = trunc i32 %gmem_addr_60_read

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1388" st_id="73" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:736 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="1389" st_id="73" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1390" st_id="73" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1391" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:780 %bh_10 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_343, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1392" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:727 %tmp_60 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_346, i3 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:728 %p_cast347 = zext i5 %tmp_60

]]></Node>
<StgValue><ssdm name="p_cast347"/></StgValue>
</operation>

<operation id="1394" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:729 %empty_347 = lshr i30 %empty_345, i30 %p_cast347

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1395" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:737 %gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="gmem_addr_61_read"/></StgValue>
</operation>

<operation id="1396" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:738 %empty_349 = trunc i32 %gmem_addr_61_read

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1397" st_id="74" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:749 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="1398" st_id="74" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1399" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:781 %bh_11 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_347, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1400" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:740 %tmp_61 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_350, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1401" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:741 %p_cast351 = zext i5 %tmp_61

]]></Node>
<StgValue><ssdm name="p_cast351"/></StgValue>
</operation>

<operation id="1402" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:742 %empty_351 = lshr i30 %empty_349, i30 %p_cast351

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1403" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:750 %gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="gmem_addr_62_read"/></StgValue>
</operation>

<operation id="1404" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:751 %empty_353 = trunc i32 %gmem_addr_62_read

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="1405" st_id="75" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:762 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="1406" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:782 %bh_12 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_351, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1407" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:753 %tmp_62 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_354, i3 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1408" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:754 %p_cast355 = zext i5 %tmp_62

]]></Node>
<StgValue><ssdm name="p_cast355"/></StgValue>
</operation>

<operation id="1409" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:755 %empty_355 = lshr i30 %empty_353, i30 %p_cast355

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="1410" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:763 %gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>

<operation id="1411" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="30" op_0_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:764 %empty_357 = trunc i32 %gmem_addr_63_read

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="1412" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:783 %bh_13 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_355, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1413" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_40_2.split:766 %tmp_63 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_358, i3 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1414" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="30" op_0_bw="5">
<![CDATA[
VITIS_LOOP_40_2.split:767 %p_cast359 = zext i5 %tmp_63

]]></Node>
<StgValue><ssdm name="p_cast359"/></StgValue>
</operation>

<operation id="1415" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_40_2.split:768 %empty_359 = lshr i30 %empty_357, i30 %p_cast359

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="1416" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_40_2.split:784 %bh_14 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_359, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="bh_14"/></StgValue>
</operation>

<operation id="1417" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="62" op_21_bw="64" op_22_bw="8" op_23_bw="4" op_24_bw="4" op_25_bw="2" op_26_bw="2" op_27_bw="4" op_28_bw="4" op_29_bw="8" op_30_bw="2" op_31_bw="4" op_32_bw="4" op_33_bw="8" op_34_bw="2" op_35_bw="4" op_36_bw="4" op_37_bw="8" op_38_bw="2" op_39_bw="4" op_40_bw="4" op_41_bw="8" op_42_bw="2" op_43_bw="4" op_44_bw="4" op_45_bw="8" op_46_bw="2" op_47_bw="4" op_48_bw="4" op_49_bw="8" op_50_bw="2" op_51_bw="4" op_52_bw="4" op_53_bw="8" op_54_bw="8" op_55_bw="4" op_56_bw="4" op_57_bw="2" op_58_bw="2" op_59_bw="4" op_60_bw="4" op_61_bw="8" op_62_bw="2" op_63_bw="4" op_64_bw="4" op_65_bw="8" op_66_bw="2" op_67_bw="4" op_68_bw="4" op_69_bw="8" op_70_bw="2" op_71_bw="4" op_72_bw="4" op_73_bw="8" op_74_bw="2" op_75_bw="4" op_76_bw="4" op_77_bw="8" op_78_bw="2" op_79_bw="4" op_80_bw="4" op_81_bw="8" op_82_bw="2" op_83_bw="4" op_84_bw="4" op_85_bw="8" op_86_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:785 %call_ln5 = call void @cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3, i32 %gmem, i32 %precision_read, i64 %input_r_read, i32 %mul17_114, i32 %empty, i32 %mul17_3, i32 %empty_67, i32 %mul17_5, i32 %mul17_6, i32 %mul17_7, i32 %empty_70, i32 %mul17_1_1, i32 %mul17_1_2, i32 %mul17_1_3, i32 %mul17_1_4, i32 %mul17_1_5, i32 %mul17_1_6, i32 %mul17_1_7, i32 %W_read, i62 %phi_mul7_load, i64 %output_r_read, i8 %empty_77, i4 %bh, i4 %empty_205, i2 %empty_284, i2 %empty_285, i4 %empty_206, i4 %bh_1, i8 %empty_81, i2 %empty_286, i4 %empty_207, i4 %bh_2, i8 %empty_85, i2 %empty_287, i4 %empty_208, i4 %bh_3, i8 %empty_89, i2 %empty_288, i4 %empty_209, i4 %bh_4, i8 %empty_93, i2 %empty_289, i4 %empty_210, i4 %bh_5, i8 %empty_97, i2 %empty_290, i4 %empty_211, i4 %bh_6, i8 %empty_101, i2 %empty_291, i4 %empty_212, i4 %bh_7, i8 %empty_105, i8 %empty_109, i4 %bh_8, i4 %empty_213, i2 %empty_292, i2 %empty_293, i4 %empty_214, i4 %bh_9, i8 %empty_113, i2 %empty_294, i4 %empty_215, i4 %bh_s, i8 %empty_117, i2 %empty_295, i4 %empty_216, i4 %bh_10, i8 %empty_121, i2 %empty_296, i4 %empty_217, i4 %bh_11, i8 %empty_125, i2 %empty_297, i4 %empty_218, i4 %bh_12, i8 %empty_129, i2 %empty_298, i4 %empty_219, i4 %bh_13, i8 %empty_133, i2 %empty_299, i4 %empty_220, i4 %bh_14, i8 %empty_137

]]></Node>
<StgValue><ssdm name="call_ln5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1418" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_40_2.split:0 %speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln39"/></StgValue>
</operation>

<operation id="1419" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:1 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1420" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="62" op_21_bw="64" op_22_bw="8" op_23_bw="4" op_24_bw="4" op_25_bw="2" op_26_bw="2" op_27_bw="4" op_28_bw="4" op_29_bw="8" op_30_bw="2" op_31_bw="4" op_32_bw="4" op_33_bw="8" op_34_bw="2" op_35_bw="4" op_36_bw="4" op_37_bw="8" op_38_bw="2" op_39_bw="4" op_40_bw="4" op_41_bw="8" op_42_bw="2" op_43_bw="4" op_44_bw="4" op_45_bw="8" op_46_bw="2" op_47_bw="4" op_48_bw="4" op_49_bw="8" op_50_bw="2" op_51_bw="4" op_52_bw="4" op_53_bw="8" op_54_bw="8" op_55_bw="4" op_56_bw="4" op_57_bw="2" op_58_bw="2" op_59_bw="4" op_60_bw="4" op_61_bw="8" op_62_bw="2" op_63_bw="4" op_64_bw="4" op_65_bw="8" op_66_bw="2" op_67_bw="4" op_68_bw="4" op_69_bw="8" op_70_bw="2" op_71_bw="4" op_72_bw="4" op_73_bw="8" op_74_bw="2" op_75_bw="4" op_76_bw="4" op_77_bw="8" op_78_bw="2" op_79_bw="4" op_80_bw="4" op_81_bw="8" op_82_bw="2" op_83_bw="4" op_84_bw="4" op_85_bw="8" op_86_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:785 %call_ln5 = call void @cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3, i32 %gmem, i32 %precision_read, i64 %input_r_read, i32 %mul17_114, i32 %empty, i32 %mul17_3, i32 %empty_67, i32 %mul17_5, i32 %mul17_6, i32 %mul17_7, i32 %empty_70, i32 %mul17_1_1, i32 %mul17_1_2, i32 %mul17_1_3, i32 %mul17_1_4, i32 %mul17_1_5, i32 %mul17_1_6, i32 %mul17_1_7, i32 %W_read, i62 %phi_mul7_load, i64 %output_r_read, i8 %empty_77, i4 %bh, i4 %empty_205, i2 %empty_284, i2 %empty_285, i4 %empty_206, i4 %bh_1, i8 %empty_81, i2 %empty_286, i4 %empty_207, i4 %bh_2, i8 %empty_85, i2 %empty_287, i4 %empty_208, i4 %bh_3, i8 %empty_89, i2 %empty_288, i4 %empty_209, i4 %bh_4, i8 %empty_93, i2 %empty_289, i4 %empty_210, i4 %bh_5, i8 %empty_97, i2 %empty_290, i4 %empty_211, i4 %bh_6, i8 %empty_101, i2 %empty_291, i4 %empty_212, i4 %bh_7, i8 %empty_105, i8 %empty_109, i4 %bh_8, i4 %empty_213, i2 %empty_292, i2 %empty_293, i4 %empty_214, i4 %bh_9, i8 %empty_113, i2 %empty_294, i4 %empty_215, i4 %bh_s, i8 %empty_117, i2 %empty_295, i4 %empty_216, i4 %bh_10, i8 %empty_121, i2 %empty_296, i4 %empty_217, i4 %bh_11, i8 %empty_125, i2 %empty_297, i4 %empty_218, i4 %bh_12, i8 %empty_129, i2 %empty_298, i4 %empty_219, i4 %bh_13, i8 %empty_133, i2 %empty_299, i4 %empty_220, i4 %bh_14, i8 %empty_137

]]></Node>
<StgValue><ssdm name="call_ln5"/></StgValue>
</operation>

<operation id="1421" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_40_2.split:789 %br_ln39 = br void %VITIS_LOOP_40_2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
