# Manohar-VSDBabySoC-Final-Submission
Here is your **ready-to-use `README.md`** for the **Week-9 Final VSDBabySoC Submission**.
Just **copy & paste** this into `README.md` when you create your new GitHub repo.

---

# **README.md (Final Submission â€“ VSDBabySoC)**

```md
# VSDBabySoC â€” RTL to GDSII Final Submission  
**Author:** Manohar Gumma  
**Course:** VSD â€“ Advanced Physical Design using Open-Source Tools  
**Final Week-9 Documentation Submission**

---

## ğŸ“Œ Project Overview  
This repository contains the **complete RTL â†’ GDSII flow** for the **VSDBabySoC**, consolidated from multiple weeks of work.  
It includes:

- RTL exploration  
- Simulation  
- Synthesis  
- Floorplanning  
- Placement  
- Clock Tree Synthesis (CTS)  
- Routing  
- SPEF extraction  
- Static Timing Analysis (STA)  
- Post-layout verification  
- Custom scripts & unique modifications  

All screenshots contain my **UNIX terminal username**, following IIT Gandhinagar evaluation guidelines.

---

## ğŸ“ Repository Structure  

```

Manohar-VSDBabySoC-Final-Submission/
â”‚
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ Week1.md
â”‚   â”œâ”€â”€ Week2.md
â”‚   â”œâ”€â”€ Week3.md
â”‚   â”œâ”€â”€ Week4.md
â”‚   â”œâ”€â”€ Week5.md
â”‚   â”œâ”€â”€ Week6.md
â”‚   â”œâ”€â”€ Week7.md
â”‚   â”œâ”€â”€ Week8.md
â”‚   â””â”€â”€ Week9.md
â”‚
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ [manohar@week1_rtl.png](mailto:manohar@week1_rtl.png)
â”‚   â”œâ”€â”€ [manohar@week2_simulation.png](mailto:manohar@week2_simulation.png)
â”‚   â”œâ”€â”€ [manohar@week3_synthesis.png](mailto:manohar@week3_synthesis.png)
â”‚   â”œâ”€â”€ [manohar@week4_floorplan.png](mailto:manohar@week4_floorplan.png)
â”‚   â”œâ”€â”€ [manohar@week5_placement.png](mailto:manohar@week5_placement.png)
â”‚   â”œâ”€â”€ [manohar@week6_cts.png](mailto:manohar@week6_cts.png)
â”‚   â”œâ”€â”€ [manohar@week7_routing.png](mailto:manohar@week7_routing.png)
â”‚   â”œâ”€â”€ [manohar@week8_sta.png](mailto:manohar@week8_sta.png)
â”‚   â”œâ”€â”€ [manohar@week9_final_timing.png](mailto:manohar@week9_final_timing.png)
â”‚   â””â”€â”€ (all screenshots with UNIX username visible)
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ custom_sta.tcl
â”‚   â”œâ”€â”€ floorplan_fix.tcl
â”‚   â””â”€â”€ pin_order_fix.tcl
â”‚
â”œâ”€â”€ results/
â”‚   â”œâ”€â”€ synthesis_report.txt
â”‚   â”œâ”€â”€ placement_report.txt
â”‚   â”œâ”€â”€ routing_report.txt
â”‚   â”œâ”€â”€ final_sta_report.txt
â”‚   â””â”€â”€ power_report.txt
â”‚
â””â”€â”€ archive/
â”œâ”€â”€ final.gds (optional or Google Drive link)
â”œâ”€â”€ final.spef
â””â”€â”€ final.def

```

---

## ğŸš€ Tools Used  
- **OpenLANE Flow** (RTL â†’ GDSII)  
- **OpenROAD**  
- **Magic VLSI**  
- **Netgen**  
- **OpenSTA**  
- **Ngspice** (for SPICE simulations)  
- **Sky130 PDK**

---

## ğŸ“š Week-wise Documentation  
All detailed week-wise reports are inside the `docs/` folder:

- **Week 1:** RTL exploration & BabySoC architecture  
- **Week 2:** Testbench, simulation, waveforms  
- **Week 3:** Synthesis, yosys flow, timing reports  
- **Week 4:** Floorplan, pin placement, density exploration  
- **Week 5:** Placement (global + detailed)  
- **Week 6:** Clock Tree Synthesis  
- **Week 7:** Routing (global + detailed), DRC fixes  
- **Week 8:** SPEF extraction, STA analysis  
- **Week 9:** Final GDS, final reports, summary & learnings  

---

## ğŸ§ª Unique Experiments / Custom Modifications

### âœ” 1. Custom STA Script  
File: `scripts/custom_sta.tcl`  
**Why:** For multi-corner STA automation  
**Result:** Automated reporting across ss/tt/ff corners.

### âœ” 2. Pin Order Fix for Routing  
File: `scripts/pin_order_fix.tcl`  
**Why:** Resolve routing blockages  
**Result:** Improved routing completion + reduced DRCs.

### âœ” 3. Floorplan Optimization  
File: `scripts/floorplan_fix.tcl`  
**Why:** Reduce congestion + improve cell distribution  
**Result:** Cleaner placement and better routing resource usage.

---

## ğŸ“¸ Screenshot Usage Policy  
All screenshots in `/images` include my **UNIX terminal username** (mandatory for IITGN selection).  
Examples:

```

manohar@vsd:~/openlane/run/...

```

---

## ğŸ“ˆ Final Results Summary

| Stage | Status |
|-------|--------|
| RTL Simulation | âœ” Successful |
| Synthesis | âœ” Clean netlist generated |
| Floorplan | âœ” DIE + CORE area optimized |
| Placement | âœ” Legal placement, no overlaps |
| CTS | âœ” Balanced clock tree |
| Routing | âœ” Clean routed DEF |
| SPEF | âœ” Extracted |
| STA | âœ” Timing closure achieved |
| GDSII | âœ” Generated |

---

## ğŸ Final GDSII  
Path: `/archive/final.gds`  
(If large, provide a Google Drive link)

---

## ğŸ§¾ License  
This work is **original** and belongs to **Manohar Gumma**.  
Duplicating this repository is strictly prohibited as per **IIT Gandhinagar rules**.

---

## ğŸ“¬ Contact  
**GitHub:** https://github.com/manohargumma  
For any verification or reference related to VSDBabySoC project.

---

# âœ… End of README.md  
```

---

If you want, I can also generate:

âœ… All `Week1.md` â†’ `Week9.md` files
âœ… All script files
âœ… Folder tree as a ZIP
âœ… A fully generated repo structure you can directly upload

Just tell me **â€œGenerate week filesâ€** or **â€œGenerate full repo filesâ€.**
