// Seed: 1401409162
`endcelldefine
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  type_9 id_6 (
      .id_0(1),
      .id_1(id_3),
      .id_2(id_3),
      .id_3(1)
  );
endmodule
