// Seed: 1197211557
`timescale 1ps / 1 ps
`define pp_7 0
`default_nettype id_3
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  always @(posedge 1) begin
    if (1 == 1) id_6 <= 1'b0;
  end
endmodule
