parent	,	V_115
DRM_MODE_DPMS_STANDBY	,	V_20
ipu_dmfc_disable_channel	,	F_13
pixel_format	,	V_52
dev	,	V_17
file_priv	,	V_98
height	,	V_72
IPU_DI_CLKMODE_SYNC	,	V_108
__devinit	,	T_4
ipu_crtc_mode_fixup	,	F_49
DRM_MODE_DPMS_OFF	,	V_22
ipu_client_platformdata	,	V_111
ipu_idmac_disable_channel	,	F_12
ipu_ch_param_zero	,	F_29
adjusted_mode	,	V_104
ipu	,	V_114
ipu_dmfc_enable_channel	,	F_5
v_sync_width	,	V_81
out_pixel_fmt	,	V_47
ipu_dp_get	,	F_71
"initializing display processor failed with %d\n"	,	L_9
page_flip_event	,	V_33
paddr	,	V_40
"irq request failed with %d.\n"	,	L_15
DRM_FORMAT_RGB888	,	V_58
of_node	,	V_121
GFP_KERNEL	,	V_127
disable_irq	,	F_56
__devexit	,	T_5
pdata	,	V_112
ipu_crtc_dpms	,	F_15
hdisplay	,	V_6
wake_up_interruptible	,	F_46
"adding crtc failed with %d.\n"	,	L_17
calc_vref	,	F_1
"allocating dmfc bandwidth failed with %d\n"	,	L_13
encoder_type	,	V_105
"unsupported pixel format 0x%08x\n"	,	L_8
interface_pix_fmt	,	V_61
EBUSY	,	V_29
drm_crtc	,	V_15
ipu_di_init_sync_panel	,	F_34
interlaced	,	V_64
h_sync_width	,	V_76
old_fb	,	V_44
newfb	,	V_28
drm_fb_cma_get_gem_obj	,	F_23
e	,	V_89
ipu_cpmem_set_stride	,	F_25
ipu_dp_put	,	F_62
ipu_crtc_init	,	F_75
irq	,	V_101
vref	,	V_5
ipu_idmac_get	,	F_66
IS_ERR_OR_NULL	,	F_59
vsync_end	,	V_80
x	,	V_34
y	,	V_35
tv_usec	,	V_97
platform_device	,	V_123
DRM_LOG_KMS	,	F_24
dc	,	V_13
"entry is null.\n"	,	L_3
ipu_irq_handler	,	F_47
di	,	V_10
__iomem	,	T_2
"%s: xy: %dx%d\n"	,	L_5
"getting resources failed with %d.\n"	,	L_16
dev_dbg	,	F_20
dp	,	V_14
ipu_dc_init_sync	,	F_33
"initializing dmfc channel failed with %d\n"	,	L_12
hsync_start	,	V_77
ipu_di_disable	,	F_14
ipu_crtc_handle_pageflip	,	F_40
DRM_MODE_FLAG_PHSYNC	,	V_65
ipu_set_interface_pix_fmt	,	F_57
timeval	,	V_90
IPU_IRQ_EOF	,	V_118
ret	,	V_27
drm_display_mode	,	V_1
calc_bandwidth	,	F_2
ipu_get_resources	,	F_64
err_out	,	V_117
ipu_page_flip	,	F_18
spin_unlock_irqrestore	,	F_42
coherent_dma_mask	,	V_126
ipu_idmac_enable_channel	,	F_6
err_put_resources	,	V_122
"imx_drm"	,	L_14
fb	,	V_24
ipu_di_signal_cfg	,	V_45
DRM_MODE_DPMS_ON	,	V_19
IPU_DI_CLKMODE_EXT	,	V_109
ipu_dp_set_global_alpha	,	F_32
ipu_dp_disable_channel	,	F_10
dev_err	,	F_30
DRM_MODE_FLAG_PVSYNC	,	V_67
list_del	,	F_21
do_gettimeofday	,	F_43
clk_pol	,	V_70
now	,	V_91
"initializing panel failed with %d\n"	,	L_11
ipu_put_resources	,	F_58
vdisplay	,	V_7
ipu_fb_disable	,	F_9
"%s: mode-&gt;hdisplay: %d\n"	,	L_6
DMA_BIT_MASK	,	F_78
ipu_dp_enable_channel	,	F_8
"%s: phys: 0x%lx\n"	,	L_4
DRM_MODE_ENCODER_LVDS	,	V_107
ipu_di_enable	,	F_4
ipu_cpmem_set_high_priority	,	F_37
dma	,	V_116
DRM_FORMAT_XRGB8888	,	V_53
pixel_fmt	,	V_73
ipu_drm_probe	,	F_77
base	,	V_31
h_end_width	,	V_78
ENOMEM	,	V_128
dev_get_drvdata	,	F_65
DRM_MODE_FLAG_INTERLACE	,	V_63
ipu_dmfc_get	,	F_70
dev_info	,	F_17
bits_per_pixel	,	V_41
V4L2_PIX_FMT_RGB24	,	V_59
imx_drm_handle_vblank	,	F_48
V4L2_PIX_FMT_RGB32	,	V_55
drm_device	,	V_92
"failed to acquire vblank counter\n"	,	L_2
V4L2_PIX_FMT_RGB565	,	V_57
event_lock	,	V_94
"initializing display controller failed with %d\n"	,	L_10
phys	,	V_38
ipu_crtc_commit	,	F_51
ipu_dp_setup_channel	,	F_31
dmfc	,	V_11
ipu_dmfc_alloc_bandwidth	,	F_39
ipu_fb_enable	,	F_3
imx_drm_add_crtc	,	F_76
ipu_crtc_mode_set	,	F_28
ipu_dmfc_init_channel	,	F_38
IRQ_HANDLED	,	V_103
crtc	,	V_16
ipu_cpmem_set_fmt	,	F_36
drm_gem_cma_object	,	V_36
__func__	,	V_18
imx_crtc	,	V_30
DRM_FORMAT_ARGB8888	,	V_54
clkflags	,	V_85
DRM_MODE_ENCODER_NONE	,	V_110
flags	,	V_62
enable_pol	,	V_69
list_add_tail	,	F_45
enabled	,	V_9
ipu_disable_vblank	,	F_55
event_wait	,	V_100
event	,	V_26
ipu_dc_disable_channel	,	F_11
"%s: mode-&gt;vdisplay: %d\n"	,	L_7
cma_obj	,	V_37
v_to_h_sync	,	V_87
di_clkflags	,	V_86
EFAULT	,	V_39
ipu_dc_get	,	F_68
ipu_idmac_channel_irq	,	F_73
orig_mode	,	V_43
EINVAL	,	V_60
enable_irq	,	F_54
width	,	V_71
vtotal	,	V_4
Hsync_pol	,	V_66
ipu_enable_vblank	,	F_53
hsync_end	,	V_75
ipu_di_put	,	F_63
vsync_start	,	V_82
sig_cfg	,	V_46
IPUV3_COLORSPACE_RGB	,	V_88
imx_drm_remove_crtc	,	F_83
tv_sec	,	V_96
event_list	,	V_99
mode	,	V_2
pixfmt	,	V_106
"%s mode: %d\n"	,	L_1
pdev	,	V_124
ipu_drm_set_base	,	F_22
u32	,	T_1
pitches	,	V_42
ipu_ch	,	V_12
drm	,	V_93
ipu_idmac_put	,	F_60
drm_pending_vblank_event	,	V_25
DRM_FORMAT_RGB565	,	V_56
ipu_cpmem_set_resolution	,	F_35
ipu_crtc	,	V_8
THIS_MODULE	,	V_120
PTR_ERR	,	F_67
ipu_crtc_load_lut	,	F_52
ipu_crtc_helper_funcs	,	V_119
sequence	,	V_95
Vsync_pol	,	V_68
spin_lock_irqsave	,	F_41
imx_drm_crtc_vblank_put	,	F_44
platform_set_drvdata	,	F_80
devm_kzalloc	,	F_79
platform_get_drvdata	,	F_82
link	,	V_32
ipu_dc_enable_channel	,	F_7
ipu_drm_remove	,	F_81
ipu_dmfc_put	,	F_61
pixelclock	,	V_84
drm_framebuffer	,	V_23
ipu_di_get	,	F_72
htotal	,	V_3
ipu_ch_param	,	V_48
v4l2_fmt	,	V_51
v_start_width	,	V_79
to_ipu_crtc	,	F_16
ipu_soc	,	V_113
h_start_width	,	V_74
DRM_MODE_DPMS_SUSPEND	,	V_21
bpp	,	V_50
irqreturn_t	,	T_3
cpmem	,	V_49
v_end_width	,	V_83
dev_id	,	V_102
imx_drm_crtc_vblank_get	,	F_19
ipu_cpmem_set_buffer	,	F_27
ipu_crtc_prepare	,	F_50
ipu_get_cpmem	,	F_26
platform_data	,	V_125
IS_ERR	,	F_69
devm_request_irq	,	F_74
