# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fifo.srcs/sources_1/ip/asfifo_wr256x8_read256x8/sim/asfifo_wr256x8_read256x8.v" \
"../../../../fifo.srcs/sources_1/new/fifo_test.v" \
"../../../../fifo.srcs/sim_1/new/tb_fifo_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
