<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab02b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="second_design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="second_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="second_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="second_design.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="second_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="second_design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="second_design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="second_design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="second_design.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="second_design.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="second_design.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="second_design.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="second_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="second_design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="second_design.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="second_design.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="second_design.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="second_design.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="second_design.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="second_design_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="second_design_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="second_design_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="second_design_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="second_design_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="second_design_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="second_design_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="second_design_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="second_design_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="second_design_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="second_design_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="second_design_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="second_design_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="second_design_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="second_design_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="second_design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_second_design_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_second_design_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_second_design_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_second_design_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589371757" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589371757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589438227" xil_pn:in_ck="-2467803529617234199" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1589438227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="second_design.vhd"/>
      <outfile xil_pn:name="test_second_design.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1589371804" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8684932807197979190" xil_pn:start_ts="1589371804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589371804" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3599309938779672706" xil_pn:start_ts="1589371804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589371757" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2599310296464065376" xil_pn:start_ts="1589371757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589438227" xil_pn:in_ck="-2467803529617234199" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1589438227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="second_design.vhd"/>
      <outfile xil_pn:name="test_second_design.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1589438231" xil_pn:in_ck="-2467803529617234199" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3070328775843404111" xil_pn:start_ts="1589438227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_second_design_beh.prj"/>
      <outfile xil_pn:name="test_second_design_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1589438231" xil_pn:in_ck="-6407785041042599549" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-473091701860544162" xil_pn:start_ts="1589438231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_second_design_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6536245215754573872" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2599310296464065376" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3159161078973194360" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589370928" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8415556702700400042" xil_pn:start_ts="1589370928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589438146" xil_pn:in_ck="8068207049826281733" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6700211648236800679" xil_pn:start_ts="1589438139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="second_design.lso"/>
      <outfile xil_pn:name="second_design.ngc"/>
      <outfile xil_pn:name="second_design.ngr"/>
      <outfile xil_pn:name="second_design.prj"/>
      <outfile xil_pn:name="second_design.stx"/>
      <outfile xil_pn:name="second_design.syr"/>
      <outfile xil_pn:name="second_design.xst"/>
      <outfile xil_pn:name="second_design_vhdl.prj"/>
      <outfile xil_pn:name="second_design_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1589370933" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1283058324682373549" xil_pn:start_ts="1589370933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589438150" xil_pn:in_ck="8068207049826272987" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6594596663181129336" xil_pn:start_ts="1589438146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="second_design.bld"/>
      <outfile xil_pn:name="second_design.ngd"/>
      <outfile xil_pn:name="second_design_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1589438154" xil_pn:in_ck="8068207049826272988" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8798789257185375611" xil_pn:start_ts="1589438150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="second_design.pcf"/>
      <outfile xil_pn:name="second_design_map.map"/>
      <outfile xil_pn:name="second_design_map.mrp"/>
      <outfile xil_pn:name="second_design_map.ncd"/>
      <outfile xil_pn:name="second_design_map.ngm"/>
      <outfile xil_pn:name="second_design_map.xrpt"/>
      <outfile xil_pn:name="second_design_summary.xml"/>
      <outfile xil_pn:name="second_design_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1589438159" xil_pn:in_ck="3808682260696622069" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8215619240399646710" xil_pn:start_ts="1589438154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="second_design.ncd"/>
      <outfile xil_pn:name="second_design.pad"/>
      <outfile xil_pn:name="second_design.par"/>
      <outfile xil_pn:name="second_design.ptwx"/>
      <outfile xil_pn:name="second_design.unroutes"/>
      <outfile xil_pn:name="second_design.xpi"/>
      <outfile xil_pn:name="second_design_pad.csv"/>
      <outfile xil_pn:name="second_design_pad.txt"/>
      <outfile xil_pn:name="second_design_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1589438159" xil_pn:in_ck="8068207049826272856" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1589438157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="second_design.twr"/>
      <outfile xil_pn:name="second_design.twx"/>
    </transform>
  </transforms>

</generated_project>
