Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: PCFG_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PCFG_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PCFG_TOP"
Output Format                      : NGC
Target Device                      : xc3s5000-4-fg900

---- Source Options
Top Module Name                    : PCFG_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/CompSub.vhd" in Library work.
Architecture behavioral of Entity compsub is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/remcontroller.vhd" in Library work.
Architecture behavioral of Entity remcontroller is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/DACcnt.vhd" in Library work.
Architecture behavioral of Entity daccnt is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/ADCcnt.vhd" in Library work.
Architecture behavioral of Entity adccnt is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/tw_8254_cnt.vhd" in Library work.
Architecture behavioral of Entity tw_8254_cnt is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/top_8254.vhd" in Library work.
Architecture behavioral of Entity top_8254 is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/address_decoder.vhd" in Library work.
Architecture behavioral of Entity address_decoder is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/signal_controller.vhd" in Library work.
Architecture behavioral of Entity signal_controller is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/ipcore_dir/sram2k.vhd" in Library work.
Architecture sram2k_a of Entity sram2k is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/Averager.vhd" in Library work.
Architecture behavioral of Entity averager is up to date.
Compiling vhdl file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" in Library work.
Architecture behavioral of Entity pcfg_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PCFG_TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TOP_8254> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <address_decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <signal_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Averager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TW_8254_CNT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RemController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DACcnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADCcnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CompSub> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PCFG_TOP> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <s_clk_g> in unit <PCFG_TOP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <s_clk_g> in unit <PCFG_TOP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <s_clk_g> in unit <PCFG_TOP>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <s_clk_g> in unit <PCFG_TOP>.
WARNING:Xst:753 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 300: Unconnected output port 'm_out1' of component 'TOP_8254'.
WARNING:Xst:753 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 300: Unconnected output port 'm_out2' of component 'TOP_8254'.
WARNING:Xst:2211 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 431: Instantiating black box module <sram2k>.
WARNING:Xst:2211 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 444: Instantiating black box module <sram2k>.
WARNING:Xst:2211 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 457: Instantiating black box module <sram2k>.
WARNING:Xst:2211 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd" line 470: Instantiating black box module <sram2k>.
Entity <PCFG_TOP> analyzed. Unit <PCFG_TOP> generated.

Analyzing Entity <TOP_8254> in library <work> (Architecture <behavioral>).
Entity <TOP_8254> analyzed. Unit <TOP_8254> generated.

Analyzing Entity <TW_8254_CNT> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <s_CNT3> in unit <TW_8254_CNT> has a constant value of 0000000100000100 during circuit operation. The register is replaced by logic.
Entity <TW_8254_CNT> analyzed. Unit <TW_8254_CNT> generated.

Analyzing Entity <address_decoder> in library <work> (Architecture <behavioral>).
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing Entity <signal_controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/signal_controller.vhd" line 248: Unconnected output port 'd_reg' of component 'DACcnt'.
WARNING:Xst:753 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/signal_controller.vhd" line 260: Unconnected output port 'd_reg' of component 'ADCcnt'.
Entity <signal_controller> analyzed. Unit <signal_controller> generated.

Analyzing Entity <RemController> in library <work> (Architecture <behavioral>).
Entity <RemController> analyzed. Unit <RemController> generated.

Analyzing Entity <DACcnt> in library <work> (Architecture <behavioral>).
Entity <DACcnt> analyzed. Unit <DACcnt> generated.

Analyzing Entity <ADCcnt> in library <work> (Architecture <behavioral>).
Entity <ADCcnt> analyzed. Unit <ADCcnt> generated.

Analyzing Entity <Averager> in library <work> (Architecture <behavioral>).
Entity <Averager> analyzed. Unit <Averager> generated.

Analyzing Entity <CompSub> in library <work> (Architecture <behavioral>).
Entity <CompSub> analyzed. Unit <CompSub> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <address_decoder>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/address_decoder.vhd".
Unit <address_decoder> synthesized.


Synthesizing Unit <TW_8254_CNT>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/tw_8254_cnt.vhd".
WARNING:Xst:1780 - Signal <s_temp2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_temp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_CNT3_2_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_CNT3_2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_CNT3_1_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_CNT3_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_CNT3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit down counter for signal <s_CNT2>.
    Found 16-bit adder for signal <s_CNT3_1>.
    Found 16-bit subtractor for signal <s_CNT3_2>.
    Found 15-bit register for signal <s_CNT3_D>.
    Found 15-bit subtractor for signal <s_CNT3_D$addsub0000> created at line 144.
    Found 15-bit register for signal <s_CNT3_U>.
    Found 15-bit subtractor for signal <s_CNT3_U$share0000>.
    Found 1-bit register for signal <s_CNT3_UD>.
    Found 1-bit register for signal <s_mode>.
    Found 16-bit register for signal <s_REG>.
    Found 1-bit register for signal <s_wr_L>.
    Found 1-bit register for signal <s_wr_M>.
    Found 1-bit register for signal <s_wr_wait>.
    Summary:
	inferred   1 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <TW_8254_CNT> synthesized.


Synthesizing Unit <RemController>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/remcontroller.vhd".
    Found 11-bit comparator lessequal for signal <m_comp$cmp_le0000> created at line 26.
    Found 11-bit up counter for signal <s_Cnt>.
    Found 11-bit register for signal <s_Reg>.
    Found 11-bit adder for signal <s_Reg$addsub0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <RemController> synthesized.


Synthesizing Unit <DACcnt>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/DACcnt.vhd".
    Found finite state machine <FSM_0> for signal <s_ps>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | m_clk                     (rising_edge)        |
    | Power Up State     | dacidle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit up counter for signal <s_cnt>.
    Found 11-bit subtractor for signal <s_comp$addsub0000> created at line 63.
    Found 11-bit comparator less for signal <s_comp$cmp_lt0000> created at line 63.
    Found 11-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DACcnt> synthesized.


Synthesizing Unit <ADCcnt>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/ADCcnt.vhd".
WARNING:Xst:653 - Signal <s_reg> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000.
WARNING:Xst:1780 - Signal <s_adc_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit up counter for signal <s_cnt>.
    Found 1-bit register for signal <s_ps<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ADCcnt> synthesized.


Synthesizing Unit <CompSub>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/CompSub.vhd".
    Found 8-bit subtractor for signal <m_remainder$addsub0000> created at line 37.
    Found 8-bit comparator greatequal for signal <s_div_comp$cmp_ge0000> created at line 34.
    Found 8-bit register for signal <s_dividend>.
    Found 8-bit register for signal <s_divisor>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <CompSub> synthesized.


Synthesizing Unit <TOP_8254>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/top_8254.vhd".
WARNING:Xst:1780 - Signal <s_WR_WAIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_MSB_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_LSB_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_LM_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | m_clk_ctr                 (rising_edge)        |
    | Reset              | m_reset                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <s_addr>.
    Found 8-bit register for signal <s_data>.
    Found 1-bit register for signal <s_wr_b>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
Unit <TOP_8254> synthesized.


Synthesizing Unit <signal_controller>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/signal_controller.vhd".
WARNING:Xst:646 - Signal <s_wea3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_outlatch_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_inlatch_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_da_latch_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_comp3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_average_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_ad_latch_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_Aadc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_Aa0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State average8 is never reached in FSM <t_ps>.
    Found finite state machine <FSM_2> for signal <t_ps>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 62                                             |
    | Inputs             | 17                                             |
    | Outputs            | 42                                             |
    | Clock              | m_clk                     (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <t_prevmode>.
    Found 4-bit up counter for signal <avg_cnt>.
    Found 5-bit register for signal <t_prevmode>.
    Found 4-bit comparator greatequal for signal <t_ps$cmp_ge0000> created at line 441.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <signal_controller> synthesized.


Synthesizing Unit <Averager>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/Averager.vhd".
WARNING:Xst:647 - Input <m_counter_in<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_reminder8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder7<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder6<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder5<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder4<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder3<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder2<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_reminder1<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit up accumulator for signal <s_data>.
    Summary:
	inferred   1 Accumulator(s).
Unit <Averager> synthesized.


Synthesizing Unit <PCFG_TOP>.
    Related source file is "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/fpga_data_flow_test/vhdl/pcfg_top.vhd".
WARNING:Xst:653 - Signal <s_reset_b> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <s_led> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
WARNING:Xst:646 - Signal <s_dina3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_counter1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addrb3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addrb2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addrb1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addrb0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addra3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addra2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addra1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_addra0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <latch_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <m_data>.
    Found 8-bit register for signal <ad_latch_dout>.
    Found 8-bit register for signal <da_latch_dout>.
    Found 8-bit tristate buffer for signal <inlatch_dout>.
    Found 8-bit register for signal <Mtridata_inlatch_dout> created at line 341.
    Found 8-bit register for signal <Mtridata_outlatch_dout> created at line 347.
    Found 1-bit register for signal <Mtrien_inlatch_dout> created at line 341.
    Found 1-bit register for signal <Mtrien_outlatch_dout> created at line 347.
    Found 8-bit tristate buffer for signal <outlatch_dout>.
    Found 8-bit tristate buffer for signal <ram1_mux_dout>.
    Found 9-bit register for signal <s_address>.
    Found 1-bit register for signal <s_cmd_data>.
    Found 1-bit register for signal <s_OE_b>.
    Found 1-bit register for signal <s_ren>.
    Found 1-bit register for signal <s_wen>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <PCFG_TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 15-bit subtractor                                     : 6
 16-bit adder                                          : 3
 16-bit subtractor                                     : 3
 8-bit subtractor                                      : 8
# Counters                                             : 10
 11-bit up counter                                     : 6
 16-bit down counter                                   : 3
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Registers                                            : 106
 1-bit register                                        : 71
 11-bit register                                       : 5
 15-bit register                                       : 6
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 21
 9-bit register                                        : 1
# Comparators                                          : 14
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 4
 4-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 8
# Tristates                                            : 4
 8-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <sig_controller/t_ps/FSM> on signal <t_ps[1:34]> with one-hot encoding.
-----------------------------------------------------
 State         | Encoding
-----------------------------------------------------
 idle          | 0000000000000000000000000000000001
 decode        | 0000000000000000000000000000000010
 wready0       | 0000000000000000000000000000000100
 wact0         | 0000000000000000000001000000000000
 wterm0        | 0000000000000000000010000000000000
 rready0       | 0000000000000000000000000000001000
 ract0         | 0000000000000000010000000000000000
 rterm0        | 0000000000000000100000000000000000
 wready1       | 0000000000000000000000000000010000
 wact1         | 0000000000000000000100000000000000
 wterm1        | 0000000000000000001000000000000000
 rready1       | 0000000000000000000000000000100000
 ract1         | 0000000000000001000000000000000000
 rterm1        | 0000000000000010000000000000000000
 dt_cntclr     | 0000000000000000000000000001000000
 dt_cntpreset  | 0000000000000100000000000000000000
 dt_transfer   | 0000000000001000000000000000000000
 dac_cntclr    | 0000000000000000000000000010000000
 dac_cntpreset | 0000000000010000000000000000000000
 dac_transfer  | 0000000000100000000000000000000000
 dac_start     | 0000000001000000000000000000000000
 dac_stop      | 0000000000000000000000000100000000
 adc_cntclr    | 0000000000000000000000001000000000
 adc_cntpreset | 0000000010000000000000000000000000
 adc_transfer  | 0000000100000000000000000000000000
 average0      | 0000000000000000000000010000000000
 average1      | 0000001000000000000000000000000000
 average2      | 0000010000000000000000000000000000
 average3      | 0000100000000000000000000000000000
 average4      | 0001000000000000000000000000000000
 average5      | 0010000000000000000000000000000000
 average6      | 0100000000000000000000000000000000
 average7      | 1000000000000000000000000000000000
 average8      | unreached
 softreset     | 0000000000000000000000100000000000
-----------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <clk_gen/state/FSM> on signal <state[1:6]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 000001
 latched  | 000010
 latched1 | 000100
 latched2 | 001000
 wait1    | 010000
 wait2    | 100000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sig_controller/dac_ctr/s_ps/FSM> on signal <s_ps[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 dacidle | 00
 dacload | 01
 dacplay | 10
---------------------
Reading core <ipcore_dir/sram2k.ngc>.
Loading core <sram2k> for timing and area information for instance <sram_0>.
Loading core <sram2k> for timing and area information for instance <sram_1>.
Loading core <sram2k> for timing and area information for instance <sram_DA>.
Loading core <sram2k> for timing and area information for instance <sram_AD>.
WARNING:Xst:1290 - Hierarchical block <CNT1> is unconnected in block <clk_gen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <CNT2> is unconnected in block <clk_gen>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <t_prevmode_4> of sequential type is unconnected in block <sig_controller>.
WARNING:Xst:2677 - Node <t_prevmode_4> of sequential type is unconnected in block <signal_controller>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 15-bit subtractor                                     : 6
 16-bit adder                                          : 3
 16-bit subtractor                                     : 3
 8-bit subtractor                                      : 8
# Counters                                             : 10
 11-bit up counter                                     : 6
 16-bit down counter                                   : 3
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Registers                                            : 399
 Flip-Flops                                            : 399
# Comparators                                          : 14
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 4
 4-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
WARNING:Xst:2042 - Unit PCFG_TOP: 24 internal tristates are replaced by logic (pull-up yes): inlatch_dout<0>, inlatch_dout<1>, inlatch_dout<2>, inlatch_dout<3>, inlatch_dout<4>, inlatch_dout<5>, inlatch_dout<6>, inlatch_dout<7>, outlatch_dout<0>, outlatch_dout<1>, outlatch_dout<2>, outlatch_dout<3>, outlatch_dout<4>, outlatch_dout<5>, outlatch_dout<6>, outlatch_dout<7>, ram1_mux_dout<0>, ram1_mux_dout<1>, ram1_mux_dout<2>, ram1_mux_dout<3>, ram1_mux_dout<4>, ram1_mux_dout<5>, ram1_mux_dout<6>, ram1_mux_dout<7>.

Optimizing unit <PCFG_TOP> ...

Optimizing unit <TW_8254_CNT> ...

Optimizing unit <RemController> ...

Optimizing unit <DACcnt> ...

Optimizing unit <CompSub> ...

Optimizing unit <TOP_8254> ...

Optimizing unit <signal_controller> ...

Optimizing unit <Averager> ...
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_UD> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_wr_L> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_wr_M> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_D_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT3_U_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_wr_wait> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_mode> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_15> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_REG_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT1/s_CNT2_15> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_UD> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_wr_L> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_wr_M> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_D_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT3_U_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_wr_wait> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_mode> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_15> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_REG_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_10> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_13> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_11> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_12> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_14> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <clk_gen/CNT2/s_CNT2_15> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_0> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_1> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_2> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_3> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_4> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_5> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_6> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_7> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_8> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_9> of sequential type is unconnected in block <PCFG_TOP>.
WARNING:Xst:2677 - Node <sig_controller/adremctr/s_Reg_10> of sequential type is unconnected in block <PCFG_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_0> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_0> <avg_module/cns3/s_divisor_0> <avg_module/cns4/s_divisor_0> <avg_module/cns5/s_divisor_0> <avg_module/cns6/s_divisor_0> <avg_module/cns7/s_divisor_0> <avg_module/cns8/s_divisor_0> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_1> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_1> <avg_module/cns3/s_divisor_1> <avg_module/cns4/s_divisor_1> <avg_module/cns5/s_divisor_1> <avg_module/cns6/s_divisor_1> <avg_module/cns7/s_divisor_1> <avg_module/cns8/s_divisor_1> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_2> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_2> <avg_module/cns3/s_divisor_2> <avg_module/cns4/s_divisor_2> <avg_module/cns5/s_divisor_2> <avg_module/cns6/s_divisor_2> <avg_module/cns7/s_divisor_2> <avg_module/cns8/s_divisor_2> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_3> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_3> <avg_module/cns3/s_divisor_3> <avg_module/cns4/s_divisor_3> <avg_module/cns5/s_divisor_3> <avg_module/cns6/s_divisor_3> <avg_module/cns7/s_divisor_3> <avg_module/cns8/s_divisor_3> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_4> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_4> <avg_module/cns3/s_divisor_4> <avg_module/cns4/s_divisor_4> <avg_module/cns5/s_divisor_4> <avg_module/cns6/s_divisor_4> <avg_module/cns7/s_divisor_4> <avg_module/cns8/s_divisor_4> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_5> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_5> <avg_module/cns3/s_divisor_5> <avg_module/cns4/s_divisor_5> <avg_module/cns5/s_divisor_5> <avg_module/cns6/s_divisor_5> <avg_module/cns7/s_divisor_5> <avg_module/cns8/s_divisor_5> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_6> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_6> <avg_module/cns3/s_divisor_6> <avg_module/cns4/s_divisor_6> <avg_module/cns5/s_divisor_6> <avg_module/cns6/s_divisor_6> <avg_module/cns7/s_divisor_6> <avg_module/cns8/s_divisor_6> 
INFO:Xst:2261 - The FF/Latch <avg_module/cns1/s_divisor_7> in Unit <PCFG_TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <avg_module/cns2/s_divisor_7> <avg_module/cns3/s_divisor_7> <avg_module/cns4/s_divisor_7> <avg_module/cns5/s_divisor_7> <avg_module/cns6/s_divisor_7> <avg_module/cns7/s_divisor_7> <avg_module/cns8/s_divisor_7> 
Found area constraint ratio of 100 (+ 5) on block PCFG_TOP, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 373
 Flip-Flops                                            : 373

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PCFG_TOP.ngr
Top Level Output File Name         : PCFG_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 1339
#      GND                         : 9
#      INV                         : 71
#      LUT1                        : 84
#      LUT2                        : 224
#      LUT2_D                      : 1
#      LUT2_L                      : 9
#      LUT3                        : 135
#      LUT3_D                      : 8
#      LUT3_L                      : 5
#      LUT4                        : 218
#      LUT4_D                      : 21
#      LUT4_L                      : 30
#      MUXCY                       : 297
#      MUXF5                       : 20
#      VCC                         : 1
#      XORCY                       : 206
# FlipFlops/Latches                : 373
#      FD                          : 141
#      FDCE                        : 32
#      FDE                         : 55
#      FDPE                        : 4
#      FDR                         : 25
#      FDRE                        : 68
#      FDRS                        : 2
#      FDS                         : 11
#      FDS_1                       : 31
#      FDSE                        : 4
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 51
#      IBUF                        : 22
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s5000fg900-4 

 Number of Slices:                      436  out of  33280     1%  
 Number of Slice Flip Flops:            365  out of  66560     0%  
 Number of 4 input LUTs:                806  out of  66560     1%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    633     8%  
    IOB Flip Flops:                       8
 Number of BRAMs:                         4  out of    104     3%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                                                                                                                                                                                                                             | Load  |
------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
m_clk                                     | IBUFG+BUFG                                                                                                                                                                                                                                        | 319   |
m_TP_1_OBUF1(clk_gen/CNT0/m_out:O)        | BUFG(*)(sram_AD/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram)| 39    |
clk_gen/CNT0/s_wr1(clk_gen/CNT0/s_wr_f5:O)| BUFG(*)(clk_gen/CNT0/s_wr_L)                                                                                                                                                                                                                      | 20    |
------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+----------------------------+-------+
Control Signal                           | Buffer(FF name)            | Load  |
-----------------------------------------+----------------------------+-------+
clk_gen_not0000(clk_gen_not00001_INV_0:O)| NONE(clk_gen/CNT0/s_CNT2_0)| 36    |
-----------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.259ns (Maximum Frequency: 97.475MHz)
   Minimum input arrival time before clock: 6.845ns
   Maximum output required time after clock: 14.413ns
   Maximum combinational path delay: 9.309ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_clk'
  Clock period: 10.259ns (frequency: 97.475MHz)
  Total number of paths / destination ports: 10845 / 599
-------------------------------------------------------------------------
Delay:               10.259ns (Levels of Logic = 6)
  Source:            sig_controller/t_ps_FSM_FFd6 (FF)
  Destination:       sram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram (RAM)
  Source Clock:      m_clk rising
  Destination Clock: m_clk rising

  Data Path: sig_controller/t_ps_FSM_FFd6 to sram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.720   1.443  sig_controller/t_ps_FSM_FFd6 (sig_controller/t_ps_FSM_FFd6)
     LUT4:I3->O            2   0.551   1.072  sig_controller/s_ena139 (sig_controller/s_ena139)
     LUT2_D:I1->O          2   0.551   0.903  sig_controller/s_ena1310 (sig_controller/s_ena1_bdd2)
     LUT4_D:I3->O         11   0.551   1.212  sig_controller/s_ram1_mux_sel<0>120_1 (sig_controller/s_ram1_mux_sel<0>120)
     LUT3:I2->O            1   0.551   0.869  ram1_mux_dout<6>LogicTrst3 (ram1_mux_dout<6>LogicTrst3)
     LUT4:I2->O            1   0.551   0.801  ram1_mux_dout<6>LogicTrst22 (ram1_mux_dout<6>)
     begin scope: 'sram_1'
     begin scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram'
     RAMB16:DIA6               0.484          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram
    ----------------------------------------
    Total                     10.259ns (3.959ns logic, 6.300ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_TP_1_OBUF1'
  Clock period: 7.613ns (frequency: 131.354MHz)
  Total number of paths / destination ports: 393 / 52
-------------------------------------------------------------------------
Delay:               7.613ns (Levels of Logic = 13)
  Source:            sig_controller/dac_ctr/s_cnt_0 (FF)
  Destination:       sig_controller/dac_ctr/s_cnt_0 (FF)
  Source Clock:      m_TP_1_OBUF1 rising
  Destination Clock: m_TP_1_OBUF1 rising

  Data Path: sig_controller/dac_ctr/s_cnt_0 to sig_controller/dac_ctr/s_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  sig_controller/dac_ctr/s_cnt_0 (sig_controller/dac_ctr/s_cnt_0)
     LUT2:I0->O            1   0.551   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_lut<0> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<0> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<1> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<2> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<3> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<4> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<5> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<6> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<7> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<8> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<9> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.303   0.996  sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<10> (sig_controller/dac_ctr/Mcompar_s_comp_cmp_lt0000_cy<10>)
     LUT2:I1->O           11   0.551   1.144  sig_controller/dac_ctr/s_cnt_not00011 (sig_controller/dac_ctr/s_cnt_not0001)
     FDR:R                     1.026          sig_controller/dac_ctr/s_cnt_0
    ----------------------------------------
    Total                      7.613ns (4.227ns logic, 3.386ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/CNT0/s_wr1'
  Clock period: 4.202ns (frequency: 237.982MHz)
  Total number of paths / destination ports: 51 / 17
-------------------------------------------------------------------------
Delay:               4.202ns (Levels of Logic = 1)
  Source:            clk_gen/CNT0/s_wr_L (FF)
  Destination:       clk_gen/CNT0/s_REG_10 (FF)
  Source Clock:      clk_gen/CNT0/s_wr1 rising
  Destination Clock: clk_gen/CNT0/s_wr1 rising

  Data Path: clk_gen/CNT0/s_wr_L to clk_gen/CNT0/s_REG_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   1.246  clk_gen/CNT0/s_wr_L (clk_gen/CNT0/s_wr_L)
     LUT4:I0->O            8   0.551   1.083  clk_gen/CNT0/s_REG_10_not00011 (clk_gen/CNT0/s_REG_10_not0001)
     FDCE:CE                   0.602          clk_gen/CNT0/s_REG_10
    ----------------------------------------
    Total                      4.202ns (1.873ns logic, 2.329ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_clk'
  Total number of paths / destination ports: 167 / 113
-------------------------------------------------------------------------
Offset:              6.845ns (Levels of Logic = 3)
  Source:            m_reset_b (PAD)
  Destination:       clk_gen/CNT0/s_CNT3_U_0 (FF)
  Destination Clock: m_clk falling

  Data Path: m_reset_b to clk_gen/CNT0/s_CNT3_U_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.821   1.256  m_reset_b_IBUF (m_reset_b_IBUF)
     LUT4_D:I2->O         25   0.551   1.839  clk_gen/CNT0/s_CNT3_D_mux0004<14>18 (clk_gen/CNT0/N4)
     LUT4:I3->O            1   0.551   0.801  clk_gen/CNT0/s_CNT3_U_mux0000<7>14 (clk_gen/CNT0/s_CNT3_U_mux0000<7>14)
     FDS_1:S                   1.026          clk_gen/CNT0/s_CNT3_U_6
    ----------------------------------------
    Total                      6.845ns (2.949ns logic, 3.896ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_TP_1_OBUF1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            m_ADC_data<0> (PAD)
  Destination:       ad_latch_dout_0 (FF)
  Destination Clock: m_TP_1_OBUF1 rising

  Data Path: m_ADC_data<0> to ad_latch_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  m_ADC_data_0_IBUF (m_ADC_data_0_IBUF)
     FD:D                      0.203          ad_latch_dout_0
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/CNT0/s_wr1'
  Total number of paths / destination ports: 51 / 3
-------------------------------------------------------------------------
Offset:              12.556ns (Levels of Logic = 4)
  Source:            clk_gen/CNT0/s_REG_14 (FF)
  Destination:       m_AD9283_clk (PAD)
  Source Clock:      clk_gen/CNT0/s_wr1 rising

  Data Path: clk_gen/CNT0/s_REG_14 to m_AD9283_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.720   1.342  clk_gen/CNT0/s_REG_14 (clk_gen/CNT0/s_REG_14)
     LUT4:I0->O            1   0.551   1.140  clk_gen/CNT0/s_out2_or000012 (clk_gen/CNT0/s_out2_or000012)
     LUT4:I0->O            1   0.551   1.140  clk_gen/CNT0/s_out2_or000071 (clk_gen/CNT0/s_out2_or0000)
     LUT4:I0->O            4   0.551   0.917  clk_gen/CNT0/m_out (m_TP_1_OBUF1)
     OBUF:I->O                 5.644          m_AD9283_clk_OBUF (m_AD9283_clk)
    ----------------------------------------
    Total                     12.556ns (8.017ns logic, 4.539ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_clk'
  Total number of paths / destination ports: 83 / 11
-------------------------------------------------------------------------
Offset:              14.413ns (Levels of Logic = 5)
  Source:            clk_gen/CNT0/s_CNT2_1 (FF)
  Destination:       m_AD9283_clk (PAD)
  Source Clock:      m_clk falling

  Data Path: clk_gen/CNT0/s_CNT2_1 to m_AD9283_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  clk_gen/CNT0/s_CNT2_1 (clk_gen/CNT0/s_CNT2_1)
     LUT4:I0->O            1   0.551   1.140  clk_gen/CNT0/s_CNT2_cmp_eq000011 (clk_gen/CNT0/s_CNT2_cmp_eq000011)
     LUT4_D:I0->O         16   0.551   1.576  clk_gen/CNT0/s_CNT2_cmp_eq000075 (clk_gen/CNT0/s_CNT2_cmp_eq0000)
     LUT3:I0->O            1   0.551   0.996  clk_gen/CNT0/m_out_SW0 (N35)
     LUT4:I1->O            4   0.551   0.917  clk_gen/CNT0/m_out (m_TP_1_OBUF1)
     OBUF:I->O                 5.644          m_AD9283_clk_OBUF (m_AD9283_clk)
    ----------------------------------------
    Total                     14.413ns (8.568ns logic, 5.845ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_TP_1_OBUF1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            da_latch_dout_7 (FF)
  Destination:       m_DAC_data<7> (PAD)
  Source Clock:      m_TP_1_OBUF1 rising

  Data Path: da_latch_dout_7 to m_DAC_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.720   0.801  da_latch_dout_7 (da_latch_dout_7)
     OBUF:I->O                 5.644          m_DAC_data_7_OBUF (m_DAC_data<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               9.309ns (Levels of Logic = 3)
  Source:            m_clk (PAD)
  Destination:       m_AD9283_clk (PAD)

  Data Path: m_clk to m_AD9283_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            3   1.222   0.975  s_clk_g (m_TP_0_OBUF1)
     LUT4:I2->O            4   0.551   0.917  clk_gen/CNT0/m_out (m_TP_1_OBUF1)
     OBUF:I->O                 5.644          m_AD9283_clk_OBUF (m_AD9283_clk)
    ----------------------------------------
    Total                      9.309ns (7.417ns logic, 1.892ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.94 secs
 
--> 

Total memory usage is 4583596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  202 (   0 filtered)
Number of infos    :   15 (   0 filtered)

