\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\doxysection{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


UTILS PLL structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UTILS PLL structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

Division factor for PLL VCO input clock. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_m___d_i_v}{PLL division factor}}

This feature can be modified afterwards using unitary function \mbox{\hyperlink{group___r_c_c___l_l___e_f___p_l_l_ga2750df8ba57b39f426e73de366444bd2}{LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS()}}. \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 8 and Max\+\_\+\+Data = 86

This feature can be modified afterwards using unitary function \mbox{\hyperlink{group___r_c_c___l_l___e_f___p_l_l_ga2750df8ba57b39f426e73de366444bd2}{LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS()}}. \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLR@{PLLR}}
\index{PLLR@{PLLR}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLR}{PLLR}}
{\footnotesize\ttfamily uint32\+\_\+t PLLR}

Division for the main system clock. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v}{PLL division factor (PLLR)}}

This feature can be modified afterwards using unitary function \mbox{\hyperlink{group___r_c_c___l_l___e_f___p_l_l_ga2750df8ba57b39f426e73de366444bd2}{LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS()}}. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32g4xx__ll__utils_8h}{stm32g4xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
