0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.sim/sim_1/impl/timing/xsim/tb_BCD_counter_top_time_impl.v,1587211393,verilog,,D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sim_1/new/tb_BCD_counter_top.v,,BCD_counter_top;glbl,,,,,,,,
D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sim_1/new/tb_BCD_counter_top.v,1587204013,verilog,,,,tb_BCD_counter_top,,,,,,,,
