https://scholar.google.com/citations?hl=en&user=B8O_SVkAAAAJ
Total Citations = 27184

1. The SimpleScalar tool set, version 2.0
Citations:4047
Authors: D Burger, TM Austin
Publication: ACM SIGARCH computer architecture news 25 (3), 13-25

2. MiBench: A free, commercially representative embedded benchmark suite
Citations:3707
Authors: MR Guthaus, JS Ringenberg, D Ernst, TM Austin, T Mudge, RB Brown
Publication: Proceedings of the Fourth Annual IEEE International Workshop on Workload …

3. Rechnerarchitektur: von der digitalen Logik zum Parallelrechner
Citations:2109
Authors: AS Tanenbaum, T Austin
Publication: Pearson Deutschland GmbH

4. SimpleScalar: An infrastructure for computer system modeling
Citations:2043
Authors: T Austin, E Larson, D Ernst
Publication: Computer, 59-67

5. Razor: A low-power pipeline based on circuit-level timing speculation
Citations:1401
Authors: D Ernst, NS Kim, S Das, S Pant, R Rao, T Pham, C Ziesler, D Blaauw, ...
Publication: Proceedings of the 36th annual IEEE/ACM International Symposium on …

6. Leakage Current: Moore
Citations:1315
Authors: NS Kim, T Austin, D Blaauw, T Mudge, JS Hu, MJ Irwin, M Kandemir, ...
Publication: computer, 68-75

7. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor
Citations:973
Authors: SS Mukherjee, C Weaver, J Emer, SK Reinhardt, T Austin
Publication: Proceedings. 36th Annual IEEE/ACM International Symposium on …

8. DIVA: A reliable substrate for deep submicron microarchitecture design
Citations:896
Authors: TM Austin
Publication: MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on …

9. Evaluating future microprocessors: The simplescalar tool set
Citations:832
Authors: D Burger, TM Austin, S Bennett
Publication: University of Wisconsin-Madison Department of Computer Sciences

10. Efficient detection of all pointer and array access errors
Citations:532
Authors: TM Austin, SE Breach, GS Sohi
Publication: ACM SIGPLAN Notices 29 (6), 290-301

11. A self-tuning DVS processor using delay-error detection and correction
Citations:483
Authors: S Das, D Roberts, S Lee, S Pant, D Blaauw, T Austin, K Flautner, T Mudge
Publication: IEEE Journal of Solid-State Circuits 41 (4), 792-804

12. Razor: circuit-level correction of timing errors for low-power operation
Citations:415
Authors: D Ernst, S Das, S Lee, D Blaauw, T Austin, T Mudge, NS Kim, K Flautner
Publication: IEEE Micro 24 (6), 10-20

13. Cache-conscious data placement
Citations:347
Authors: B Calder, C Krintz, S John, T Austin
Publication: ACM SIGPLAN Notices 33 (11), 139-149

14. Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit …
Citations:333
Authors: D Ernst, NS Kim
Publication: Proceedings of the 36th annual IEEE/ACM International Symposium on …

15. A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency
Citations:230
Authors: B Zhai, L Nazhandali, J Olson, A Reeves, M Minuth, R Helfand, S Pant, ...
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 154-155

16. Dynamic dependency analysis of ordinary programs
Citations:223
Authors: TM Austin, GS Sohi
Publication: [1992] Proceedings the 19th Annual International Symposium on Computer …

17. BulletProof: A defect-tolerant CMP switch architecture
Citations:207
Authors: K Constantinides, S Plaza, J Blome, B Zhang, V Bertacco, S Mahlke, ...
Publication: The Twelfth International Symposium on High-Performance Computer …

18. CryptoManiac: a fast flexible architecture for secure communication
Citations:201
Authors: L Wu, C Weaver, T Austin
Publication: Proceedings 28th Annual International Symposium on Computer Architecture …

19. Making typical silicon matter with razor
Citations:195
Authors: T Austin, D Blaauw, T Mudge, K Flautner
Publication: Computer 37 (3), 57-65

20. Energy-efficient subthreshold processor design
Citations:187
Authors: B Zhai, S Pant, L Nazhandali, S Hanson, J Olson, A Reeves, M Minuth, ...
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (8 …

21. Opportunities and challenges for better than worst-case design
Citations:175
Authors: T Austin, V Bertacco, D Blaauw, T Mudge
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference, 2-7

22. Architectural support for fast symmetric-key cryptography
Citations:175
Authors: J Burke, J McDonald, T Austin
Publication: ACM SIGOPS Operating Systems Review 34 (5), 178-189

23. Reliable systems on unreliable fabrics
Citations:174
Authors: T Austin, V Bertacco, S Mahlke, Y Cao
Publication: IEEE Design & Test of Computers 25 (4), 322-332

24. A fault tolerant approach to microprocessor design
Citations:168
Authors: C Weaver, T Austin
Publication: 2001 International Conference on Dependable Systems and Networks, 411-420

25. Exploring variability and performance in a sub-200-mV processor
Citations:163
Authors: S Hanson, B Zhai, M Seok, B Cline, K Zhou, M Singhal, M Minuth, J Olson, ...
Publication: IEEE Journal of Solid-State Circuits 43 (4), 881-891

26. Improving the accuracy and performance of memory communication through renaming
Citations:163
Authors: GS Tyson, TM Austin
Publication: Proceedings of the 30th annual ACM/IEEE international symposium on …

27. Ultra low-cost defect protection for microprocessor pipelines
Citations:160
Authors: S Shyam, K Constantinides, S Phadke, V Bertacco, T Austin
Publication: ACM Sigplan Notices 41 (11), 73-82

28. Austin. The simplescalar tool set
Citations:147
Authors: D Burger, M Todd
Publication: Version 2.0. Technical Report 1342, University of Wisconsin

29. 1 L. Badger, DF Sterne, DL Sherman, KM Walker, and SA Haghighat. A Domain and Type Enforcement UNIX Prototype. In Proceedings of the 1995 USENIX Security Symposium, 1995. Also …
Citations:142
Authors: T Jaeger
Publication: ACM Transactions on Information and System Security (TISSEC) 5, 4

30. Sim-alpha: a validated, execution-driven Alpha 21264 simulator
Citations:136
Authors: R Desikan, D Burger, SW Keckler, T Austin
Publication: CS Dept., University of Texas at Austin, Tech. Rep. TR-01-23

31. Zero-cycle loads: Microarchitecture support for reducing load latency
Citations:132
Authors: TM Austin, GS Sohi
Publication: Proceedings of the 28th annual international symposium on Microarchitecture …

32. A scalable front-end architecture for fast instruction delivery
Citations:129
Authors: G Reinman, T Austin, B Calder
Publication: ACM SIGARCH Computer Architecture News 27 (2), 234-245

33. Efficient dynamic scheduling through tag elimination
Citations:126
Authors: D Ernst, T Austin
Publication: Proceedings 29th Annual International Symposium on Computer Architecture, 37-46

34. Software-based online detection of hardware defects mechanisms, architectural support, and evaluation
Citations:119
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: Proceedings of the 40th Annual IEEE/ACM International Symposium on …

35. On high-bandwidth data cache design for multi-issue processors
Citations:115
Authors: JA Rivers, GS Tyson, ES Davidson, TM Austin
Publication: Proceedings of the 30th annual ACM/IEEE international symposium on …

36. Energy optimization of subthreshold-voltage sensor network processors
Citations:113
Authors: L Nazhandali, B Zhai, A Olson, A Reeves, M Minuth, R Helfand, S Pant, ...
Publication: 32nd International Symposium on Computer Architecture (ISCA'05), 197-207

37. A2: Analog malicious hardware
Citations:108
Authors: K Yang, M Hicks, Q Dong, T Austin, D Sylvester
Publication: 2016 IEEE symposium on security and privacy (SP), 18-37

38. Fault-based attack of RSA authentication
Citations:108
Authors: A Pellegrini, V Bertacco, T Austin
Publication: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010 …

39. Method for detecting computer memory access errors
Citations:108
Authors: TM Austin
Publication: US Patent 5,644,709

40. Cyclone: A broadcast-free dynamic instruction scheduler with selective replay
Citations:106
Authors: D Ernst, A Hamel, T Austin
Publication: ACM SIGARCH Computer Architecture News 31 (2), 253-263

41. Fetch directed instruction prefetching
Citations:101
Authors: G Reinman, B Calder, T Austin
Publication: Proceedings of the 32nd annual ACM/IEEE international symposium on …

42. Shidhartha Das, Seokwoo Lee, David Blaauw, Todd Austin, Trevor Mudge, Nam Sung Kim, Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation
Citations:100
Authors: D Ernst
Publication: IEEE Micro 24 (6), 10-20

43. MASE: a novel infrastructure for detailed microarchitectural modeling.
Citations:100
Authors: E Larson, S Chatterjee, TM Austin
Publication: ISPASS 1, 9

44. Streamlining data cache access with fast address calculation
Citations:98
Authors: TM Austin, DN Pnevmatikatos, GS Sohi
Publication: ACM SIGARCH Computer Architecture News 23 (2), 369-380

45. Dynamic hammock predication for non-predicated instruction set architectures
Citations:83
Authors: A Klauser, T Austin, D Grunwald, B Calder
Publication: Proceedings. 1998 International Conference on Parallel Architectures and …

46. Performance and variability optimization strategies in a sub-200mV, 3.5 pJ/inst, 11nW subthreshold processor
Citations:82
Authors: S Hanson, B Zhai, M Seok, B Cline, K Zhou, M Singhal, M Minuth, J Olson, ...
Publication: 2007 IEEE Symposium on VLSI Circuits, 152-153

47. Measuring architectural vulnerability factors
Citations:79
Authors: SS Mukherjee, CT Weaver, J Emer, SK Reinhardt, T Austin
Publication: IEEE Micro 23 (6), 70-75

48. SenseBench: Toward an accurate evaluation of sensor network processors
Citations:78
Authors: L Nazhandali, M Minuth, T Austin
Publication: IEEE International. 2005 Proceedings of the IEEE Workload Characterization …

49. Polymorphic on-chip networks
Citations:75
Authors: MM Kim, JD Davis, M Oskin, T Austin
Publication: ACM SIGARCH Computer Architecture News 36 (3), 101-112

50. MEVBench: A mobile computer vision benchmarking suite
Citations:73
Authors: J Clemons, H Zhu, S Savarese, T Austin
Publication: 2011 IEEE international symposium on workload characterization (IISWC), 91-102

51. DIVA: A dynamic approach to microprocessor verification
Citations:71
Authors: TM Austin
Publication: Journal of Instruction-Level Parallelism 2 (5), 1-6

52. StressTest: an automatic approach to test generation via activity monitors
Citations:66
Authors: I Wagner, V Bertacco, T Austin
Publication: Proceedings of the 42nd annual Design Automation Conference, 783-788

53. CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework
Citations:65
Authors: A Pellegrini, K Constantinides, D Zhang, S Sudhakar, V Bertacco, T Austin
Publication: 2008 IEEE International Conference on Computer Design, 363-370

54. Online design bug detection: RTL analysis, flexible mechanisms, and evaluation
Citations:62
Authors: K Constantinides, O Mutlu, T Austin
Publication: Proceedings of the 41st annual IEEE/ACM International Symposium on …

55. Mobile supercomputers
Citations:62
Authors: T Austin, D Blaauw, S Mahlke, T Mudge, C Chakrabarti, W Wolf
Publication: Computer 37 (5), 81-83

56. Challenges for architectural level power modeling
Citations:61
Authors: NS Kim, T Austin, T Mudge, D Grunwald
Publication: Power aware computing, 317-337

57. High-bandwidth address translation for multiple-issue processors
Citations:60
Authors: TM Austin, GS Sohi
Publication: ACM SIGARCH Computer Architecture News 24 (2), 158-167

58. Shielding against design flaws with field repairable control logic
Citations:57
Authors: I Wagner, V Bertacco, T Austin
Publication: Proceedings of the 43rd annual Design Automation Conference, 344-347

59. ANVIL: Software-based protection against next-generation rowhammer attacks
Citations:56
Authors: ZB Aweke, SF Yitbarek, R Qiao, R Das, M Hicks, Y Oren, T Austin
Publication: ACM SIGPLAN Notices 51 (4), 743-755

60. Microprocessor verification via feedback-adjusted Markov models
Citations:56
Authors: I Wagner, V Bertacco, T Austin
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

61. Performance simulation tools
Citations:56
Authors: SS Mukherjee, SV Adve, T Austin, J Emer, PS Magnusson
Publication: Computer, 38-39

62. Efficient checker processor design
Citations:52
Authors: S Chatterjee, C Weaver, T Austin
Publication: Proceedings 33rd Annual IEEE/ACM International Symposium on …

63. Low-energy data cache using sign compression and cache line bisection
Citations:50
Authors: NS Kim, T Austin, T Mudge
Publication: Workshop on Memory Performance Issues

64. Optimizations enabled by a decoupled front-end architecture
Citations:50
Authors: G Reinman, B Calder, T Austin
Publication: IEEE Transactions on Computers 50 (4), 338-355

65. Error detection and recovery within processing stages of an integrated circuit
Citations:49
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge
Publication: US Patent 7,278,080

66. Systematic and random error detection and recovery within processing stages of an integrated circuit
Citations:48
Authors: TN Mudge, TM Austin, DT Blaauw, K Flautner
Publication: US Patent 7,162,661

67. A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution
Citations:46
Authors: L Nazhandali, M Minuth, B Zhai, J Olson, T Austin, D Blaauw
Publication: Proceedings of the 2005 international conference on Compilers, architectures …

68. Reducing pipeline energy demands with local DVS and dynamic retiming
Citations:45
Authors: S Lee, S Das, T Pham, T Austin, D Blaauw, T Mudge
Publication: Proceedings of the 2004 international symposium on Low power electronics and …

69. SimpleScalar Tutorial (for tool set release 2.0)
Citations:43
Authors: T Austin, D Burger
Publication: SimpleScalar LCC

70. EFFEX: an embedded processor for computer vision based feature extraction
Citations:42
Authors: J Clemons, A Jones, R Perricone, S Savarese, T Austin
Publication: 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 1020-1025

71. Architectural optimizations for low-power, real-time speech recognition
Citations:40
Authors: R Krishna, S Mahlke, T Austin
Publication: Proceedings of the 2003 international conference on Compilers, architecture …

72. The simplescalar tool set
Citations:40
Authors: T Austin, D Burger
Publication: University of Wisconsin CS Department, Technical Report

73. Demand-driven software race detection using hardware performance counters
Citations:39
Authors: JL Greathouse, Z Ma, MI Frank, R Peri, T Austin
Publication: ACM SIGARCH Computer Architecture News 39 (3), 165-176

74. A User’s and Hacker’s Guide to the SimpleScalar Architectural Research Tool Set
Citations:39
Authors: TM Austin
Publication: Intel MicroComputer Research Labs

75. The pointer-intensive benchmark suite
Citations:37
Authors: T Austin
Publication: University of Wisconsin, Madison, Web site: http://pages. cs. wisc. edu …

76. Image data transfer architecture and method for an electronic reprographic machine
Citations:37
Authors: DL Wegeng, JC Carter, JW Ward, TG Beaman, GC Sosinski, TM Austin
Publication: US Patent 5,420,696

77. A flexible software-based framework for online detection of hardware defects
Citations:36
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: IEEE Transactions on Computers 58 (8), 1063-1079

78. Low-cost protection for SER upsets and silicon defects
Citations:34
Authors: M Mehrara, M Attariyan, S Shyam, K Constantinides, V Bertacco, T Austin
Publication: 2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6

79. CrashTest'ing SWAT: accurate, gate-level evaluation of symptom-based resiliency solutions
Citations:32
Authors: A Pellegrini, R Smolinski, L Chen, X Fu, SKS Hari, J Jiang, SV Adve, ...
Publication: Proceedings of the conference on design, automation and test in Europe, 1106 …

80. The SimpleScalar tool set, version 2.0
Citations:32
Authors: T Austin, D Burger
Publication: University of Wisconsin-Madison Computer Sciences Department Technical …

81. Regaining lost cycles with HotCalls: A fast interface for SGX secure enclaves
Citations:30
Authors: O Weisse, V Bertacco, T Austin
Publication: ACM SIGARCH Computer Architecture News 45 (2), 81-93

82. A case for unlimited watchpoints
Citations:29
Authors: JL Greathouse, H Xin, Y Luo, T Austin
Publication: ACM SIGARCH Computer Architecture News 40 (1), 159-172

83. Microarchitectural power modeling techniques for deep sub-micron microprocessors
Citations:29
Authors: NS Kim, T Kgil, V Bertacco, T Austin, T Mudge
Publication: Proceedings of the 2004 international symposium on Low power electronics and …

84. Compiler controlled value prediction using branch predictor based confidence
Citations:29
Authors: E Larson, T Austin
Publication: Proceedings 33rd Annual IEEE/ACM International Symposium on …

85. Microprocessor and method for detecting faults therein
Citations:28
Authors: V Bertacco, TM Austin, S Shyam, K Constantinides, S Phadke
Publication: US Patent 7,966,538

86. Customized silicon chips produced using dynamically configurable polymorphic network
Citations:28
Authors: M Mercaldi-Kim, M Oskin, J Davis, T Austin, M Mehrara
Publication: US Patent 7,598,766

87. Data retention latch provision within integrated circuits
Citations:28
Authors: TN Mudge, TM Austin, DT Blaauw, K Flautner
Publication: US Patent 7,310,755

88. Evaluating future microprocessors: the simplescalar toolset. University of Wisconsin-Madison
Citations:28
Authors: D Burger, T Austin, S Bennet
Publication: Computer Science Department Tech. Report CS-TR-1308

89. Challenges in processor modeling and validation [Guest Editors' introduction]
Citations:28
Authors: P Bose, TM Conte, TM Austin
Publication: IEEE Micro 19 (3), 9-14

90. Data cache fast address calculation system and method
Citations:28
Authors: TM Austin, DN Pnevmatikatos, GS Sohi
Publication: US Patent 5,860,151

91. Creating a mixed-signal simulation capability for concurrent IC design and test program development
Citations:28
Authors: T Austin
Publication: Proceedings of IEEE International Test Conference-(ITC), 125-132

92. The reference manual for the Sim-Panalyzer version 2.0
Citations:27
Authors: T Mudge, T Austin, D Grunwald
Publication: 

93. Scalable hybrid verification of complex microprocessors
Citations:27
Authors: M Mneimneh, F Aloul, C Weaver, S Chatterjee, K Sakallah, T Austin
Publication: Proceedings of the 38th Design Automation Conference (IEEE Cat. No …

94. Deployment of better than worst-case design: Solutions and needs
Citations:26
Authors: T Austin, V Bertacco
Publication: 2005 International Conference on Computer Design, 550-555

95. Exploiting selective placement for low-cost memory protection
Citations:25
Authors: M Mehrara, T Austin
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 5 (3), 14

96. Error analysis for the support of robust voltage scaling
Citations:25
Authors: D Roberts, T Austin, D Blauww, T Mudge, K Flautner
Publication: Sixth international symposium on quality electronic design (isqed'05), 65-70

97. System and method of analyzing interpreted programs
Citations:23
Authors: B Calder, T Austin, D Yang, T Sherwood
Publication: US Patent 7,475,394

98. Memory system having fast and slow data reading mechanisms
Citations:23
Authors: TN Mudge, TM Austin, DT Blaauw, DM Sylvester, K Flautner
Publication: US Patent 6,944,067

99. Recovery from errors in a data processing apparatus
Citations:20
Authors: S Lee, TM Austin
Publication: US Patent 7,401,273

100. Using field-repairable control logic to correct design errors in microprocessors
Citations:19
Authors: I Wagner, V Bertacco, T Austin
Publication: IEEE Transactions on computer-aided design of integrated circuits and …

101. Testudo: Heavyweight security analysis via statistical sampling
Citations:18
Authors: JL Greathouse, I Wagner, DA Ramos, G Bhatnagar, T Austin, V Bertacco, ...
Publication: 2008 41st IEEE/ACM International Symposium on Microarchitecture, 117-128

102. DVS for on-chip bus designs based on timing error correction
Citations:18
Authors: H Kaul, D Sylvester, D Blaauw, T Mudge, T Austin
Publication: Proceedings of the conference on Design, Automation and Test in Europe …

103. The simplescalar architectural research tool set
Citations:18
Authors: T Austin, D Burger, G Sohi, M Franklin, S Breach, K Skadron
Publication: fttp://www. cs. wisc. edu/~ mscalar/simplescalar. html, Rel 2

104. Dynamic test emulation for EDA-based mixed-signal test development automation
Citations:18
Authors: JQ Xia, T Austin, N Khouzam
Publication: Proceedings of 1995 IEEE International Test Conference (ITC), 761-770

105. Exploring specialized near-memory processing for data intensive operations
Citations:16
Authors: SF Yitbarek, T Yang, R Das, T Austin
Publication: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …

106. Error recover within processing stages of an integrated circuit
Citations:16
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge
Publication: US Patent 8,407,537

107. Insights into the memory demands of speech recognition algorithms
Citations:16
Authors: R Krishna, S Mahlke, T Austin
Publication: ACM/IEEE 2nd Annual Workshop on Memory Performance Issues

108. Mibench: A free, commercially representative embedded benchmark suite. 4th workshop on workload characterization
Citations:16
Authors: MR Guthaus, JS Ringenberg, D Ernst, TM Austin, T Mudge, RB Brown
Publication: Austin, TX, Dec

109. When good protections go bad: Exploiting anti-DoS measures to accelerate Rowhammer attacks
Citations:15
Authors: MT Aga, ZB Aweke, T Austin
Publication: 2017 IEEE International Symposium on Hardware Oriented Security and Trust …

110. Error recovery within processing stages of an integrated circuit
Citations:15
Authors: DT Blaauw, S Das, TM Austin
Publication: US Patent 8,060,814

111. Assessing SEU vulnerability via circuit-level timing analysis
Citations:15
Authors: K Constantinides, S Plaza, J Blome, B Zhang, V Bertacco, S Mahlke, ...
Publication: Ann Arbor 1001, 48109

112. Memory system design space exploration for low-power, real-time speech recognition
Citations:15
Authors: R Krishna, S Mahlke, T Austin
Publication: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware …

113. SimpleScalar LLC
Citations:15
Authors: T Austin
Publication: URL http://www. simplescalar. com

114. The SimpleScalar tool set, version 2.0
Citations:15
Authors: B Doug, M Austin Todd
Publication: University of Wisconsin-Madison Computer Science Department Technical Report …

115. Cold boot attacks are still hot: Security analysis of memory scramblers in modern processors
Citations:14
Authors: SF Yitbarek, MT Aga, R Das, T Austin
Publication: 2017 IEEE International Symposium on High Performance Computer Architecture …

116. Getting in control of your control flow with control-data isolation
Citations:14
Authors: W Arthur, B Mehne, R Das, T Austin
Publication: Proceedings of the 13th Annual IEEE/ACM International Symposium on Code …

117. The case for microarchitectural awareness of lifetime reliability
Citations:14
Authors: J Srinivasan, SV Adve, P Bose, JA Rivers
Publication: Proc. of the 31st Annual Intl. Symp. on Comp. Arch

118. Classifying load and store instructions for memory renaming
Citations:14
Authors: G Reinman, B Calder, D Tullsen, G Tyson, T Austin
Publication: International Conference on Supercomputing, 399-407

119. Tetra: evaluation of serial program performance on fine-grain parallel processors
Citations:14
Authors: TM Austin, GS Sohi
Publication: University of Wisconsin-Madison Department of Computer Sciences

120. EVA: an efficient vision architecture for mobile systems
Citations:13
Authors: J Clemons, A Pellegrini, S Savarese, T Austin
Publication: Proceedings of the 2013 International Conference on Compilers, Architectures …

121. Architectural implications of brick and mortar silicon manufacturing
Citations:13
Authors: MM Kim, M Mehrara, M Oskin, T Austin
Publication: ACM SIGARCH Computer Architecture News 35 (2), 244-253

122. Effective support of simulation in computer architecture instruction
Citations:13
Authors: CT Weaver, E Larson, T Austin
Publication: Proceedings of the 2002 workshop on Computer architecture education: Held in …

123. High performance and energy efficient serial prefetch architecture
Citations:13
Authors: G Reinman, B Calder, T Austin
Publication: International Symposium on High Performance Computing, 146-159

124. Performance analysis using pipeline visualization.
Citations:13
Authors: CT Weaver, KC Barr, E Marsman, D Ernst, TM Austin
Publication: ISPASS, 18-21

125. Error recovery within integrated circuit
Citations:12
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge, D Bull
Publication: US Patent 8,650,470

126. Highly scalable distributed dataflow analysis
Citations:12
Authors: JL Greathouse, C LeBlanc, T Austin, V Bertacco
Publication: International Symposium on Code Generation and Optimization (CGO 2011), 277-288

127. What input-language is the best choice for high level synthesis (HLS)?
Citations:12
Authors: D Gajski, T Austin, S Svoboda
Publication: Proceedings of the 47th Design Automation Conference, 857-858

128. Circuit-aware architectural simulation
Citations:12
Authors: S Lee, S Das, V Bertacco, T Austin, D Blaauw, T Mudge
Publication: Proceedings of the 41st annual Design Automation Conference, 305-310

129. The SimpleScalar-Arm power modeling project
Citations:12
Authors: T Mudge, T Austin, D Grunwald
Publication: 

130. Austin, and Steve Bennett
Citations:12
Authors: D Burger, M Todd
Publication: Evaluating Future Microprocessors: The Simplescalar Tool Set, UW-Madison …

131. Recent extensions to the simplescalar tool suite
Citations:11
Authors: D Burger, TM Austin, SW Keckler
Publication: ACM SIGMETRICS Performance Evaluation Review 31 (4), 4-7

132. Memory renaming: Fast, early and accurate processing of memory communication
Citations:11
Authors: GS Tyson, TM Austin
Publication: International Journal of Parallel Programming 27 (5), 357-380

133. Profile guided load marking for memory renaming
Citations:11
Authors: G Reinman, B Calder, D Tullsen, G Tyson, T Austin
Publication: University of California, San Diego, Technical Report UCSDCS98-T93

134. Simplescalar
Citations:11
Authors: T Austin
Publication: http://www. simplescalar. com

135. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin
Citations:11
Authors: DC Burger, M Todd
Publication: Madison Tech. Report

136. Shidhartha Das, Toan Pham, Todd Austin, David Blaauw, Trevor Mudge, Reducing pipeline energy demands with local DVS and dynamic retiming
Citations:10
Authors: S Lee
Publication: Proceedings of the 2004 international symposium on Low power electronics and …

137. Efficient software decoder design
Citations:10
Authors: R Krishna, T Austin
Publication: IEEE Computer Society Technical Committee on Computer Architecture Newsletter

138. The mase microarchitecture simulation environment
Citations:10
Authors: E Larson, S Chatterjee, T Austin
Publication: Proceedings of the 2001 International Symposium on Performance Analysis of …

139. Thesimplescalartoolset, version2. 0
Citations:10
Authors: ATM BurgerD
Publication: DepartmentofComputerScience, UniversityofWisconsin Madison: TechnicalReport …

140. Hardware and software mechanisms for reducing load latency
Citations:10
Authors: TM Austin
Publication: University of Wisconsin-Madison Department of Computer Sciences

141. „Faster Mixed-Signal Development Using CAD to Model IC, Package, and Test Systems “
Citations:10
Authors: T Austin, N Khouzam, JQ Xia
Publication: The First International Conference on Electronics, Circuits & Systems, 216-222

142. Architecting a reliable CMP switch architecture
Citations:9
Authors: K Constantinides, S Plaza, J Blome, V Bertacco, S Mahlke, T Austin, ...
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 4 (1), 2

143. Application specific architectures: a recipe for fast, flexible and power efficient designs
Citations:9
Authors: C Weaver, R Krishna, L Wu, T Austin
Publication: Proceedings of the 2001 international conference on Compilers, architecture …

144. Power Aware Computing, chapter Challenges for Architectural Level Power Modeling
Citations:9
Authors: NS Kim, T Austin, T Mudge, D Grunwald
Publication: Kluwer Academic

145. Remora: A dynamic self-tuning processor
Citations:8
Authors: C Weaver, F Gebara, T Austin, R Brown
Publication: University of Michigan CSE Technical Report CSE-TR-460-02

146. Structured Computer Organization Prentice Hall
Citations:8
Authors: AS Tanenbaum
Publication: Englewood Cliffs, 396

147. The SimpleScalar/ARM Toolset
Citations:8
Authors: TM Austin
Publication: http://www. eecs. umich. edu/taustin/simplescalar

148. Using introspective software-based testing for post-silicon debug and repair
Citations:7
Authors: K Constantinides, T Austin
Publication: Proceedings of the 47th Design Automation Conference, 537-542

149. Integrated circuit with error correction mechanisms to offset narrow tolerancing
Citations:7
Authors: K Flautner, DM Bull, TM Austin, DT Blaauw, TN Mudge
Publication: US Patent 7,701,240

150. Bitraker Anvil: Binary instrumentation for rapid creation of simulation and workload analysis tools
Citations:7
Authors: B Calder, T Austin, D Yang, T Sherwood, S Sair, D Newquist, T Cusac
Publication: Proceedings of Global Signal Processing (GSPx) Conference

151. MiBench: A free, commercially representative embedded benchmark suite, in Proceedings of the IEEE 4th Annual Workshop on Workload Characterization
Citations:7
Authors: M Guthaus, J Ringenberg, T Austin, T Mudge, R Brown
Publication: Austin, TX, December

152. Austin. A User’s and Hacker’s Guide to the SimpleScalar Architectural Research Tool Set
Citations:7
Authors: M Todd
Publication: 30th Annual International Symposium on Microarchitecture

153. Austin, and Steve Bennett,“Evaluating Future Microprocessors: The SimpleScalar Toolset” Technical Report CS-TR-96-1308
Citations:7
Authors: D Burger, M Todd
Publication: University of Wisconsin-Madison

154. Technique for reduced-tag dynamic scheduling and reduced-tag prediction
Citations:6
Authors: DJ Ernst, TM Austin
Publication: US Patent 7,398,375

155. Bug underground
Citations:6
Authors: V Bertacco, T Austin, I Wagner
Publication: University of Michigan.[Online]. Available: http://bug. eecs. umich. edu

156. Shidhartha Das, Sanjay Pant, Toan Pham, Rajeev Rao, Conrad Ziesler, David Blaauw, Todd Austin, Trevor Mudge, and Krisztián Flautner. Razor: A Low-Power Pipeline Based on …
Citations:6
Authors: D Ernst, NS Kim
Publication: Proc. 36th Intl. Symp. Microarch, 7-18

157. Practical selective replay for reduced-tag schedulers
Citations:6
Authors: D Ernst, T Austin
Publication: Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing, and …

158. MASE: A novel architecture for detailed microarchitectural modeling
Citations:6
Authors: E Larson, S Chatterjee, T Austin
Publication: IEEE International Symposium on Performance Analysis of Systems and Software …

159. Sim-alpha: a validated, execution-driven alpha 21264 simulator
Citations:6
Authors: RD Doug, D Burger, SW Keckler, T Austin
Publication: 

160. Breach, and Gurindar S
Citations:6
Authors: TM Austin, E Scott
Publication: Sohi. Efficient detection of all pointer and array access errors. TechnicaJ …

161. Bridging the Moore's Law Performance Gap with Innovation Scaling.
Citations:5
Authors: TM Austin
Publication: ICPE, 1

162. Reliability-aware data placement for partial memory protection in embedded processors
Citations:5
Authors: M Mehrara, T Austin
Publication: Proceedings of the 2006 workshop on Memory system performance and …

163. Memory system having fast and slow data reading mechanisms
Citations:5
Authors: TM Austin, DT Blaauw, TN Mudge, DM Sylvester, K Flautner
Publication: US Patent 7,072,229

164. Austin,\The simplescalar tool set, version 2.0," Wisconsin-Madison CS Dep
Citations:5
Authors: D Burger, M Todd
Publication: technical Report

165. Knapsack: A zero-cycle memory hierarchy component
Citations:5
Authors: TM Austin, TN Vijaykumar, GS Sohi
Publication: University of Wisconsin-Madison Department of Computer Sciences

166. Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016. ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks
Citations:5
Authors: ZB Aweke, SF Yitbarek, R Qiao
Publication: Proceedings of the 21st ACM International Conference on Architectural …

167. Analysis of microbump overheads for 2.5 d disintegrated design
Citations:4
Authors: P Ehrett, V Goyal, O Matthews, R Das, T Austin, V Bertacco
Publication: UMich. Ann Arbor Tech. Rep. CSE-TR-002-17

168. Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin
Citations:4
Authors: ZB Aweke, SF Yitbarek, R Qiao
Publication: ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks …

169. Schnauzer: Scalable profiling for likely security bug sites
Citations:4
Authors: W Arthur, B Mammo, R Rodriguez, T Austin, V Bertacco
Publication: Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation …

170. Error recovery within processing stages of an integrated circuit
Citations:4
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge
Publication: US Patent 8,185,786

171. What input-language is the best choice for high level synthesis (HLS)
Citations:4
Authors: G Dan, A Todd, S Steve
Publication: 47th ACM/IEEE Design Automation Conference (DAC), 857-858

172. Razor: a low-power pipeline based on circuit-level timing speculation
Citations:4
Authors: T Austin
Publication: Proceedings of the 19th annual symposium on Integrated circuits and systems …

173. Designing robust microarchitectures
Citations:4
Authors: TM Austin
Publication: Proceedings of the 41st annual Design Automation Conference, 78-78

174. SimpleDSP: A Fast and Flexible DSP Processor Model
Citations:4
Authors: J Ringenberg, D Oehmke, T Austin, T Mudge
Publication: Workshop on Media and Streaming Processors (MSP5) in IEEE/ACM MICRO-36, San …

175. The SimpleScalar architectural research tool set, Version 2.0
Citations:4
Authors: D Burger, T Austin
Publication: 

176. PowerAnalyzer for pocket computers
Citations:4
Authors: T Austin, T Mudge, D Grunwald
Publication: Online Article, http://www. eecs. umich. edu/lpanalyzer/pdfs …

177. Design for verification?
Citations:4
Authors: T Austin
Publication: IEEE Design & Test of Computers, 80

178. Efficient algorithms for polyhedron collision detection
Citations:4
Authors: DA Joseph, WH Plantinga
Publication: University of Wisconsin-Madison Department of Computer Sciences

179. Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, et al. Razor: A low-power pipeline based on circuit-level …
Citations:4
Authors: D Ernst, NS Kim
Publication: Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM …

180. Breach, and Gurindar S. Sohi. 1994. Efficient Detection of All Pointer and Array Access Errors
Citations:4
Authors: TM Austin, E Scott
Publication: Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language …

181. Austin. 1997. The SimpleScalar Tool Set
Citations:4
Authors: D Burger, M Todd
Publication: Version 2.0. Technical Report 1342. Computer Sciences Department, University …

182. Austin, and Doug Burger,“
Citations:4
Authors: M Todd
Publication: The SimpleScalar Tool Set, Version 2

183. MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation
Citations:3
Authors: D Lee, V Bertacco
Publication: 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture …

184. Error recovery within integrated circuit
Citations:3
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge, D Bull
Publication: US Patent 9,448,875

185. Locking down insecure indirection with hardware-based control-data isolation
Citations:3
Authors: W Arthur, S Madeka, R Das, T Austin
Publication: Proceedings of the 48th International Symposium on Microarchitecture, 115-127

186. Scene Understanding for the Visually Impaired Using Visual Sonification by Visual Feature Analysis and Auditory Signatures
Citations:3
Authors: J Clemons, Y Bao, M Bagra, T Austin, S Savarese
Publication: Journal of Vision 12 (9), 804-804

187. MVSS: Michigan Visual Sonification System
Citations:3
Authors: J Clemons, SY Bao, S Savarese, T Austin, V Sharma
Publication: 2012 IEEE International Conference on Emerging Signal Processing …

188. Microprocessor and method for detecting faults therein
Citations:3
Authors: V Bertacco, TM Austin, S Shyam, K Constantinides, S Phadke
Publication: US Patent 8,051,368

189. The potential of sampling for dynamic analysis
Citations:3
Authors: JL Greathouse, T Austin
Publication: Proceedings of the ACM SIGPLAN 6th Workshop on Programming Languages and …

190. The Phoenix Processor: A 30pW Platform for Sensor Applications
Citations:3
Authors: S Hanson, B Zhai, M Seok, B Cline, K Zhou, M Singhal, M Minuth, J Olson, ...
Publication: IEEE Symposium on VLSI Circuits (VLSI-Symp)

191. A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution
Citations:3
Authors: L Nazh, M Minuth, B Zhai, J Olson, T Austin, D Blaauw
Publication: In ACM/IEEE International Conference on Compilers, Architecture, and …

192. Doe V. Mcmaster and the Lawyer's Role in Real Estate Transactions
Citations:3
Authors: T Austin
Publication: SCL Rev. 55, 591

193. Mudge Richard B. Brown Matthew R. Guthaus, Jeffrey S. Ringenberg. Mibench: A free, commercially representative embedded benchmark suite
Citations:3
Authors: DETMA Trevor
Publication: IEEE 4th Annual Workshop on Workload Characterization

194. The SimpleScalar tool set as an instructional tool: experiences and future directions
Citations:3
Authors: TM Austin
Publication: Proceedings of the 1998 workshop on Computer architecture education, 1

195. Structured Computer Design (pp. 249-264)
Citations:3
Authors: AS Tanenbaum
Publication: Englewood Cliffs, NJ: Prentice-Hall

196. Austin. 1997. The SimpleScalar Tool Set Version 2.0
Citations:3
Authors: D Burger, M Todd
Publication: ACM SIGARCH Computer Architecture News, 13-25

197. Structured computer organization 2009
Citations:3
Authors: AS Tanenbaum
Publication: Petersburg (in Russian)

198. Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn
Citations:2
Authors: M Gallagher, L Biernacki, S Chen, ZB Aweke, SF Yitbarek, MT Aga, ...
Publication: Proceedings of the Twenty-Fourth International Conference on Architectural …

199. SWAN: mitigating hardware trojans with design ambiguity
Citations:2
Authors: T Linscott, P Ehrett, V Bertacco, T Austin
Publication: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-7

200. uSFI: Ultra-lightweight software fault isolation for IoT-class devices
Citations:2
Authors: ZB Aweke, T Austin
Publication: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …

201. Øzone: Efficient execution with zero timing leakage for modern microarchitectures
Citations:2
Authors: ZB Aweke, T Austin
Publication: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …

202. Energy efficient object detection on the mobile GP-GPU
Citations:2
Authors: FA Andargie, J Rose, T Austin, V Bertacco
Publication: 2017 IEEE AFRICON, 945-950

203. SimpleScalar DEF File Format Overview [EB/OL]
Citations:2
Authors: T Austin
Publication: 

204. Depth-driven verification of simultaneous interfaces
Citations:2
Authors: I Wagner, V Bertacco, T Austin
Publication: Asia and South Pacific Conference on Design Automation, 2006., 6 pp.

205. Across the great divide: Examination of simulation data with actual silicon waveforms improves device characterization and production test development
Citations:2
Authors: T Austin, C Canlas, B Morgan, JL Rodriguez
Publication: Proceedings. International Test Conference, 270-279

206. Building Buggy Chips-That Work!
Citations:2
Authors: T Austin
Publication: The DIVA Project, University of Michigan, www. cs. utexas. edu/users/cart …

207. A Power Efficient Speculative Fetch Architectur
Citations:2
Authors: G Reinman, B Calder, T Austin
Publication: University of California at San Diego

208. The SimpleScalar tool set
Citations:2
Authors: B Doug, MT Austin
Publication: Version 2.0:, University of Wisconsin-Madison Computer Science Department …

209. Evaluating future microprocessors: the SimpleScalar tool set
Citations:2
Authors: B Doug, TM Austin, S Bennett
Publication: Technical Report CS-TR-96-1308

210. Austin. Hardware and Software Mechanisms for Reducing Load Latency
Citations:2
Authors: M Todd
Publication: TR 1311, Computer Sciences Department, UW–Madison, Madison, WI

211. Skewed associativity enhances performance predictability
Citations:2
Authors: TM Austin, DN Pnevmatikatos, GS Sohi
Publication: 22nd Annual International Symposium on Computer Architecture, SIGARCH …

212. Diva: A reliable substrate for deep-submicron processor design
Citations:2
Authors: T Austin
Publication: Proceedings of the 32nd Annual ACM/IEEE International Symposium on …

213. Structured Computer Organization, 2006
Citations:2
Authors: S Tanenbaum Andrew
Publication: Prentice-Hall of India

214. Structured computer Organisation “Prentice Hall of India Pvt Ltd.”
Citations:2
Authors: AS Tanenbaum
Publication: New Delhi1990

215. Structured Computer Organization, copyright 2006 by Pearson Education
Citations:2
Authors: AS Tanenbaum
Publication: Inc

216. CryptoManiac: A Fast Flexible Architecture for Secure Communication. Advanced Computer Architecture Laboratory, Univ. of Michigan, USA
Citations:2
Authors: C WEAVER, L WU, T AUSTIN
Publication: Proc. of ISCA-2001 (Intl. Conf. On Computer Architecture), Goteborg, Sweden

217. An ARMload of SimpleScalar/ ARM
Citations:2
Authors: T Austin, T Mudge, D Grunwald
Publication: 

218. Restricted multipath execution using dynamic predication
Citations:2
Authors: AS Klauser, T Austin, D Grunwald, B Calder
Publication: Proceedings of the 7th International Conference on Parallel Architectures …

219. The SimpleScalar Tool Set, Version 2.0, Doug Burger
Citations:2
Authors: D Burger, TM Austin
Publication: 

220. SimpleScalar toolset 3.0 b
Citations:2
Authors: B Doug, TM Austin
Publication: 

221. The SimpleScalar toolset, version 3.0, 2008
Citations:2
Authors: D Burger, T Austin
Publication: 

222. Smokestack: thwarting DOP attacks with runtime stack layout randomization
Citations:1
Authors: MT Aga, T Austin
Publication: 2019 IEEE/ACM International Symposium on Code Generation and Optimization …

223. Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory
Citations:1
Authors: SF Yitbarek, T Austin
Publication: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6

224. Exploiting the analog properties of digital circuits for malicious hardware
Citations:1
Authors: K Yang, M Hicks, Q Dong, T Austin, D Sylvester
Publication: Communications of the ACM 60 (9), 83-91

225. SNIFFER: A high-accuracy malware detector for enterprise-based systems
Citations:1
Authors: E Chavis, H Davis, Y Hou, M Hicks, SF Yitbarek, T Austin, V Bertacco
Publication: 2017 IEEE 2nd International Verification and Security Workshop (IVSW), 70-75

226. Field repairable logic
Citations:1
Authors: V Bertacco, TM Austin, I Wagner
Publication: US Patent 9,645,882

227. Error recovery within integrated circuit
Citations:1
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge, D Bull
Publication: US Patent 9,164,842

228. A self-tuning dynamic voltage scaled processor using delay-error detection and correction
Citations:1
Authors: S Das, D Roberts, S Lee, S Pant, D Blaauw, T Austin, T Mudge, K Flautner
Publication: 2006 IEEE International Conference on IC Design and Technology, 1-4

229. Fast Flexible Architectures for Secure Communication
Citations:1
Authors: L Wu, C Weaver, T Austin
Publication: Ann Arbor 1001, 48109

230. New developments in the national examination system in Botswana
Citations:1
Authors: B Chilisa
Publication: National Council on Measurement in Education. http://www3. interscience …

231. Structured Computer Organization 4/Ed, Andrew S
Citations:1
Authors: AS Tanenbaum
Publication: US Imports & PHIPEs

232. The simplescalar-arm power modeling project
Citations:1
Authors: A Todd, M Trevor, G Dirk
Publication: 

233. Wrangling in the Power of Code Pointers with ProxyCFI
Citations:
Authors: MT Aga, C Holoday, T Austin
Publication: IFIP Annual Conference on Data and Applications Security and Privacy, 317-337

234. Neverland: Lightweight Hardware Extensions for Enforcing Operating System Integrity
Citations:
Authors: SF Yitbarek, T Austin
Publication: arXiv preprint arXiv:1905.05975

235. SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design
Citations:
Authors: P Ehrett, T Austin, V Bertacco
Publication: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 510-515

236. Vulnerability-tolerant secure architectures
Citations:
Authors: T Austin, V Bertacco, B Kasikci, S Malik, M Tiwari
Publication: Proceedings of the International Conference on Computer-Aided Design, 46

237. Keynote: Peering into the post Moore's Law world
Citations:
Authors: T Austin
Publication: 2017 IEEE/ACM International Symposium on Low Power Electronics and Design …

238. Error Recovery within Integrated Circuit
Citations:
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge, D Bull
Publication: US Patent App. 15/261,712

239. On Architectural Support for Systems Security
Citations:
Authors: M Tiwari, T Austin
Publication: IEEE Micro, 6-7

240. Error Recovery Within Integrated Circuit
Citations:
Authors: K Flautner, TM Austin, DT Blaauw, TN Mudge, D Bull
Publication: US Patent App. 14/880,878

241. Keynote talk I: Ending the Tyranny of Amdahl's Law
Citations:
Authors: T Austin
Publication: Proceedings of the 2015 33rd IEEE International Conference on Computer …

242. Programmable stochastic processors
Citations:
Authors: J Sartori
Publication: University of Illinois at Urbana-Champaign

243. IEEE/ION PLANS 2012
Citations:
Authors: JIM ABERSON, R ABRAMSON, T AKCA, B AKIN, J ALA-LUHTALA, ...
Publication: 

244. Position Paper: The Potential of Sampling for Dynamic Analysis
Citations:
Authors: JL Greathouse, T Austin
Publication: 

245. 2009 Index IEEE Transactions on Computers Vol. 58
Citations:
Authors: B Agrawal, A Aleta, J Alonso, CK Anand, C Anderson, S Andrei, T Aoki, ...
Publication: IEEE Transactions on Computers 58 (12), 1

246. 2009 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 17
Citations:
Authors: A Abramo, R Achar, A Afzali-Kusha, VD Agrawal, M Ahmadi, M Ahn, ...
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (12), 1753

247. ISPASS 2009: IEEE International symposium on Performance Analysis of Systems and Software
Citations:
Authors: L Eeckhout, D Tullsen, T Austin
Publication: IEEE

248. 2008 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 27
Citations:
Authors: A Abdollahi, MH Abu-Rahma, E Acar, R Achar, G Agosta, JH Ahn, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

249. On the rules of low-power design (and how to break them)
Citations:
Authors: TM Austin
Publication: Proceeding of the 13th international symposium on Low power electronics and …

250. 294 Guest Editors’ Introduc
Citations:
Authors: WH Joyner Jr, DC Yeh, JM Rabaey, S Malik, W Joyner, D Yeh, J Rabaey, ...
Publication: 

251. MiBench: A free, commercially representative embedded benchmark suite.
Citations:
Authors: W Guoheng, L Zheng, S Zhang, F Zhao, D Ma, W Sun, AS Frank, ...
Publication: Information Technology Journal 13 (7), pp: 1-2-pp: 1-2

252. Reliability Challenges of Technology Scaling
Citations:
Authors: K Constantinides, O Mutlu, T Austin, V Bertacco
Publication: 

253. 2007 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 26
Citations:
Authors: S Abbaspour, R Achar, VK Agrawal, M Ahmadi, N Ahmed, S Aine, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

254. Application-specific architectures
Citations:
Authors: T Austin, B Calder
Publication: Design, Automation, and Test in Europe: Proceedings of the conference on …

255. Novel directions in architectural simulation and validation
Citations:
Authors: EM Aboulhamid, T Austin
Publication: Design, Automation, and Test in Europe: Proceedings of the conference on …

256. Message From the Chair
Citations:
Authors: J Austin
Publication: 

257. Robust low power computing in the nanoscale era
Citations:
Authors: T Austin
Publication: SBCCI: Proceedings of the 19 th annual symposium on Integrated circuits and …

258. Happenings between the Fox and Wisconsin: Historical Analysis of Portage, Wisconsin.
Citations:
Authors: A Perry
Publication: University of Wisconsin Oshkosh

259. IEEE MICRO 2004 ANNUAL INDEX, VOL. 24
Citations:
Authors: T Abdelrahman, SV Adve, H Akkary, DH Albonesi, D Andrews, K Asanovic, ...
Publication: Architecture 84, 91

260. Energy-efficient trace reuse cache for embedded processors.
Citations:
Authors: C Xiangrong, Z Xiaolin, A Efthymiou, JD Garside, A Hossain, DJ Pease, ...
Publication: Information Technology Journal 12 (8), 325-329

261. The University of Michigan, 1301 Beal Ave, Ann Arbor, Ml 48109 razor@ eecs. umich. edu
Citations:
Authors: RPE Demands, S Lee, S Das, T Pham, T Austin, D Blaauw, T Mudge
Publication: ISLPED'04: proceedings of the 2004 International Symposium on Low Power …

262. New generation of predictive technology model for sub-45 nm early design exploration.
Citations:
Authors: J Hu, X Yu, J Chen, NS Kim, T Austin, D Baauw, T Mudge, K Flautner, ...
Publication: Information Technology Journal 10 (11), 68-75

263. 2003 Workshop on Duplicating, Deconstructing and Debunking
Citations:
Authors: B Black, M Lipasti, J Hallberg, T Palm, M Brorsson, D Parikh, Y Zhang, ...
Publication: 

264. High Performance and Energy Eﬃcient Serial Prefetch Architecture
Citations:
Authors: G Reinman, B Calder, T Austin
Publication: High Performance Computing: 4th International Symposium, ISHPC 2002, Kansai …

265. AVID: A Complexity Effective Front-End Architecture for Fast Memory Disambiguation and Early Data Prefetching
Citations:
Authors: T Austin, S Lee, A Cheng
Publication: 

266. The Sixth Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT-6)
Citations:
Authors: D August, T Austin, D Burger, K Ebcioglu, A Gonzalez, L John, Z Li, ...
Publication: 

267. Ernest,“
Citations:
Authors: T Austin, E Larson
Publication: Simple Scalar: An infrastructure for Computer System Modeling”, computer 35 …

268. System Modeling
Citations:
Authors: T Austin, E Larson
Publication: 

269. COVER FEATURES-Performance Simulation Tools
Citations:
Authors: SS Mukherjee, SV Adve, T Austin, J Emer, PS Magnusson
Publication: Computer-IEEE Computer Magazine 35 (2), 38-39

270. Assessment of MRAM Technology Characteristics and Architectures
Citations:
Authors: D Rajagopalan, SW Keckler, D Burger, T Austin
Publication: Computer Science Department, University of Texas at Austin

271. Efficient Checker Processor Design
Citations:
Authors: C Weaver, T Austin, S Chatterjee
Publication: null, 87

272. Welcome to the Low Power Robust Computing Tutorial
Citations:
Authors: T Austin, D Blaauw, K Flautner, NS Kim, T Mudge, D Sylvester
Publication: 

273. IEEE Micro 1999 Annual Index, Vol. 19
Citations:
Authors: M Addra, A Aggarwal, T Aida, K Akimoto, M Akimoto, T Anderson, J Arlat, ...
Publication: future 2000, 71-79

274. Scalable multi-level instruction fetch prediction
Citations:
Authors: G Reinman, B Calder, T Austin
Publication: Technical Report UCSD-CS99-613, University of California, San Diego

275. Cache-Conscious Data Placement
Citations:
Authors: BCC Krintz, S John, T Austin
Publication: 

276. Session IV: Caches and Memory Systems-Cache-Conscious Data Placemenet
Citations:
Authors: B Calder, C Krintz, S John, T Austin
Publication: SIGOPS Operating Systems Review 32 (5), 139-150

277. The SimpleScalar ToolSet, Version 2.0. University of Wisconsin-Madison
Citations:
Authors: TM Austin, D Burger
Publication: Computer Sciences Department TechnicalReport

278. The SimpleScalar T001 Set Version 2.0
Citations:
Authors: D Burger, TM Austin
Publication: 

279. SimpleScalar Tutorial for tool set 2.1
Citations:
Authors: DC Burger, TM Austin
Publication: Computer Science Department, University of Wisconsin-Madison, l

280. High-Bandwidth Address Translation for Multiple-Issue Processors
Citations:
Authors: GS Sohi, TM Austin
Publication: 23rd Annual International Symposium on Computer Architecture (ISCA'96), 158-158

281. Gurindar S
Citations:
Authors: TM Austin, DN Pnevmatikatos
Publication: Sohi. Skewed associativity enhances performancepredictability. In 22nd …

282. evi rs List
Citations:
Authors: B Abali, AE Abbadi, T Abdelrahman, M Aboelaze, AA Abonamah, ...
Publication: IEEE Transactions on Computers 45 (1)

283. HA¢ D¦ A¢ E AND OT¦ A¢ E MECHANI M O¢¢ ED (CIN1 LOAD LATENCY
Citations:
Authors: TM Austin
Publication: UNIVERSITY OF WISCONSIN-MADISON

284. Mandating more smog by law?
Citations:
Authors: T Austin, C Weaver
Publication: Consumers' Research Magazine 73 (7), 21-22

285. Exploiting implicit parallelism in SPARC instruction execution
Citations:
Authors: TM Austin
Publication: 

286. Tertiary ammonium chlorides: a problem in organic qualitative analysis
Citations:
Authors: R Christeck
Publication: 

287. Technical Programme Committee
Citations:
Authors: JH Ahn, KRB Aksanli, M Al Faruque, A Alaghi, S Altmeyer, NLL Amaru, ...
Publication: 

288. Simple Scalar Hacker's Guide, May 2003
Citations:
Authors: T Austin
Publication: SimpleScalar LLC

289. Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and others. 2003. Razor: A low-power pipeline based on …
Citations:
Authors: D Ernst, NS Kim
Publication: Microarchitecture, MICRO-36. Proceedings. 36th Annual IEEE/ACM International …

290. SWAN: Hardware Trojan Security With Ambiguous Netlists
Citations:
Authors: T Linscott, V Bertaco, T Austin, O Matthews
Publication: 

291. Technical Program Chair Anand Raghunathan Purdue Univ. West Lafayette, IN
Citations:
Authors: M Al Faruque, G Araujo, D Arora, T Austin, D Bathen, L Batina, GT Becker, ...
Publication: 

292. Technical Program Co-Chair
Citations:
Authors: Z Al-Ars, T Austin, D Bathen, L Bauer, L Behjat, S Bhanja, S Bhunia, ...
Publication: 

293. Architectural Implications of Brick and Mortar Silicon Manufacturing
Citations:
Authors: M Mehrara, T Austin, MM Kim, M Oskin
Publication: 

294. On the Rules of Low-Power Design
Citations:
Authors: T Austin
Publication: 

295. GTA: GSMem Two-factor Authentication
Citations:
Authors: A Kwong, C Bolton, T Austin
Publication: 

296. Robust Computing in the Nanoscale Era
Citations:
Authors: ASNTF Away
Publication: 

297. Austin. 1999. DIVA: A reliable substrate for deep submicron microarchitecture design
Citations:
Authors: M Todd
Publication: Proceedings of the 32nd Annual International Symposium on Microarchitecture …

298. Agarwal, Anant, see Yeh, David.
Citations:
Authors: R Aitken, A Amerasekera, T Austin, P Bastani, T Basten, J Becker, ...
Publication: 

299. Efﬁcient Checker Processor Design
Citations:
Authors: S Chatterjee, C Weaver, T Austin
Publication: 

300. Technical Program Co-Chair
Citations:
Authors: CJ Alpert, A Aziz, L Benini, RA Bergamaschi, S Bobba, C Chakrabarti, ...
Publication: 

301. Presentation of: Efficient Detection of All Pointer and Array Access Errors
Citations:
Authors: TM Austin, SE Breach, GS Sohi
Publication: 

302. Why Tools Matter
Citations:
Authors: T Austin
Publication: 

303. A Self-Tuning Dynamic Voltage Scaled Processor Using Delay-Error Detection and Correction
Citations:
Authors: S Das, D Roberts, S Lee, S Pant, D Blaauw, T Austin, T Mudge, K Flautner
Publication: 2006 IEEE International Conference on IC Design and Technology

304. 2001 Annual Index, Volume 18
Citations:
Authors: MD Aagaard, MS Abadir, JA Abraham, VK Agarwal, RC Aitken, T Ambler, ...
Publication: 

305. ISCA 2014 program committee
Citations:
Authors: DI August, T Austin, D Brooks, D Carmean, J Carter, F Chong, AI Davis, ...
Publication: 

306. IEEE MultiMedia Volume 8
Citations:
Authors: M Alfonseca, F Andres, A Azcorra, C Barry, M Biezunski, VM Bove Jr, ...
Publication: 

307. Architecture and Algorithms
Citations:
Authors: M Breternitz, L John, T Austin, D Burger, M Charney, LD Coraor, ...
Publication: 

308. Computer Systems Design and Applications
Citations:
Authors: M Charney, R Lee, S Reinhardt, M Breternitz, D August, KW Rudd, ...
Publication: 

309. Magdy Abadir
Citations:
Authors: J Abel, O Ait-Mohamed, N Amla, J Anderson, K Arabi, K Asari, S Audityan, ...
Publication: 

310. Technical Programme Committee
Citations:
Authors: A El Mostapha, AJ Acosta, ES IMSE, IBM Allon Adir, ILR Aitken, US ARM, ...
Publication: 

311. Conference Co-Chairs
Citations:
Authors: J Bondi, J Smith, S Adve, T Austin, R Belgard, CP Bose, T Conte, ...
Publication: 

312. 40th IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
Citations:
Authors: N Muralimanohar, R Balasubramonian, N Jouppi, X Liang, R Canal, ...
Publication: 

313. Reviewers Reviewers
Citations:
Authors: S Adve, P Ahuja, H Al-Sukhni, C Alvarez, S Amarasinghe, J Anderson, ...
Publication: 

314. Jaume Abella Barcelona Supercomputing Center ES El Mostapha Aboulhamid University of Montreal CA Antonio J Acosta-Jimenez University of Seville/IMSE ES Andrea Acquaviva …
Citations:
Authors: R Aitken, ARM US, S Alam, EI DE, P Ampadu, D Appello, D Atienza, ...
Publication: 

315. 9 Guest Editors' Introduction: Challenges in Processor Modeling and Va I i da t io n
Citations:
Authors: P Bose, TM Conte, TM Austin, M Moudgill, JD Wellman, JH Moreno, ...
Publication: 

316. Simnlescalar: lln Infrastructure tor Computer System Modeling
Citations:
Authors: T Austin
Publication: 

317. The Gigascale Systems Research Center (GSRC)–Addressing the Information-System Platform Design Challenges for the Late-and Post-Silicon Era
Citations:
Authors: S Malik, R Rozploch, T Austin
Publication: 

318. Balasubramonian, Rajeev, see DH Albonesi, Dec.
Citations:
Authors: D Adams, SV Adve, DP Agrawal, JH Ahn, AR Alameldeen
Publication: 

319. Relieving Register File and Instruction Window Pressure
Citations:
Authors: G Reinman, B Calder, T Austin
Publication: 

320. Technical Program Chair
Citations:
Authors: C Chase, T Brodnax
Publication: 

321. General Co-Chairs
Citations:
Authors: M Dubois, A Bode, P Stenstrom, W Karl, SA McKee, T Pinkston, ...
Publication: 

322. On Cosimulating Multiple Abstraction-Level System-Level Models............. HD Patel and SK Shukla 394 Scan-Based Delay Test Types and Their Effect on Power Dissipation During …
Citations:
Authors: H Jain, D Kroening, N Sharygina, EM Clarke, I Wagner, V Bertacco, ...
Publication: 

323. Better-Than-Worst-Case design
Citations:
Authors: K Flautner, V Bertacco, T Austin
Publication: 

324. David Lilja Patrick Lincoln Mikko Lipasti Jose María Llabería Josep Llosa
Citations:
Authors: J Abella, J Abraham, A Abulafia, C Acosta, A Agarwal, A Alameldeen, ...
Publication: 

325. Alban Douillet Evelyn Duesterwald Sandhya Dwarkadas Erik Eidt Dan Ernst
Citations:
Authors: J Abella, S Abraham, S Adve, T Afzal, D Albonesi, B Alpern, E Altman, ...
Publication: 

326. ISPASS 2009 people
Citations:
Authors: T Austin, D Tullsen, L Eeckhout, D Brooks, E Ould-Ahmed-Vall, N Malik, ...
Publication: 

327. IISWC-2006 Reviewers
Citations:
Authors: N Aggarwal, B Agrawal, A Aletà, C Aliagas, C Apte, J Aslam, T Austin, ...
Publication: 

328. AU THOR IN DEX
Citations:
Authors: B Aball, A Agarwal, CC Aggarwal, E Altman, S Amarasinghe, A Antola, ...
Publication: 

