INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/Parity Generator/Parity Generator.srcs/sources_1/new/eightbitparitygen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbitparitygen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/Parity Generator/Parity Generator.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
