Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
<<<<<<< HEAD
--> Parameter TMPDIR set to D:\git\mikrorendszerek\MB_System_full\MB_System\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
=======
--> Parameter TMPDIR set to F:\git\mikrorendszerek\MB_System_full\MB_System\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
>>>>>>> remotes/origin/master
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_cpld_if_0_wrapper_xst.prj"
<<<<<<< HEAD
Verilog Include Directory          : {"D:\git\mikrorendszerek\MB_System_full\MB_System\pcores\" "D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
=======
Verilog Include Directory          : {"F:\git\mikrorendszerek\MB_System_full\MB_System\pcores\" "D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
>>>>>>> remotes/origin/master

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "../implementation/system_cpld_if_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_cpld_if_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
<<<<<<< HEAD
Analyzing Verilog file "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" into library cpld_if_v1_00_a
=======
Analyzing Verilog file "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" into library cpld_if_v1_00_a
>>>>>>> remotes/origin/master
Parsing module <user_logic>.
Parsing module <fpga_cpld>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
<<<<<<< HEAD
Parsing VHDL file "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" into library cpld_if_v1_00_a
Parsing entity <cpld_if>.
Parsing architecture <IMP> of entity <cpld_if>.
Parsing VHDL file "D:\git\mikrorendszerek\MB_System_full\MB_System\hdl\system_cpld_if_0_wrapper.vhd" into library work
=======
Parsing VHDL file "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" into library cpld_if_v1_00_a
Parsing entity <cpld_if>.
Parsing architecture <IMP> of entity <cpld_if>.
Parsing VHDL file "F:\git\mikrorendszerek\MB_System_full\MB_System\hdl\system_cpld_if_0_wrapper.vhd" into library work
>>>>>>> remotes/origin/master
Parsing entity <system_cpld_if_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_cpld_if_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_cpld_if_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <cpld_if> (architecture <IMP>) with generics from library <cpld_if_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module user_logic

Elaborating module <user_logic(C_NUM_REG=3,C_SLV_DWIDTH=32)>.

Elaborating module <fpga_cpld>.
<<<<<<< HEAD
WARNING:HDLCompiler:413 - "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" Line 294: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" Line 308: Result of 6-bit expression is truncated to fit in 5-bit target.
=======
WARNING:HDLCompiler:413 - "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" Line 294: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v" Line 308: Result of 6-bit expression is truncated to fit in 5-bit target.
>>>>>>> remotes/origin/master
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_cpld_if_0_wrapper>.
<<<<<<< HEAD
    Related source file is "D:\git\mikrorendszerek\MB_System_full\MB_System\hdl\system_cpld_if_0_wrapper.vhd".
=======
    Related source file is "F:\git\mikrorendszerek\MB_System_full\MB_System\hdl\system_cpld_if_0_wrapper.vhd".
>>>>>>> remotes/origin/master
    Summary:
	no macro.
Unit <system_cpld_if_0_wrapper> synthesized.

Synthesizing Unit <cpld_if>.
<<<<<<< HEAD
    Related source file is "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd".
=======
    Related source file is "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd".
>>>>>>> remotes/origin/master
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01000100000000000000000000000000"
        C_HIGHADDR = "01000100000000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 1
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
<<<<<<< HEAD
INFO:Xst:3210 - "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
=======
INFO:Xst:3210 - "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/vhdl/cpld_if.vhd" line 287: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
>>>>>>> remotes/origin/master
    Summary:
	no macro.
Unit <cpld_if> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000100000000000000000000000000","0000000000000000000000000000000001000100000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (3)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000100000000000000000000000000","0000000000000000000000000000000001000100000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (3)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000100000000000000000000000000","0000000000000000000000000000000001000100000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (3)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <user_logic>.
<<<<<<< HEAD
    Related source file is "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v".
=======
    Related source file is "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v".
>>>>>>> remotes/origin/master
        C_NUM_REG = 3
        C_SLV_DWIDTH = 32
    Found 1-bit register for signal <slv_reg0<30>>.
    Found 1-bit register for signal <slv_reg0<29>>.
    Found 1-bit register for signal <slv_reg0<28>>.
    Found 1-bit register for signal <slv_reg0<27>>.
    Found 1-bit register for signal <slv_reg0<26>>.
    Found 1-bit register for signal <slv_reg0<25>>.
    Found 1-bit register for signal <slv_reg0<24>>.
    Found 1-bit register for signal <slv_reg0<23>>.
    Found 1-bit register for signal <slv_reg0<22>>.
    Found 1-bit register for signal <slv_reg0<21>>.
    Found 1-bit register for signal <slv_reg0<20>>.
    Found 1-bit register for signal <slv_reg0<19>>.
    Found 1-bit register for signal <slv_reg0<18>>.
    Found 1-bit register for signal <slv_reg0<17>>.
    Found 1-bit register for signal <slv_reg0<16>>.
    Found 1-bit register for signal <slv_reg0<15>>.
    Found 1-bit register for signal <slv_reg0<14>>.
    Found 1-bit register for signal <slv_reg0<13>>.
    Found 1-bit register for signal <slv_reg0<12>>.
    Found 1-bit register for signal <slv_reg0<11>>.
    Found 1-bit register for signal <slv_reg0<10>>.
    Found 1-bit register for signal <slv_reg0<9>>.
    Found 1-bit register for signal <slv_reg0<8>>.
    Found 1-bit register for signal <slv_reg0<7>>.
    Found 1-bit register for signal <slv_reg0<6>>.
    Found 1-bit register for signal <slv_reg0<5>>.
    Found 1-bit register for signal <slv_reg0<4>>.
    Found 1-bit register for signal <slv_reg0<3>>.
    Found 1-bit register for signal <slv_reg0<2>>.
    Found 1-bit register for signal <slv_reg0<1>>.
    Found 1-bit register for signal <slv_reg0<0>>.
    Found 1-bit register for signal <slv_reg1<31>>.
    Found 1-bit register for signal <slv_reg1<30>>.
    Found 1-bit register for signal <slv_reg1<29>>.
    Found 1-bit register for signal <slv_reg1<28>>.
    Found 1-bit register for signal <slv_reg1<27>>.
    Found 1-bit register for signal <slv_reg1<26>>.
    Found 1-bit register for signal <slv_reg1<25>>.
    Found 1-bit register for signal <slv_reg1<24>>.
    Found 1-bit register for signal <slv_reg1<23>>.
    Found 1-bit register for signal <slv_reg1<22>>.
    Found 1-bit register for signal <slv_reg1<21>>.
    Found 1-bit register for signal <slv_reg1<20>>.
    Found 1-bit register for signal <slv_reg1<19>>.
    Found 1-bit register for signal <slv_reg1<18>>.
    Found 1-bit register for signal <slv_reg1<17>>.
    Found 1-bit register for signal <slv_reg1<16>>.
    Found 1-bit register for signal <slv_reg1<15>>.
    Found 1-bit register for signal <slv_reg1<14>>.
    Found 1-bit register for signal <slv_reg1<13>>.
    Found 1-bit register for signal <slv_reg1<12>>.
    Found 1-bit register for signal <slv_reg1<11>>.
    Found 1-bit register for signal <slv_reg1<10>>.
    Found 1-bit register for signal <slv_reg1<9>>.
    Found 1-bit register for signal <slv_reg1<8>>.
    Found 1-bit register for signal <slv_reg1<7>>.
    Found 1-bit register for signal <slv_reg1<6>>.
    Found 1-bit register for signal <slv_reg1<5>>.
    Found 1-bit register for signal <slv_reg1<4>>.
    Found 1-bit register for signal <slv_reg1<3>>.
    Found 1-bit register for signal <slv_reg1<2>>.
    Found 1-bit register for signal <slv_reg1<1>>.
    Found 1-bit register for signal <slv_reg1<0>>.
    Found 1-bit register for signal <slv_reg2<31>>.
    Found 1-bit register for signal <slv_reg2<30>>.
    Found 1-bit register for signal <slv_reg2<29>>.
    Found 1-bit register for signal <slv_reg2<28>>.
    Found 1-bit register for signal <slv_reg2<27>>.
    Found 1-bit register for signal <slv_reg2<26>>.
    Found 1-bit register for signal <slv_reg2<25>>.
    Found 1-bit register for signal <slv_reg2<24>>.
    Found 1-bit register for signal <slv_reg2<23>>.
    Found 1-bit register for signal <slv_reg2<22>>.
    Found 1-bit register for signal <slv_reg2<21>>.
    Found 1-bit register for signal <slv_reg2<20>>.
    Found 1-bit register for signal <slv_reg2<19>>.
    Found 1-bit register for signal <slv_reg2<18>>.
    Found 1-bit register for signal <slv_reg2<17>>.
    Found 1-bit register for signal <slv_reg2<16>>.
    Found 1-bit register for signal <slv_reg2<15>>.
    Found 1-bit register for signal <slv_reg2<14>>.
    Found 1-bit register for signal <slv_reg2<13>>.
    Found 1-bit register for signal <slv_reg2<12>>.
    Found 1-bit register for signal <slv_reg2<11>>.
    Found 1-bit register for signal <slv_reg2<10>>.
    Found 1-bit register for signal <slv_reg2<9>>.
    Found 1-bit register for signal <slv_reg2<8>>.
    Found 1-bit register for signal <slv_reg2<7>>.
    Found 1-bit register for signal <slv_reg2<6>>.
    Found 1-bit register for signal <slv_reg2<5>>.
    Found 1-bit register for signal <slv_reg2<4>>.
    Found 1-bit register for signal <slv_reg2<3>>.
    Found 1-bit register for signal <slv_reg2<2>>.
    Found 1-bit register for signal <slv_reg2<1>>.
    Found 1-bit register for signal <slv_reg2<0>>.
    Found 1-bit register for signal <slv_reg0<31>>.
    Found 32-bit comparator equal for signal <n0023> created at line 224
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  68 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <fpga_cpld>.
<<<<<<< HEAD
    Related source file is "D:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v".
=======
    Related source file is "F:/git/mikrorendszerek/MB_System_full/MB_System/pcores/cpld_if_v1_00_a/hdl/verilog/user_logic.v".
>>>>>>> remotes/origin/master
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <cpld_clk> equivalent to <clk_div_msb> has been removed
    Found 1-bit register for signal <clk_div_msb>.
    Found 1-bit register for signal <ce>.
    Found 5-bit register for signal <cntr>.
    Found 16-bit register for signal <shr>.
    Found 1-bit register for signal <cpld_ld>.
    Found 1-bit register for signal <cpld_mosi>.
    Found 16-bit register for signal <shr_in>.
    Found 16-bit register for signal <din_reg>.
    Found 12-bit register for signal <clk_div>.
    Found 12-bit adder for signal <clk_div[11]_GND_21_o_add_1_OUT> created at line 294.
    Found 5-bit adder for signal <cntr[4]_GND_21_o_add_5_OUT> created at line 308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <fpga_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 73
 1-bit register                                        : 60
 12-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 74
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fpga_cpld>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <fpga_cpld> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).
WARNING:Xst:2677 - Node <din_reg_13> of sequential type is unconnected in block <fpga_cpld>.
WARNING:Xst:2677 - Node <din_reg_14> of sequential type is unconnected in block <fpga_cpld>.
WARNING:Xst:2677 - Node <din_reg_15> of sequential type is unconnected in block <fpga_cpld>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 189
 Flip-Flops                                            : 189
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 75
 1-bit 2-to-1 multiplexer                              : 71
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slv_reg1_13> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_14> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_15> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_16> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_17> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_18> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_19> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_20> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_21> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_22> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_23> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_24> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_25> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_26> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_27> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_28> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_29> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_30> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_31> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------

Optimizing unit <system_cpld_if_0_wrapper> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <user_logic> ...

Optimizing unit <fpga_cpld> ...
WARNING:Xst:1710 - FF/Latch <shr_15> (without init value) has a constant value of 0 in block <fpga_cpld>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <system_cpld_if_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <system_cpld_if_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <system_cpld_if_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_cpld_if_0_wrapper, actual ratio is 5.
FlipFlop cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg has been replicated 2 time(s)
FlipFlop cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 has been replicated 3 time(s)
FlipFlop cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 has been replicated 3 time(s)
FlipFlop cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 has been replicated 2 time(s)
FlipFlop cpld_if_0/USER_LOGIC_I/cpld/cntr_1 has been replicated 1 time(s)
FlipFlop cpld_if_0/USER_LOGIC_I/cpld/cntr_2 has been replicated 1 time(s)
FlipFlop cpld_if_0/USER_LOGIC_I/cpld/cntr_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_cpld_if_0_wrapper> :
	Found 4-bit shift register for signal <cpld_if_0/USER_LOGIC_I/cpld/shr_in_12>.
Unit <system_cpld_if_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 196
 Flip-Flops                                            : 196
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_cpld_if_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 11
#      LUT2                        : 11
#      LUT3                        : 21
#      LUT4                        : 5
#      LUT5                        : 13
#      LUT6                        : 129
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 197
#      FD                          : 31
#      FDE                         : 49
#      FDR                         : 85
#      FDRE                        : 32
# Shift Registers                  : 1
#      SRLC16E                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             197  out of  11440     1%  
 Number of Slice LUTs:                  195  out of   5720     3%  
    Number used as Logic:               194  out of   5720     3%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    220
   Number with an unused Flip Flop:      23  out of    220    10%  
   Number with an unused LUT:            25  out of    220    11%  
   Number of fully used LUT-FF pairs:   172  out of    220    78%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         155
 Number of bonded IOBs:                   0  out of    102     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                            | Load  |
-----------------------------------+------------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 198   |
-----------------------------------+------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.763ns (Maximum Frequency: 265.745MHz)
   Minimum input arrival time before clock: 2.751ns
   Maximum output required time after clock: 1.935ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 3.763ns (frequency: 265.745MHz)
  Total number of paths / destination ports: 1601 / 318
-------------------------------------------------------------------------
Delay:               3.763ns (Levels of Logic = 7)
  Source:            cpld_if_0/USER_LOGIC_I/cpld/din_reg_2 (FF)
  Destination:       cpld_if_0/USER_LOGIC_I/slv_reg1_12 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: cpld_if_0/USER_LOGIC_I/cpld/din_reg_2 to cpld_if_0/USER_LOGIC_I/slv_reg1_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  cpld_if_0/USER_LOGIC_I/cpld/din_reg_2 (cpld_if_0/USER_LOGIC_I/cpld/din_reg_2)
     LUT6:I0->O            1   0.254   0.000  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_lut<0> (cpld_if_0/USER_LOGIC_I/Mcompar_n0023_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<0> (cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<1> (cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<2> (cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<3> (cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<3>)
     MUXCY:CI->O          14   0.023   1.127  cpld_if_0/USER_LOGIC_I/Mcompar_n0023_cy<4> (cpld_if_0/USER_LOGIC_I/n0023)
     LUT3:I2->O            1   0.254   0.000  cpld_if_0/USER_LOGIC_I/slv_reg1_12_rstpot (cpld_if_0/USER_LOGIC_I/slv_reg1_12_rstpot)
     FDR:D                     0.074          cpld_if_0/USER_LOGIC_I/slv_reg1_12
    ----------------------------------------
    Total                      3.763ns (1.415ns logic, 2.348ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 272 / 161
-------------------------------------------------------------------------
Offset:              2.751ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       cpld_if_0/USER_LOGIC_I/slv_reg2_15 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARESETN to cpld_if_0/USER_LOGIC_I/slv_reg2_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             78   0.255   2.037  cpld_if_0/USER_LOGIC_I/Bus2IP_Resetn_inv521_INV_0 (cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot)
     FDR:R                     0.459          cpld_if_0/USER_LOGIC_I/slv_reg2_8
    ----------------------------------------
    Total                      2.751ns (0.714ns logic, 2.037ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 54 / 41
-------------------------------------------------------------------------
Offset:              1.935ns (Levels of Logic = 1)
  Source:            cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_2 (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_2 to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_2 (cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_2)
     LUT5:I0->O            2   0.254   0.000  cpld_if_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
    ----------------------------------------
    Total                      1.935ns (0.779ns logic, 1.156ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    3.763|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


<<<<<<< HEAD
Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.65 secs
=======
Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.85 secs
>>>>>>> remotes/origin/master
 
--> 

Total memory usage is 259156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    5 (   0 filtered)

