$date
	Sun Oct 23 02:46:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#625677
b100 !
1"
#625678
b100 &
b100 %
1$
#625679
0"
#625682
b10 &
b10 %
#625686
b1 &
1#
b1 %
#625690
b0 &
b0 %
0#
0$
#1635517
b111 !
1"
#1635518
b111 &
b111 %
1$
#1635519
0"
#1635522
b10110 &
b10110 %
#1635526
b1011 &
b1011 %
#1635530
b100010 &
b100010 %
#1635534
b10001 &
b10001 %
#1635538
b110100 &
b110100 %
#1635542
b11010 &
b11010 %
#1635546
b1101 &
b1101 %
#1635550
b101000 &
b101000 %
#1635554
b10100 &
b10100 %
#1635558
b1010 &
b1010 %
#1635562
b101 &
b101 %
#1635566
b10000 &
b10000 %
#1635570
b1000 &
b1000 %
#1635574
b100 &
b100 %
#1635578
b10 &
b10 %
#1635582
b1 &
1#
b1 %
#1635586
b0 &
b0 %
0#
0$
#2659554
b10110 &
b10110 %
1$
b10110 !
1"
#2659555
0"
#2659558
b1011 &
b1011 %
#2659562
b100010 &
b100010 %
#2659566
b10001 &
b10001 %
#2659570
b110100 &
b110100 %
#2659574
b11010 &
b11010 %
#2659578
b1101 &
b1101 %
#2659582
b101000 &
b101000 %
#2659586
b10100 &
b10100 %
#2659590
b1010 &
b1010 %
#2659594
b101 &
b101 %
#2659598
b10000 &
b10000 %
#2659602
b1000 &
b1000 %
#2659606
b100 &
b100 %
#2659610
b10 &
b10 %
#2659614
b1 &
1#
b1 %
#2659618
b0 &
b0 %
0#
0$
#4500012
