0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Ricardo Filipe/Desktop/tp1/tp1.sim/sim_1/impl/timing/xsim/tutorial_tb_time_impl.v,1519309856,verilog,,,,glbl;tutorial,,,,,,,,
C:/Users/Ricardo Filipe/Desktop/tp1/tp1.srcs/sim_1/imports/Desktop/tutorial_tb.vhd,1519166771,vhdl,,,,tutorial_tb,,,,,,,,
