
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003372                       # Number of seconds simulated
sim_ticks                                  3372283170                       # Number of ticks simulated
final_tick                               574903320846                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131772                       # Simulator instruction rate (inst/s)
host_op_rate                                   173071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 211165                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890672                       # Number of bytes of host memory used
host_seconds                                 15969.93                       # Real time elapsed on the host
sim_insts                                  2104396704                       # Number of instructions simulated
sim_ops                                    2763938380                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       265728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       228608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               504704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            169472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2076                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1786                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3943                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1324                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1324                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1556216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78797653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1518259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67790274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149662402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1556216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1518259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3074475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50254380                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50254380                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50254380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1556216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78797653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1518259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67790274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199916782                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8087011                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2851062                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485902                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1442757                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384508                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200223                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15850717                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2851062                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584731                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875038                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        361388                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720334                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7903916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4546399     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600142      7.59%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294310      3.72%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          223009      2.82%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181727      2.30%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159520      2.02%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54676      0.69%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195614      2.47%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648519     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7903916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352548                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960022                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623708                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       337694                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16245                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681832                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312602                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17717119                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4386                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681832                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774732                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         154724                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40363                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108208                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144050                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17160117                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70872                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22722234                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78139918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78139918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7818792                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2155                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366767                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7695                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       161351                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16134493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13771065                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18454                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4649221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12612349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7903916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859459                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2843011     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1688495     21.36%     57.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       834596     10.56%     67.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       995998     12.60%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751685      9.51%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476512      6.03%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206354      2.61%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60160      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47105      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7903916                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58644     73.04%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12437     15.49%     88.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9206     11.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803721     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109503      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359893     17.14%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496952      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13771065                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702862                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80287                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35544787                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20785986                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13288466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851352                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22725                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736977                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155874                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681832                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          90101                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7441                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16136655                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625054                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595630                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206947                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13469397                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257779                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301668                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741282                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017258                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483503                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665559                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313940                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13288466                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995744                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698910                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643186                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405898                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4766609                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187464                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7222084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3385987     46.88%     46.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532859     21.22%     68.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838747     11.61%     79.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305579      4.23%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261180      3.62%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115750      1.60%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279441      3.87%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77347      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425194      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7222084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425194                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22933582                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32956299                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 183095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808701                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808701                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.236551                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.236551                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62368501                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436249                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18280960                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8087011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2908163                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2366720                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195662                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1205101                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1125455                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          307715                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8640                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2903324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16050505                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2908163                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1433170                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3533740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1050213                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        623377                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1422214                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7911323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4377583     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          309862      3.92%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251206      3.18%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          607629      7.68%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160949      2.03%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219848      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152003      1.92%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           87941      1.11%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1744302     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7911323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359609                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984726                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3030783                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       610802                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3397196                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21928                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        850608                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495699                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19224385                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1447                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        850608                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3253240                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104927                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       185414                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3192192                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       324937                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18540632                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          306                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130264                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25930310                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86554049                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86554049                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15905464                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10024846                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3974                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2422                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           909366                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1743875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       902992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18139                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265441                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17509278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3982                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13892833                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29038                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6031161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18548559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7911323                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2787528     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1698761     21.47%     56.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1077326     13.62%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       816277     10.32%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       714751      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       367971      4.65%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       317677      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62588      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68444      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7911323                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82260     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17869     15.10%     84.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18205     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11544688     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193763      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1550      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1388885     10.00%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       763947      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13892833                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717919                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118336                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008518                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35844363                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23544609                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13534425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14011169                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53580                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       690712                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          339                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227843                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        850608                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57423                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7706                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17513261                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1743875                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       902992                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2402                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       229991                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13670631                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1300420                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       222202                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2044141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1925961                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743721                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690443                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13543771                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13534425                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8797988                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24993410                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673600                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352012                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9319703                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11454566                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6058855                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3167                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198913                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7060715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2760059     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1948773     27.60%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787256     11.15%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       452301      6.41%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358800      5.08%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       149819      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176080      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87413      1.24%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340214      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7060715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9319703                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11454566                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1728312                       # Number of memory references committed
system.switch_cpus1.commit.loads              1053163                       # Number of loads committed
system.switch_cpus1.commit.membars               1574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1642992                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10324146                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233513                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340214                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24233766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35878025                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 175688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9319703                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11454566                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9319703                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867733                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867733                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152429                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61504745                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18692880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17730839                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3162                       # number of misc regfile writes
system.l2.replacements                           3944                       # number of replacements
system.l2.tagsinuse                       4094.025654                       # Cycle average of tags in use
system.l2.total_refs                           212838                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8040                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.472388                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            54.975201                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.880089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    957.913604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.386475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    833.497572                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1067.903028                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1121.469684                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.233866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006930                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.203491                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.260719                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.273796                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999518                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3305                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3410                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6720                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2654                       # number of Writeback hits
system.l2.Writeback_hits::total                  2654                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3329                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3458                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6792                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3329                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3458                       # number of overall hits
system.l2.overall_hits::total                    6792                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2076                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1786                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3943                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1786                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3943                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2076                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1786                       # number of overall misses
system.l2.overall_misses::total                  3943                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2570641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    127772943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2259704                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    109448027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       242051315                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2570641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    127772943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2259704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    109448027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        242051315                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2570641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    127772943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2259704                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    109448027                       # number of overall miss cycles
system.l2.overall_miss_latency::total       242051315                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10663                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2654                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2654                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5244                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10735                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5244                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10735                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.385802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.343726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.369783                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.384089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.340580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367303                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.384089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.340580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367303                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 62698.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61547.660405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56492.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61281.090146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61387.602080                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 62698.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61547.660405                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56492.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61281.090146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61387.602080                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 62698.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61547.660405                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56492.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61281.090146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61387.602080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1324                       # number of writebacks
system.l2.writebacks::total                      1324                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3943                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3943                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2334165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    115743516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2031718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99070680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    219180079                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2334165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    115743516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2031718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     99070680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    219180079                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2334165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    115743516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2031718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     99070680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    219180079                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.385802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.343726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.369783                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.384089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.340580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.384089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.340580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367303                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56930.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55753.138728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50792.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55470.705487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55587.136444                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 56930.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55753.138728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 50792.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55470.705487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55587.136444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 56930.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55753.138728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 50792.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55470.705487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55587.136444                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.497476                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752803                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779312.261101                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.255347                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242129                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066114                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891823                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720282                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720282                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720282                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720282                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720282                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3478026                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3478026                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3478026                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3478026                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3478026                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3478026                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720334                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720334                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720334                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720334                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720334                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720334                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66885.115385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66885.115385                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66885.115385                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66885.115385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66885.115385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66885.115385                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2990394                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2990394                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2990394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2990394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2990394                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2990394                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66453.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66453.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66453.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66453.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66453.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66453.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5405                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249817                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5661                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39436.462992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.738601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.261399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784135                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215865                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055362                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055362                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492946                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492946                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492946                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492946                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17934                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18006                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18006                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18006                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18006                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    890459749                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    890459749                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2394858                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2394858                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    892854607                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    892854607                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    892854607                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    892854607                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073296                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073296                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510952                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007171                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49652.043549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49652.043549                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33261.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33261.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49586.504887                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49586.504887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49586.504887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49586.504887                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu0.dcache.writebacks::total              756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12553                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12553                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12601                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12601                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5381                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5381                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5405                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5405                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    158360154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    158360154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       546554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       546554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158906708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158906708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158906708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158906708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002153                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29429.502695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29429.502695                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22773.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22773.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29399.945976                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29399.945976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29399.945976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29399.945976                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.512981                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086508077                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109724.421359                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.512981                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061720                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821335                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1422161                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1422161                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1422161                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1422161                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1422161                       # number of overall hits
system.cpu1.icache.overall_hits::total        1422161                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3135853                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3135853                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3135853                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3135853                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3135853                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3135853                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1422214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1422214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1422214                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1422214                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1422214                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1422214                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59167.037736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59167.037736                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59167.037736                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59167.037736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59167.037736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59167.037736                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2454552                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2454552                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2454552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2454552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2454552                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2454552                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59867.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59867.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59867.121951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59867.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59867.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59867.121951                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5244                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170689234                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5500                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31034.406182                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.272378                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.727622                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879970                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120030                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       986836                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         986836                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       671497                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        671497                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1830                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1830                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1581                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1581                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1658333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1658333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1658333                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1658333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13324                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13655                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13655                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13655                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13655                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    602160075                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    602160075                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16877426                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16877426                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    619037501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    619037501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    619037501                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    619037501                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1000160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1000160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       671828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       671828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1581                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1581                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1671988                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1671988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1671988                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1671988                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013322                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008167                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008167                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008167                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008167                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45193.641174                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45193.641174                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 50989.202417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50989.202417                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45334.126767                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45334.126767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45334.126767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45334.126767                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        62269                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        62269                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu1.dcache.writebacks::total             1898                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8128                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8411                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8411                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5196                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5244                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5244                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    142740922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    142740922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1025594                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1025594                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    143766516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    143766516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    143766516                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    143766516                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005195                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005195                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003136                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27471.309084                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27471.309084                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21366.541667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21366.541667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27415.430206                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27415.430206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27415.430206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27415.430206                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
