

================================================================
== Vitis HLS Report for 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Tue Feb  6 21:39:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131075|   131075|  0.437 ms|  0.437 ms|  131075|  131075|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |   131073|   131073|        18|         16|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln50_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln50"   --->   Operation 22 'read' 'sext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln50_cast = sext i63 %sext_ln50_read"   --->   Operation 23 'sext' 'sext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln50_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln50 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 29 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%add_ln50 = add i14 %i_2, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 31 'add' 'add_ln50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc, void %for.cond34.preheader.exitStub.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 32 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln50 = store i14 %add_ln50, i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 33 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 34 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 34 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 35 [1/1] (2.43ns)   --->   "%gmem0_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 35 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 36 [1/1] (2.43ns)   --->   "%gmem0_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 36 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 37 [1/1] (2.43ns)   --->   "%gmem0_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 37 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 38 [1/1] (2.43ns)   --->   "%gmem0_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 38 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 39 [1/1] (2.43ns)   --->   "%gmem0_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 39 'read' 'gmem0_addr_read_5' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 40 [1/1] (2.43ns)   --->   "%gmem0_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 40 'read' 'gmem0_addr_read_6' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 41 [1/1] (2.43ns)   --->   "%gmem0_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 41 'read' 'gmem0_addr_read_7' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 42 [1/1] (2.43ns)   --->   "%gmem0_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 42 'read' 'gmem0_addr_read_8' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 43 [1/1] (2.43ns)   --->   "%gmem0_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 43 'read' 'gmem0_addr_read_9' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 44 [1/1] (2.43ns)   --->   "%gmem0_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 44 'read' 'gmem0_addr_read_10' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 45 [1/1] (2.43ns)   --->   "%gmem0_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 45 'read' 'gmem0_addr_read_11' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 46 [1/1] (2.43ns)   --->   "%gmem0_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 46 'read' 'gmem0_addr_read_12' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 47 [1/1] (2.43ns)   --->   "%gmem0_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 47 'read' 'gmem0_addr_read_13' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 48 [1/1] (2.43ns)   --->   "%gmem0_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 48 'read' 'gmem0_addr_read_14' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 49 [1/1] (2.43ns)   --->   "%gmem0_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 49 'read' 'gmem0_addr_read_15' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.25>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i14 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 50 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:51]   --->   Operation 51 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52]   --->   Operation 52 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %gmem0_addr_read_15, i16 %gmem0_addr_read_14, i16 %gmem0_addr_read_13, i16 %gmem0_addr_read_12, i16 %gmem0_addr_read_11, i16 %gmem0_addr_read_10, i16 %gmem0_addr_read_9, i16 %gmem0_addr_read_8, i16 %gmem0_addr_read_7, i16 %gmem0_addr_read_6, i16 %gmem0_addr_read_5, i16 %gmem0_addr_read_4, i16 %gmem0_addr_read_3, i16 %gmem0_addr_read_2, i16 %gmem0_addr_read_1, i16 %gmem0_addr_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%in_buf_V_addr = getelementptr i256 %in_buf_V, i64 0, i64 %zext_ln50" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 54 'getelementptr' 'in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (1.25ns)   --->   "%store_ln54 = store i256 %tmp, i13 %in_buf_V_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 55 'store' 'store_ln54' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8192> <RAM>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.cond" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 56 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln50', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50) [15]  (0.765 ns)
	'store' operation ('store_ln50', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50) of variable 'add_ln50', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50 on local variable 'i' [40]  (0.387 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [21]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_1', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [22]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_2', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [23]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_3', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [24]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_4', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [25]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_5', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [26]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_6', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [27]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_7', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [28]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_8', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [29]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_9', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [30]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_10', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [31]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_11', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [32]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_12', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [33]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_13', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [34]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_14', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [35]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_15', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) on port 'gmem0' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [36]  (2.43 ns)

 <State 18>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_buf_V_addr', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) [38]  (0 ns)
	'store' operation ('store_ln54', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54) of variable 'tmp', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54 on array 'in_buf_V' [39]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
