m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cj
vC
Z0 !s110 1719989281
!i10b 1
!s100 h^Jj09^?2KzGYRE=l[]452
IQk_I<^7[n@Gbh]P1o5QPc2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim
w1650521784
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1719989281.000000
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@c
vCF
R0
!i10b 1
!s100 MGVYG1D4>5i^<4l<KFaiH2
IK[EGK:;VYkzGQNMY8HdE`0
R1
R2
w1701772292
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v|
!i113 1
R5
R6
n@c@f
vCX2
R0
!i10b 1
!s100 Cdbhl0?L]GBBU@BFl<UnB0
Id@NR:YAb;e5:3jkIOm^S01
R1
R2
w1661406614
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v|
!i113 1
R5
R6
n@c@x2
vCX2_SIM
!s110 1719989282
!i10b 1
!s100 N<nXV1D9YS36;A4HYR=^Y1
IW4OkX15_7EimENHb9b@lA0
R1
R2
w1719989266
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2_SIM.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2_SIM.v
L0 2
R3
r1
!s85 0
31
!s108 1719989282.000000
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2_SIM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2_SIM.v|
!i113 1
R5
R6
n@c@x2_@s@i@m
