--
--	Conversion of NeoPixel.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Nov 25 11:17:09 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Data_net_0 : bit;
SIGNAL Net_58 : bit;
SIGNAL tmpFB_0__Data_net_0 : bit;
SIGNAL tmpIO_0__Data_net_0 : bit;
TERMINAL tmpSIOVREF__Data_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Data_net_0 : bit;
SIGNAL Net_49 : bit;
SIGNAL \NP:Neo:MainState_2\ : bit;
SIGNAL \NP:Neo:MainState_1\ : bit;
SIGNAL \NP:Neo:MainState_0\ : bit;
SIGNAL \NP:Net_3\ : bit;
SIGNAL \NP:Neo:SpaceForData\ : bit;
SIGNAL \NP:Neo:LoadCounter\ : bit;
SIGNAL \NP:Neo:EnableCounter\ : bit;
SIGNAL \NP:Neo:TimerActive\ : bit;
SIGNAL \NP:Neo:ReloadPulsewidthCounters\ : bit;
SIGNAL \NP:Neo:Timeout\ : bit;
SIGNAL \NP:Neo:ONTimeDone\ : bit;
SIGNAL \NP:Neo:CurrentBit\ : bit;
SIGNAL \NP:Neo:OFFTimeDone\ : bit;
SIGNAL \NP:Neo:EnablePulseWidthCounters\ : bit;
SIGNAL \NP:Neo:DPTH_d0_load\ : bit;
SIGNAL \NP:Neo:DPTH_d1_load\ : bit;
SIGNAL \NP:Neo:DPTH_f0_load\ : bit;
SIGNAL \NP:Neo:DPTH_f1_load\ : bit;
SIGNAL \NP:Neo:DPTH_route_si\ : bit;
SIGNAL \NP:Neo:DPTH_route_ci\ : bit;
SIGNAL \NP:Neo:DPTH_select_0\ : bit;
SIGNAL \NP:Neo:DPTH_select_1\ : bit;
SIGNAL \NP:Neo:DPTH_select_2\ : bit;
SIGNAL \NP:Neo:BITCNT_en\ : bit;
SIGNAL \NP:Neo:BITCNT_load\ : bit;
SIGNAL \NP:Neo:BITCNT_reset\ : bit;
SIGNAL \NP:Neo:ONTime_en\ : bit;
SIGNAL \NP:Neo:ONTime_load\ : bit;
SIGNAL \NP:Neo:ONTime_reset\ : bit;
SIGNAL \NP:Neo:OFFTime_en\ : bit;
SIGNAL \NP:Neo:OFFTime_load\ : bit;
SIGNAL \NP:Neo:OFFTime_reset\ : bit;
SIGNAL \NP:Neo:DPTH:ce0\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ce0\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cl0\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cl0\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:z0\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:z0\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ff0\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ff0\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ce1\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ce1\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cl1\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cl1\:SIGNAL IS 2;
SIGNAL \NP:Neo:CycleTimeout\ : bit;
SIGNAL \NP:Neo:DPTH:ff1\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ff1\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ov_msb\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ov_msb\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:co_msb\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:co_msb\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cmsb\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cmsb\:SIGNAL IS 2;
SIGNAL \NP:Neo:ShiftOut\ : bit;
SIGNAL \NP:Neo:NoData\ : bit;
SIGNAL \NP:Neo:DPTH:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ce0_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cl0_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:z0_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:z0_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ff0_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ce1_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cl1_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:z1_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:z1_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ff1_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:co_msb_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:cmsb_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:so_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:so_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:DPTH:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NP:Neo:DPTH:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NP:Neo:FinalBit\ : bit;
SIGNAL \NP:Neo:BITCNT_count_6\ : bit;
SIGNAL \NP:Neo:BITCNT_count_5\ : bit;
SIGNAL \NP:Neo:BITCNT_count_4\ : bit;
SIGNAL \NP:Neo:BITCNT_count_3\ : bit;
SIGNAL \NP:Neo:BITCNT_count_2\ : bit;
SIGNAL \NP:Neo:BITCNT_count_1\ : bit;
SIGNAL \NP:Neo:BITCNT_count_0\ : bit;
SIGNAL \NP:Neo:ONTime_count_6\ : bit;
SIGNAL \NP:Neo:ONTime_count_5\ : bit;
SIGNAL \NP:Neo:ONTime_count_4\ : bit;
SIGNAL \NP:Neo:ONTime_count_3\ : bit;
SIGNAL \NP:Neo:ONTime_count_2\ : bit;
SIGNAL \NP:Neo:ONTime_count_1\ : bit;
SIGNAL \NP:Neo:ONTime_count_0\ : bit;
SIGNAL \NP:Neo:OFFTime_count_6\ : bit;
SIGNAL \NP:Neo:OFFTime_count_5\ : bit;
SIGNAL \NP:Neo:OFFTime_count_4\ : bit;
SIGNAL \NP:Neo:OFFTime_count_3\ : bit;
SIGNAL \NP:Neo:OFFTime_count_2\ : bit;
SIGNAL \NP:Neo:OFFTime_count_1\ : bit;
SIGNAL \NP:Neo:OFFTime_count_0\ : bit;
SIGNAL \NP:Net_13\ : bit;
SIGNAL Net_141 : bit;
SIGNAL tmpOE__trigger_net_0 : bit;
SIGNAL Net_142 : bit;
SIGNAL tmpFB_0__trigger_net_0 : bit;
SIGNAL tmpIO_0__trigger_net_0 : bit;
TERMINAL tmpSIOVREF__trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__trigger_net_0 : bit;
SIGNAL tmpOE__echo_2_net_0 : bit;
SIGNAL Net_479 : bit;
SIGNAL tmpIO_0__echo_2_net_0 : bit;
TERMINAL tmpSIOVREF__echo_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__echo_2_net_0 : bit;
SIGNAL Net_181 : bit;
SIGNAL Net_143 : bit;
SIGNAL \pulseCounter:Net_43\ : bit;
SIGNAL Net_144 : bit;
SIGNAL \pulseCounter:Net_49\ : bit;
SIGNAL \pulseCounter:Net_82\ : bit;
SIGNAL \pulseCounter:Net_89\ : bit;
SIGNAL \pulseCounter:Net_95\ : bit;
SIGNAL \pulseCounter:Net_91\ : bit;
SIGNAL \pulseCounter:Net_102\ : bit;
SIGNAL Net_1345 : bit;
SIGNAL \pulseCounter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_7\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_6\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_5\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_4\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_3\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_2\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:control_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \pulseCounter:CounterUDB:prevCapture\ : bit;
SIGNAL Net_395 : bit;
SIGNAL \pulseCounter:CounterUDB:capt_rising\ : bit;
SIGNAL \pulseCounter:CounterUDB:capt_falling\ : bit;
SIGNAL \pulseCounter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \pulseCounter:CounterUDB:hwCapture\ : bit;
SIGNAL \pulseCounter:CounterUDB:reload\ : bit;
SIGNAL \pulseCounter:CounterUDB:final_enable\ : bit;
SIGNAL \pulseCounter:CounterUDB:counter_enable\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:per_zero\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_2\ : bit;
SIGNAL \pulseCounter:CounterUDB:overflow_status\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_3\ : bit;
SIGNAL \pulseCounter:CounterUDB:underflow_status\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_4\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_5\ : bit;
SIGNAL \pulseCounter:CounterUDB:fifo_full\ : bit;
SIGNAL \pulseCounter:CounterUDB:status_6\ : bit;
SIGNAL \pulseCounter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \pulseCounter:CounterUDB:overflow\ : bit;
SIGNAL \pulseCounter:CounterUDB:dp_dir\ : bit;
SIGNAL \pulseCounter:CounterUDB:per_equal\ : bit;
SIGNAL \pulseCounter:CounterUDB:underflow\ : bit;
SIGNAL \pulseCounter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:tc_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_less\ : bit;
SIGNAL \pulseCounter:CounterUDB:prevCompare\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_145 : bit;
SIGNAL \pulseCounter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_670 : bit;
SIGNAL \pulseCounter:CounterUDB:count_enable\ : bit;
SIGNAL \pulseCounter:CounterUDB:reload_tc\ : bit;
SIGNAL \pulseCounter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \pulseCounter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc16\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc17\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc1\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc10\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc2\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc3\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:nc30\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc31\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \pulseCounter:CounterUDB:nc43\ : bit;
SIGNAL \pulseCounter:CounterUDB:per_FF\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_equal\ : bit;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pulseCounter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL cydff_1 : bit;
SIGNAL Net_399 : bit;
SIGNAL tmpOE__echo_1_net_0 : bit;
SIGNAL Net_1353 : bit;
SIGNAL tmpIO_0__echo_1_net_0 : bit;
TERMINAL tmpSIOVREF__echo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__echo_1_net_0 : bit;
SIGNAL Net_200 : bit;
SIGNAL Net_70 : bit;
SIGNAL tmpOE__echo_3_net_0 : bit;
SIGNAL Net_1373 : bit;
SIGNAL tmpIO_0__echo_3_net_0 : bit;
TERMINAL tmpSIOVREF__echo_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__echo_3_net_0 : bit;
SIGNAL tmpOE__echo_4_net_0 : bit;
SIGNAL Net_1374 : bit;
SIGNAL tmpIO_0__echo_4_net_0 : bit;
TERMINAL tmpSIOVREF__echo_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__echo_4_net_0 : bit;
SIGNAL Net_496 : bit;
SIGNAL Net_481 : bit;
SIGNAL Net_1355 : bit;
SIGNAL Net_1354 : bit;
SIGNAL Net_1356 : bit;
SIGNAL Net_1350 : bit;
SIGNAL \triggerPWM:PWMUDB:km_run\ : bit;
SIGNAL \triggerPWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \triggerPWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:control_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:prevCapture\ : bit;
SIGNAL \triggerPWM:PWMUDB:capt_rising\ : bit;
SIGNAL \triggerPWM:PWMUDB:capt_falling\ : bit;
SIGNAL \triggerPWM:PWMUDB:hwCapture\ : bit;
SIGNAL \triggerPWM:PWMUDB:hwEnable\ : bit;
SIGNAL \triggerPWM:PWMUDB:trig_last\ : bit;
SIGNAL \triggerPWM:PWMUDB:trig_rise\ : bit;
SIGNAL \triggerPWM:PWMUDB:trig_fall\ : bit;
SIGNAL \triggerPWM:PWMUDB:trig_out\ : bit;
SIGNAL \triggerPWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \triggerPWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \triggerPWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \triggerPWM:PWMUDB:final_enable\ : bit;
SIGNAL \triggerPWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \triggerPWM:PWMUDB:tc_i\ : bit;
SIGNAL \triggerPWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \triggerPWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \triggerPWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \triggerPWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \triggerPWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \triggerPWM:PWMUDB:sc_kill\ : bit;
SIGNAL \triggerPWM:PWMUDB:min_kill\ : bit;
SIGNAL \triggerPWM:PWMUDB:final_kill\ : bit;
SIGNAL \triggerPWM:PWMUDB:km_tc\ : bit;
SIGNAL \triggerPWM:PWMUDB:db_tc\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_sel\ : bit;
SIGNAL \triggerPWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:final_capture\ : bit;
SIGNAL \triggerPWM:PWMUDB:nc2\ : bit;
SIGNAL \triggerPWM:PWMUDB:nc3\ : bit;
SIGNAL \triggerPWM:PWMUDB:nc1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:nc4\ : bit;
SIGNAL \triggerPWM:PWMUDB:nc5\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:nc6\ : bit;
SIGNAL \triggerPWM:PWMUDB:nc7\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \triggerPWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \triggerPWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \triggerPWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \triggerPWM:PWMUDB:fifo_full\ : bit;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \triggerPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \triggerPWM:PWMUDB:compare1\ : bit;
SIGNAL \triggerPWM:PWMUDB:compare2\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm_i\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \triggerPWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \triggerPWM:Net_101\ : bit;
SIGNAL \triggerPWM:Net_96\ : bit;
SIGNAL Net_251 : bit;
SIGNAL Net_252 : bit;
SIGNAL \triggerPWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \triggerPWM:PWMUDB:cmp1\ : bit;
SIGNAL \triggerPWM:PWMUDB:cmp2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_253 : bit;
SIGNAL \triggerPWM:Net_55\ : bit;
SIGNAL Net_250 : bit;
SIGNAL \triggerPWM:Net_113\ : bit;
SIGNAL \triggerPWM:Net_107\ : bit;
SIGNAL \triggerPWM:Net_114\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Pin1_dir2_net_0 : bit;
SIGNAL tmpFB_0__Pin1_dir2_net_0 : bit;
SIGNAL tmpIO_0__Pin1_dir2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin1_dir2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin1_dir2_net_0 : bit;
SIGNAL tmpOE__Pin1_dir1_net_0 : bit;
SIGNAL tmpFB_0__Pin1_dir1_net_0 : bit;
SIGNAL tmpIO_0__Pin1_dir1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin1_dir1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin1_dir1_net_0 : bit;
SIGNAL tmpOE__Pin2_dir1_net_0 : bit;
SIGNAL tmpFB_0__Pin2_dir1_net_0 : bit;
SIGNAL tmpIO_0__Pin2_dir1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin2_dir1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin2_dir1_net_0 : bit;
SIGNAL tmpOE__Pin2_dir2_net_0 : bit;
SIGNAL tmpFB_0__Pin2_dir2_net_0 : bit;
SIGNAL tmpIO_0__Pin2_dir2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin2_dir2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin2_dir2_net_0 : bit;
SIGNAL \motorPWM_1:PWMUDB:km_run\ : bit;
SIGNAL \motorPWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \motorPWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:control_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \motorPWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \motorPWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \motorPWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \motorPWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \motorPWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \motorPWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \motorPWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \motorPWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \motorPWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \motorPWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \motorPWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \motorPWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \motorPWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \motorPWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \motorPWM_1:PWMUDB:reset\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:status_0\ : bit;
SIGNAL \motorPWM_1:Net_55\ : bit;
SIGNAL \motorPWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \motorPWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_1:PWMUDB:compare1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:compare2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \motorPWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \motorPWM_1:Net_101\ : bit;
SIGNAL \motorPWM_1:Net_96\ : bit;
SIGNAL Net_264 : bit;
SIGNAL Net_265 : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_173 : bit;
SIGNAL Net_266 : bit;
SIGNAL Net_263 : bit;
SIGNAL \motorPWM_1:Net_113\ : bit;
SIGNAL \motorPWM_1:Net_107\ : bit;
SIGNAL \motorPWM_1:Net_114\ : bit;
SIGNAL tmpOE__Pin_pwm1_net_0 : bit;
SIGNAL tmpFB_0__Pin_pwm1_net_0 : bit;
SIGNAL tmpIO_0__Pin_pwm1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_pwm1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_pwm1_net_0 : bit;
SIGNAL Net_1507 : bit;
SIGNAL tmpOE__ballsig_net_0 : bit;
SIGNAL tmpIO_0__ballsig_net_0 : bit;
TERMINAL tmpSIOVREF__ballsig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ballsig_net_0 : bit;
SIGNAL Net_1510 : bit;
SIGNAL tmpOE__Pin_rpi_start_stop_net_0 : bit;
SIGNAL tmpIO_0__Pin_rpi_start_stop_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_rpi_start_stop_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_rpi_start_stop_net_0 : bit;
SIGNAL tmpOE__Pin_score_net_0 : bit;
SIGNAL tmpFB_0__Pin_score_net_0 : bit;
SIGNAL tmpIO_0__Pin_score_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_score_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_score_net_0 : bit;
SIGNAL Net_1514 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_235\ : bit;
SIGNAL Net_180 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_385\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
TERMINAL Net_177 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_184 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_383\ : bit;
SIGNAL tmpOE__Scale_input_net_0 : bit;
SIGNAL tmpFB_0__Scale_input_net_0 : bit;
SIGNAL tmpIO_0__Scale_input_net_0 : bit;
TERMINAL tmpSIOVREF__Scale_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Scale_input_net_0 : bit;
SIGNAL \motorPWM_2:PWMUDB:km_run\ : bit;
SIGNAL \motorPWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:control_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \motorPWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \motorPWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \motorPWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \motorPWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \motorPWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \motorPWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \motorPWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \motorPWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \motorPWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \motorPWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \motorPWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \motorPWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \motorPWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \motorPWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \motorPWM_2:PWMUDB:reset\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:status_0\ : bit;
SIGNAL \motorPWM_2:Net_55\ : bit;
SIGNAL \motorPWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \motorPWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motorPWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motorPWM_2:PWMUDB:compare1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:compare2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \motorPWM_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \motorPWM_2:Net_101\ : bit;
SIGNAL \motorPWM_2:Net_96\ : bit;
SIGNAL Net_276 : bit;
SIGNAL Net_277 : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODIN3_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODIN3_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1540 : bit;
SIGNAL Net_278 : bit;
SIGNAL Net_275 : bit;
SIGNAL \motorPWM_2:Net_113\ : bit;
SIGNAL \motorPWM_2:Net_107\ : bit;
SIGNAL \motorPWM_2:Net_114\ : bit;
SIGNAL tmpOE__Pin_pwm2_net_0 : bit;
SIGNAL tmpFB_0__Pin_pwm2_net_0 : bit;
SIGNAL tmpIO_0__Pin_pwm2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_pwm2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_pwm2_net_0 : bit;
SIGNAL \soundUART:Net_9\ : bit;
SIGNAL \soundUART:Net_61\ : bit;
SIGNAL \soundUART:BUART:clock_op\ : bit;
SIGNAL \soundUART:BUART:reset_reg\ : bit;
SIGNAL \soundUART:BUART:tx_hd_send_break\ : bit;
SIGNAL \soundUART:BUART:HalfDuplexSend\ : bit;
SIGNAL \soundUART:BUART:FinalParityType_1\ : bit;
SIGNAL \soundUART:BUART:FinalParityType_0\ : bit;
SIGNAL \soundUART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \soundUART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \soundUART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \soundUART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \soundUART:BUART:reset_sr\ : bit;
SIGNAL \soundUART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_198 : bit;
SIGNAL \soundUART:BUART:txn\ : bit;
SIGNAL Net_205 : bit;
SIGNAL \soundUART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_206 : bit;
SIGNAL \soundUART:BUART:tx_state_1\ : bit;
SIGNAL \soundUART:BUART:tx_state_0\ : bit;
SIGNAL \soundUART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \soundUART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:tx_shift_out\ : bit;
SIGNAL \soundUART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \soundUART:BUART:tx_fifo_empty\ : bit;
SIGNAL \soundUART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \soundUART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \soundUART:BUART:counter_load_not\ : bit;
SIGNAL \soundUART:BUART:tx_state_2\ : bit;
SIGNAL \soundUART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \soundUART:BUART:tx_counter_dp\ : bit;
SIGNAL \soundUART:BUART:sc_out_7\ : bit;
SIGNAL \soundUART:BUART:sc_out_6\ : bit;
SIGNAL \soundUART:BUART:sc_out_5\ : bit;
SIGNAL \soundUART:BUART:sc_out_4\ : bit;
SIGNAL \soundUART:BUART:sc_out_3\ : bit;
SIGNAL \soundUART:BUART:sc_out_2\ : bit;
SIGNAL \soundUART:BUART:sc_out_1\ : bit;
SIGNAL \soundUART:BUART:sc_out_0\ : bit;
SIGNAL \soundUART:BUART:tx_counter_tc\ : bit;
SIGNAL \soundUART:BUART:tx_status_6\ : bit;
SIGNAL \soundUART:BUART:tx_status_5\ : bit;
SIGNAL \soundUART:BUART:tx_status_4\ : bit;
SIGNAL \soundUART:BUART:tx_status_0\ : bit;
SIGNAL \soundUART:BUART:tx_status_1\ : bit;
SIGNAL \soundUART:BUART:tx_status_2\ : bit;
SIGNAL \soundUART:BUART:tx_status_3\ : bit;
SIGNAL Net_201 : bit;
SIGNAL \soundUART:BUART:tx_bitclk\ : bit;
SIGNAL \soundUART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \soundUART:BUART:tx_mark\ : bit;
SIGNAL \soundUART:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \NP:Neo:MainState_2\\D\ : bit;
SIGNAL \NP:Neo:MainState_1\\D\ : bit;
SIGNAL \NP:Neo:MainState_0\\D\ : bit;
SIGNAL \NP:Neo:CurrentBit\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \pulseCounter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL \triggerPWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \triggerPWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \motorPWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \motorPWM_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \soundUART:BUART:reset_reg\\D\ : bit;
SIGNAL \soundUART:BUART:txn\\D\ : bit;
SIGNAL \soundUART:BUART:tx_state_1\\D\ : bit;
SIGNAL \soundUART:BUART:tx_state_0\\D\ : bit;
SIGNAL \soundUART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_201D : bit;
SIGNAL \soundUART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \soundUART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \soundUART:BUART:tx_mark\\D\ : bit;
SIGNAL \soundUART:BUART:tx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Data_net_0 <=  ('1') ;

Net_58 <= ((not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_1\));

\NP:Neo:LoadCounter\ <= ((not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\));

\NP:Neo:ReloadPulsewidthCounters\ <= ((not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_2\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\));

\NP:Neo:EnablePulseWidthCounters\ <= ((not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_2\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_1\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\));

\NP:Neo:DPTH_select_2\ <= (\NP:Neo:MainState_1\
	OR \NP:Neo:MainState_2\);

\NP:Neo:MainState_2\\D\ <= ((not \NP:Neo:MainState_2\ and \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\ and \NP:Neo:CycleTimeout\));

\NP:Neo:MainState_1\\D\ <= ((not \NP:Neo:MainState_2\ and not \NP:Neo:CycleTimeout\ and \NP:Neo:MainState_0\)
	OR (not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and not \NP:Neo:FinalBit\ and \NP:Neo:MainState_2\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_1\));

\NP:Neo:MainState_0\\D\ <= ((not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and not \NP:Neo:CurrentBit\ and \NP:Neo:MainState_1\ and \NP:Neo:OFFTimeDone\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_1\ and \NP:Neo:ONTimeDone\ and \NP:Neo:CurrentBit\)
	OR (not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and not \NP:Neo:NoData\ and \NP:Neo:FinalBit\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:CycleTimeout\ and \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and not \NP:Neo:NoData\));

\NP:Neo:CurrentBit\\D\ <= ((not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_2\ and \NP:Neo:ShiftOut\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\ and \NP:Neo:ShiftOut\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_0\ and \NP:Neo:CurrentBit\)
	OR (\NP:Neo:MainState_2\ and \NP:Neo:MainState_0\ and \NP:Neo:CurrentBit\)
	OR (\NP:Neo:MainState_1\ and \NP:Neo:CurrentBit\));

\pulseCounter:CounterUDB:hwCapture\ <= ((not \pulseCounter:CounterUDB:prevCapture\ and Net_395));

\pulseCounter:CounterUDB:status_0\ <= ((not \pulseCounter:CounterUDB:prevCompare\ and \pulseCounter:CounterUDB:cmp_out_i\));

\pulseCounter:CounterUDB:status_2\ <= ((not \pulseCounter:CounterUDB:overflow_reg_i\ and \pulseCounter:CounterUDB:per_equal\));

\pulseCounter:CounterUDB:count_enable\ <= ((not Net_479 and not \pulseCounter:CounterUDB:count_stored_i\ and not Net_1353 and not Net_1373 and not Net_1374 and \pulseCounter:CounterUDB:control_7\)
	OR (not \pulseCounter:CounterUDB:count_stored_i\ and not Net_70 and \pulseCounter:CounterUDB:control_7\));

Net_399 <= ((not Net_479 and not Net_1353 and not Net_1373 and not Net_1374));

Net_670 <= ((not Net_479 and not Net_1353 and not Net_1373 and not Net_1374)
	OR not Net_70);

Net_1355 <= (not Net_1353);

Net_1354 <= (not Net_479);

Net_1356 <= (not Net_1373);

Net_1350 <= (not Net_1374);

\triggerPWM:PWMUDB:sc_kill_tmp\\D\ <= (not \triggerPWM:PWMUDB:tc_i\);

\triggerPWM:PWMUDB:dith_count_1\\D\ <= ((not \triggerPWM:PWMUDB:dith_count_1\ and \triggerPWM:PWMUDB:tc_i\ and \triggerPWM:PWMUDB:dith_count_0\)
	OR (not \triggerPWM:PWMUDB:dith_count_0\ and \triggerPWM:PWMUDB:dith_count_1\)
	OR (not \triggerPWM:PWMUDB:tc_i\ and \triggerPWM:PWMUDB:dith_count_1\));

\triggerPWM:PWMUDB:dith_count_0\\D\ <= ((not \triggerPWM:PWMUDB:dith_count_0\ and \triggerPWM:PWMUDB:tc_i\)
	OR (not \triggerPWM:PWMUDB:tc_i\ and \triggerPWM:PWMUDB:dith_count_0\));

\triggerPWM:PWMUDB:tc_i_reg\\D\ <= ((\triggerPWM:PWMUDB:runmode_enable\ and \triggerPWM:PWMUDB:tc_i\));

\triggerPWM:PWMUDB:pwm_i\ <= ((\triggerPWM:PWMUDB:runmode_enable\ and \triggerPWM:PWMUDB:cmp1_less\));

\motorPWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \motorPWM_1:PWMUDB:tc_i\);

\motorPWM_1:PWMUDB:dith_count_1\\D\ <= ((not \motorPWM_1:PWMUDB:dith_count_1\ and \motorPWM_1:PWMUDB:tc_i\ and \motorPWM_1:PWMUDB:dith_count_0\)
	OR (not \motorPWM_1:PWMUDB:dith_count_0\ and \motorPWM_1:PWMUDB:dith_count_1\)
	OR (not \motorPWM_1:PWMUDB:tc_i\ and \motorPWM_1:PWMUDB:dith_count_1\));

\motorPWM_1:PWMUDB:dith_count_0\\D\ <= ((not \motorPWM_1:PWMUDB:dith_count_0\ and \motorPWM_1:PWMUDB:tc_i\)
	OR (not \motorPWM_1:PWMUDB:tc_i\ and \motorPWM_1:PWMUDB:dith_count_0\));

\motorPWM_1:PWMUDB:cmp1_status\ <= ((not \motorPWM_1:PWMUDB:prevCompare1\ and \motorPWM_1:PWMUDB:cmp1_less\));

\motorPWM_1:PWMUDB:status_2\ <= ((\motorPWM_1:PWMUDB:runmode_enable\ and \motorPWM_1:PWMUDB:tc_i\));

\motorPWM_1:PWMUDB:pwm_i\ <= ((\motorPWM_1:PWMUDB:runmode_enable\ and \motorPWM_1:PWMUDB:cmp1_less\));

Net_1514 <= (not Net_1510);

\motorPWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \motorPWM_2:PWMUDB:tc_i\);

\motorPWM_2:PWMUDB:dith_count_1\\D\ <= ((not \motorPWM_2:PWMUDB:dith_count_1\ and \motorPWM_2:PWMUDB:tc_i\ and \motorPWM_2:PWMUDB:dith_count_0\)
	OR (not \motorPWM_2:PWMUDB:dith_count_0\ and \motorPWM_2:PWMUDB:dith_count_1\)
	OR (not \motorPWM_2:PWMUDB:tc_i\ and \motorPWM_2:PWMUDB:dith_count_1\));

\motorPWM_2:PWMUDB:dith_count_0\\D\ <= ((not \motorPWM_2:PWMUDB:dith_count_0\ and \motorPWM_2:PWMUDB:tc_i\)
	OR (not \motorPWM_2:PWMUDB:tc_i\ and \motorPWM_2:PWMUDB:dith_count_0\));

\motorPWM_2:PWMUDB:cmp1_status\ <= ((not \motorPWM_2:PWMUDB:prevCompare1\ and \motorPWM_2:PWMUDB:cmp1_less\));

\motorPWM_2:PWMUDB:status_2\ <= ((\motorPWM_2:PWMUDB:runmode_enable\ and \motorPWM_2:PWMUDB:tc_i\));

\motorPWM_2:PWMUDB:pwm_i\ <= ((\motorPWM_2:PWMUDB:runmode_enable\ and \motorPWM_2:PWMUDB:cmp1_less\));

Net_198 <= (not \soundUART:BUART:txn\);

\soundUART:BUART:counter_load_not\ <= ((not \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_state_2\)
	OR \soundUART:BUART:tx_state_0\
	OR \soundUART:BUART:tx_state_1\);

\soundUART:BUART:tx_status_0\ <= ((not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_fifo_empty\ and \soundUART:BUART:tx_state_2\));

\soundUART:BUART:tx_status_2\ <= (not \soundUART:BUART:tx_fifo_notfull\);

Net_201D <= ((not \soundUART:BUART:reset_reg\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and \soundUART:BUART:tx_state_0\)
	OR (not \soundUART:BUART:reset_reg\ and \soundUART:BUART:tx_state_1\));

\soundUART:BUART:tx_bitclk\\D\ <= ((not \soundUART:BUART:tx_state_2\ and \soundUART:BUART:tx_bitclk_enable_pre\)
	OR (\soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_bitclk_enable_pre\)
	OR (\soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_bitclk_enable_pre\));

\soundUART:BUART:tx_mark\\D\ <= ((not \soundUART:BUART:reset_reg\ and \soundUART:BUART:tx_mark\));

\soundUART:BUART:tx_state_2\\D\ <= ((not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_2\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_counter_dp\ and \soundUART:BUART:tx_bitclk\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_2\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_bitclk\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_state_2\));

\soundUART:BUART:tx_state_1\\D\ <= ((not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_state_2\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_bitclk\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_2\ and not \soundUART:BUART:tx_bitclk\ and \soundUART:BUART:tx_state_1\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_0\ and not \soundUART:BUART:tx_counter_dp\ and \soundUART:BUART:tx_state_1\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_2\));

\soundUART:BUART:tx_state_0\\D\ <= ((not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_fifo_empty\ and \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_state_0\ and not \soundUART:BUART:tx_fifo_empty\ and not \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_bitclk_enable_pre\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_2\ and not \soundUART:BUART:tx_bitclk\ and \soundUART:BUART:tx_state_0\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_fifo_empty\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_2\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_state_2\));

\soundUART:BUART:txn\\D\ <= ((not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_0\ and not \soundUART:BUART:tx_shift_out\ and not \soundUART:BUART:tx_state_2\ and not \soundUART:BUART:tx_counter_dp\ and \soundUART:BUART:tx_state_1\ and \soundUART:BUART:tx_bitclk\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_state_2\ and not \soundUART:BUART:tx_bitclk\ and \soundUART:BUART:tx_state_0\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_shift_out\ and not \soundUART:BUART:tx_state_2\ and \soundUART:BUART:tx_state_0\)
	OR (not \soundUART:BUART:reset_reg\ and not \soundUART:BUART:tx_bitclk\ and \soundUART:BUART:txn\ and \soundUART:BUART:tx_state_1\)
	OR (not \soundUART:BUART:reset_reg\ and \soundUART:BUART:txn\ and \soundUART:BUART:tx_state_2\));

\soundUART:BUART:tx_parity_bit\\D\ <= ((not \soundUART:BUART:tx_state_0\ and \soundUART:BUART:txn\ and \soundUART:BUART:tx_parity_bit\)
	OR (not \soundUART:BUART:tx_state_1\ and not \soundUART:BUART:tx_state_0\ and \soundUART:BUART:tx_parity_bit\)
	OR \soundUART:BUART:tx_parity_bit\);

Data:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>Net_58,
		fb=>(tmpFB_0__Data_net_0),
		analog=>(open),
		io=>(tmpIO_0__Data_net_0),
		siovref=>(tmpSIOVREF__Data_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Data_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2a7014c5-2cde-45dd-9042-d5c4cf34ad7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"78125000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_49,
		dig_domain_out=>open);
\NP:Neo:DPTH:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000011110000000000001000000000000000100000000000000010110000000000001000000000101000000010000010100000001000011111111000000001111111111111111001000000000000000000000111100000001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_49,
		cs_addr=>(\NP:Neo:DPTH_select_2\, \NP:Neo:MainState_1\, \NP:Neo:MainState_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\NP:Neo:CycleTimeout\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\NP:Neo:ShiftOut\,
		f0_bus_stat=>\NP:Net_3\,
		f0_blk_stat=>\NP:Neo:NoData\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NP:Neo:BITCNT:Counter7\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_49,
		reset=>zero,
		load=>\NP:Neo:LoadCounter\,
		enable=>\NP:Neo:ReloadPulsewidthCounters\,
		count=>(\NP:Neo:BITCNT_count_6\, \NP:Neo:BITCNT_count_5\, \NP:Neo:BITCNT_count_4\, \NP:Neo:BITCNT_count_3\,
			\NP:Neo:BITCNT_count_2\, \NP:Neo:BITCNT_count_1\, \NP:Neo:BITCNT_count_0\),
		tc=>\NP:Neo:FinalBit\);
\NP:Neo:ONTime:Counter7\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_49,
		reset=>zero,
		load=>\NP:Neo:ReloadPulsewidthCounters\,
		enable=>\NP:Neo:EnablePulseWidthCounters\,
		count=>(\NP:Neo:ONTime_count_6\, \NP:Neo:ONTime_count_5\, \NP:Neo:ONTime_count_4\, \NP:Neo:ONTime_count_3\,
			\NP:Neo:ONTime_count_2\, \NP:Neo:ONTime_count_1\, \NP:Neo:ONTime_count_0\),
		tc=>\NP:Neo:ONTimeDone\);
\NP:Neo:OFFTime:Counter7\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_49,
		reset=>zero,
		load=>\NP:Neo:ReloadPulsewidthCounters\,
		enable=>\NP:Neo:EnablePulseWidthCounters\,
		count=>(\NP:Neo:OFFTime_count_6\, \NP:Neo:OFFTime_count_5\, \NP:Neo:OFFTime_count_4\, \NP:Neo:OFFTime_count_3\,
			\NP:Neo:OFFTime_count_2\, \NP:Neo:OFFTime_count_1\, \NP:Neo:OFFTime_count_0\),
		tc=>\NP:Neo:OFFTimeDone\);
\NP:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\NP:Net_3\,
		trq=>zero,
		nrq=>\NP:Net_13\);
trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20cca68d-62b0-4f07-a53b-0abe2069485c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>Net_142,
		fb=>(tmpFB_0__trigger_net_0),
		analog=>(open),
		io=>(tmpIO_0__trigger_net_0),
		siovref=>(tmpSIOVREF__trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__trigger_net_0);
echo_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d49dd69-066d-478c-88e3-540fbc4460ff",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_479,
		analog=>(open),
		io=>(tmpIO_0__echo_2_net_0),
		siovref=>(tmpSIOVREF__echo_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__echo_2_net_0);
pulseInt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_181);
\pulseCounter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1345,
		enable=>tmpOE__Data_net_0,
		clock_out=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\);
\pulseCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1345,
		enable=>tmpOE__Data_net_0,
		clock_out=>\pulseCounter:CounterUDB:Clk_Ctl_i\);
\pulseCounter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pulseCounter:CounterUDB:Clk_Ctl_i\,
		control=>(\pulseCounter:CounterUDB:control_7\, \pulseCounter:CounterUDB:control_6\, \pulseCounter:CounterUDB:control_5\, \pulseCounter:CounterUDB:control_4\,
			\pulseCounter:CounterUDB:control_3\, \pulseCounter:CounterUDB:control_2\, \pulseCounter:CounterUDB:control_1\, \pulseCounter:CounterUDB:control_0\));
\pulseCounter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\pulseCounter:CounterUDB:status_6\, \pulseCounter:CounterUDB:status_5\, \pulseCounter:CounterUDB:hwCapture\, zero,
			\pulseCounter:CounterUDB:status_2\, \pulseCounter:CounterUDB:status_1\, \pulseCounter:CounterUDB:status_0\),
		interrupt=>Net_181);
\pulseCounter:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Data_net_0, \pulseCounter:CounterUDB:count_enable\, \pulseCounter:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\pulseCounter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pulseCounter:CounterUDB:nc16\,
		cl0=>\pulseCounter:CounterUDB:nc17\,
		z0=>\pulseCounter:CounterUDB:nc1\,
		ff0=>\pulseCounter:CounterUDB:nc10\,
		ce1=>\pulseCounter:CounterUDB:nc2\,
		cl1=>\pulseCounter:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\pulseCounter:CounterUDB:nc30\,
		f0_blk_stat=>\pulseCounter:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\pulseCounter:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\pulseCounter:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\pulseCounter:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\pulseCounter:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\pulseCounter:CounterUDB:sC16:counterdp:cap_1\, \pulseCounter:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\pulseCounter:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pulseCounter:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Data_net_0, \pulseCounter:CounterUDB:count_enable\, \pulseCounter:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\pulseCounter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pulseCounter:CounterUDB:per_equal\,
		cl0=>\pulseCounter:CounterUDB:nc43\,
		z0=>\pulseCounter:CounterUDB:status_1\,
		ff0=>\pulseCounter:CounterUDB:per_FF\,
		ce1=>\pulseCounter:CounterUDB:cmp_equal\,
		cl1=>\pulseCounter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\pulseCounter:CounterUDB:status_6\,
		f0_blk_stat=>\pulseCounter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\pulseCounter:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\pulseCounter:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\pulseCounter:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\pulseCounter:CounterUDB:sC16:counterdp:msb\,
		cei=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_1\, \pulseCounter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\pulseCounter:CounterUDB:sC16:counterdp:cap_1\, \pulseCounter:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\pulseCounter:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
echo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"848fed6b-97e4-4991-855c-2e8a3bb4ff47",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_1353,
		analog=>(open),
		io=>(tmpIO_0__echo_1_net_0),
		siovref=>(tmpSIOVREF__echo_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__echo_1_net_0);
echo_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"775645d9-6dba-437d-a0c0-251e954f745c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_1373,
		analog=>(open),
		io=>(tmpIO_0__echo_3_net_0),
		siovref=>(tmpSIOVREF__echo_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__echo_3_net_0);
echo_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"114a9953-31aa-4df9-92b0-68e90e011d27",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_1374,
		analog=>(open),
		io=>(tmpIO_0__echo_4_net_0),
		siovref=>(tmpSIOVREF__echo_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__echo_4_net_0);
echoInt_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1355);
echoInt_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1354);
echoInt_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1356);
echoInt_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1350);
CLK_500kHz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b729b3c3-ff8d-481d-917f-fe877fa2e685",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_70,
		dig_domain_out=>open);
\triggerPWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__Data_net_0,
		clock_out=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\);
\triggerPWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\triggerPWM:PWMUDB:control_7\, \triggerPWM:PWMUDB:control_6\, \triggerPWM:PWMUDB:control_5\, \triggerPWM:PWMUDB:control_4\,
			\triggerPWM:PWMUDB:control_3\, \triggerPWM:PWMUDB:control_2\, \triggerPWM:PWMUDB:control_1\, \triggerPWM:PWMUDB:control_0\));
\triggerPWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\triggerPWM:PWMUDB:tc_i\, \triggerPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\triggerPWM:PWMUDB:nc2\,
		cl0=>\triggerPWM:PWMUDB:nc3\,
		z0=>\triggerPWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\triggerPWM:PWMUDB:nc4\,
		cl1=>\triggerPWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\triggerPWM:PWMUDB:nc6\,
		f1_blk_stat=>\triggerPWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\triggerPWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\triggerPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\triggerPWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\triggerPWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\triggerPWM:PWMUDB:sP16:pwmdp:cap_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\triggerPWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\triggerPWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\triggerPWM:PWMUDB:tc_i\, \triggerPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\triggerPWM:PWMUDB:cmp1_eq\,
		cl0=>\triggerPWM:PWMUDB:cmp1_less\,
		z0=>\triggerPWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\triggerPWM:PWMUDB:cmp2_eq\,
		cl1=>\triggerPWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\triggerPWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\triggerPWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\triggerPWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\triggerPWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\triggerPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\triggerPWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\triggerPWM:PWMUDB:sP16:pwmdp:cap_1\, \triggerPWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\triggerPWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
CLK_24MHz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ea6c9f9d-01e8-462c-a2f4-230259220981",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1345,
		dig_domain_out=>open);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"054e4a46-6227-4b1d-9551-b1c7c9e8c7e3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Pin1_dir2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c80258d-b9b9-43f8-8b9d-dbcf27b18800",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin1_dir2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin1_dir2_net_0),
		siovref=>(tmpSIOVREF__Pin1_dir2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin1_dir2_net_0);
Pin1_dir1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4444499a-046a-4d50-87f5-03ff939bc5e8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin1_dir1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin1_dir1_net_0),
		siovref=>(tmpSIOVREF__Pin1_dir1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin1_dir1_net_0);
Pin2_dir1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cbe3a465-23a2-4972-9f5a-6b5d24b1c5e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin2_dir1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin2_dir1_net_0),
		siovref=>(tmpSIOVREF__Pin2_dir1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin2_dir1_net_0);
Pin2_dir2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4c8e445-207d-4b7d-8235-5c0c7dd06332",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin2_dir2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin2_dir2_net_0),
		siovref=>(tmpSIOVREF__Pin2_dir2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin2_dir2_net_0);
\motorPWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_104,
		enable=>tmpOE__Data_net_0,
		clock_out=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\);
\motorPWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\motorPWM_1:PWMUDB:control_7\, \motorPWM_1:PWMUDB:control_6\, \motorPWM_1:PWMUDB:control_5\, \motorPWM_1:PWMUDB:control_4\,
			\motorPWM_1:PWMUDB:control_3\, \motorPWM_1:PWMUDB:control_2\, \motorPWM_1:PWMUDB:control_1\, \motorPWM_1:PWMUDB:control_0\));
\motorPWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \motorPWM_1:PWMUDB:status_5\, zero, \motorPWM_1:PWMUDB:status_3\,
			\motorPWM_1:PWMUDB:status_2\, \motorPWM_1:PWMUDB:status_1\, \motorPWM_1:PWMUDB:status_0\),
		interrupt=>\motorPWM_1:Net_55\);
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motorPWM_1:PWMUDB:tc_i\, \motorPWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motorPWM_1:PWMUDB:cmp1_eq\,
		cl0=>\motorPWM_1:PWMUDB:cmp1_less\,
		z0=>\motorPWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\motorPWM_1:PWMUDB:cmp2_eq\,
		cl1=>\motorPWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\motorPWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\motorPWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
clock_motor:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2887f38e-35a9-4e6d-b7a8-c17b1a98069a",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_104,
		dig_domain_out=>open);
Pin_pwm1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27a88011-7992-4a48-adfc-13f11c148d0f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>Net_173,
		fb=>(tmpFB_0__Pin_pwm1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_pwm1_net_0),
		siovref=>(tmpSIOVREF__Pin_pwm1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_pwm1_net_0);
ball_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1507);
ballsig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_1507,
		analog=>(open),
		io=>(tmpIO_0__ballsig_net_0),
		siovref=>(tmpSIOVREF__ballsig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ballsig_net_0);
isr_rpi_start:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1510);
Pin_rpi_start_stop:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"73ab205c-4791-4ce0-a96b-6a10283f4f61",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>Net_1510,
		analog=>(open),
		io=>(tmpIO_0__Pin_rpi_start_stop_net_0),
		siovref=>(tmpSIOVREF__Pin_rpi_start_stop_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_rpi_start_stop_net_0);
Pin_score:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"65c09319-c271-4095-accc-5316e394a420",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_score_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_score_net_0),
		siovref=>(tmpSIOVREF__Pin_score_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_score_net_0);
isr_rpi_stop:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1514);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_180);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"63d0b42e-8c9f-4b5a-96c3-550fa922bf7a/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_385\,
		dig_domain_out=>\ADC_SAR_1:Net_381\);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_177,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_385\,
		pump_clock=>\ADC_SAR_1:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_184,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_180);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
Scale_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f135efbb-90a2-4b12-8499-ea565b748f76",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Scale_input_net_0),
		analog=>Net_177,
		io=>(tmpIO_0__Scale_input_net_0),
		siovref=>(tmpSIOVREF__Scale_input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Scale_input_net_0);
\motorPWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_104,
		enable=>tmpOE__Data_net_0,
		clock_out=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\);
\motorPWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\motorPWM_2:PWMUDB:control_7\, \motorPWM_2:PWMUDB:control_6\, \motorPWM_2:PWMUDB:control_5\, \motorPWM_2:PWMUDB:control_4\,
			\motorPWM_2:PWMUDB:control_3\, \motorPWM_2:PWMUDB:control_2\, \motorPWM_2:PWMUDB:control_1\, \motorPWM_2:PWMUDB:control_0\));
\motorPWM_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \motorPWM_2:PWMUDB:status_5\, zero, \motorPWM_2:PWMUDB:status_3\,
			\motorPWM_2:PWMUDB:status_2\, \motorPWM_2:PWMUDB:status_1\, \motorPWM_2:PWMUDB:status_0\),
		interrupt=>\motorPWM_2:Net_55\);
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motorPWM_2:PWMUDB:tc_i\, \motorPWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motorPWM_2:PWMUDB:cmp1_eq\,
		cl0=>\motorPWM_2:PWMUDB:cmp1_less\,
		z0=>\motorPWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\motorPWM_2:PWMUDB:cmp2_eq\,
		cl1=>\motorPWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\motorPWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\motorPWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_pwm2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf5dc6a9-8254-4327-b399-af84ae746882",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>Net_1540,
		fb=>(tmpFB_0__Pin_pwm2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_pwm2_net_0),
		siovref=>(tmpSIOVREF__Pin_pwm2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_pwm2_net_0);
\soundUART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\soundUART:Net_9\,
		dig_domain_out=>open);
\soundUART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\soundUART:Net_9\,
		enable=>tmpOE__Data_net_0,
		clock_out=>\soundUART:BUART:clock_op\);
\soundUART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\soundUART:BUART:reset_reg\,
		clk=>\soundUART:BUART:clock_op\,
		cs_addr=>(\soundUART:BUART:tx_state_1\, \soundUART:BUART:tx_state_0\, \soundUART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\soundUART:BUART:tx_shift_out\,
		f0_bus_stat=>\soundUART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\soundUART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\soundUART:BUART:reset_reg\,
		clk=>\soundUART:BUART:clock_op\,
		cs_addr=>(zero, zero, \soundUART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\soundUART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\soundUART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\soundUART:BUART:sc_out_7\, \soundUART:BUART:sc_out_6\, \soundUART:BUART:sc_out_5\, \soundUART:BUART:sc_out_4\,
			\soundUART:BUART:sc_out_3\, \soundUART:BUART:sc_out_2\, \soundUART:BUART:sc_out_1\, \soundUART:BUART:sc_out_0\));
\soundUART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\soundUART:BUART:reset_reg\,
		clock=>\soundUART:BUART:clock_op\,
		status=>(zero, zero, zero, \soundUART:BUART:tx_fifo_notfull\,
			\soundUART:BUART:tx_status_2\, \soundUART:BUART:tx_fifo_empty\, \soundUART:BUART:tx_status_0\),
		interrupt=>\soundUART:BUART:tx_interrupt_out\);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Data_net_0),
		y=>Net_198,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Data_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Data_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\NP:Neo:MainState_2\:cy_dff
	PORT MAP(d=>\NP:Neo:MainState_2\\D\,
		clk=>Net_49,
		q=>\NP:Neo:MainState_2\);
\NP:Neo:MainState_1\:cy_dff
	PORT MAP(d=>\NP:Neo:MainState_1\\D\,
		clk=>Net_49,
		q=>\NP:Neo:MainState_1\);
\NP:Neo:MainState_0\:cy_dff
	PORT MAP(d=>\NP:Neo:MainState_0\\D\,
		clk=>Net_49,
		q=>\NP:Neo:MainState_0\);
\NP:Neo:CurrentBit\:cy_dff
	PORT MAP(d=>\NP:Neo:CurrentBit\\D\,
		clk=>Net_49,
		q=>\NP:Neo:CurrentBit\);
\pulseCounter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_395,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:prevCapture\);
\pulseCounter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\pulseCounter:CounterUDB:per_equal\,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:overflow_reg_i\);
\pulseCounter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:underflow_reg_i\);
\pulseCounter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\pulseCounter:CounterUDB:per_equal\,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:tc_reg_i\);
\pulseCounter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\pulseCounter:CounterUDB:cmp_out_i\,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:prevCompare\);
\pulseCounter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\pulseCounter:CounterUDB:cmp_out_i\,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:cmp_out_reg_i\);
\pulseCounter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_670,
		clk=>\pulseCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\pulseCounter:CounterUDB:count_stored_i\);
cydff_1:cy_dff
	PORT MAP(d=>Net_399,
		clk=>Net_1345,
		q=>Net_395);
\triggerPWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:min_kill_reg\);
\triggerPWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:prevCapture\);
\triggerPWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:trig_last\);
\triggerPWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\triggerPWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:runmode_enable\);
\triggerPWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\triggerPWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:sc_kill_tmp\);
\triggerPWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:ltch_kill_reg\);
\triggerPWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\triggerPWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:dith_count_1\);
\triggerPWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\triggerPWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:dith_count_0\);
\triggerPWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\triggerPWM:PWMUDB:pwm_i\,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_142);
\triggerPWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:pwm1_i_reg\);
\triggerPWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:pwm2_i_reg\);
\triggerPWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\triggerPWM:PWMUDB:tc_i_reg\\D\,
		clk=>\triggerPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\triggerPWM:PWMUDB:tc_i_reg\);
\motorPWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:min_kill_reg\);
\motorPWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:prevCapture\);
\motorPWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:trig_last\);
\motorPWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\motorPWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:runmode_enable\);
\motorPWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\motorPWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:sc_kill_tmp\);
\motorPWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:ltch_kill_reg\);
\motorPWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\motorPWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:dith_count_1\);
\motorPWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\motorPWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:dith_count_0\);
\motorPWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\motorPWM_1:PWMUDB:cmp1_less\,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:prevCompare1\);
\motorPWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\motorPWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:status_0\);
\motorPWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:status_1\);
\motorPWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:status_5\);
\motorPWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\motorPWM_1:PWMUDB:pwm_i\,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_173);
\motorPWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:pwm1_i_reg\);
\motorPWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:pwm2_i_reg\);
\motorPWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\motorPWM_1:PWMUDB:status_2\,
		clk=>\motorPWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_1:PWMUDB:tc_i_reg\);
\motorPWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:min_kill_reg\);
\motorPWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:prevCapture\);
\motorPWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:trig_last\);
\motorPWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\motorPWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:runmode_enable\);
\motorPWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\motorPWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:sc_kill_tmp\);
\motorPWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Data_net_0,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:ltch_kill_reg\);
\motorPWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\motorPWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:dith_count_1\);
\motorPWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\motorPWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:dith_count_0\);
\motorPWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\motorPWM_2:PWMUDB:cmp1_less\,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:prevCompare1\);
\motorPWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\motorPWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:status_0\);
\motorPWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:status_1\);
\motorPWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:status_5\);
\motorPWM_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\motorPWM_2:PWMUDB:pwm_i\,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1540);
\motorPWM_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:pwm1_i_reg\);
\motorPWM_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:pwm2_i_reg\);
\motorPWM_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\motorPWM_2:PWMUDB:status_2\,
		clk=>\motorPWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motorPWM_2:PWMUDB:tc_i_reg\);
\soundUART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:reset_reg\);
\soundUART:BUART:txn\:cy_dff
	PORT MAP(d=>\soundUART:BUART:txn\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:txn\);
\soundUART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_state_1\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_state_1\);
\soundUART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_state_0\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_state_0\);
\soundUART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_state_2\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_state_2\);
Net_201:cy_dff
	PORT MAP(d=>Net_201D,
		clk=>\soundUART:BUART:clock_op\,
		q=>Net_201);
\soundUART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_bitclk\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_bitclk\);
\soundUART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_ctrl_mark_last\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_ctrl_mark_last\);
\soundUART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_mark\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_mark\);
\soundUART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\soundUART:BUART:tx_parity_bit\\D\,
		clk=>\soundUART:BUART:clock_op\,
		q=>\soundUART:BUART:tx_parity_bit\);

END R_T_L;
