# Content

* [Content](#content)
* [组合电路-时间复杂度](#组合电路-时间复杂度)
* [组合, 同步选择](#组合-同步选择)
* [门延时&组合电路时间行为：Gate Delay & Time Behaviour of Combinational Circuits](#门延时组合电路时间行为gate-delay--time-behaviour-of-combinational-circuits)
* [无效/有效信号：Validity of Signals](#无效有效信号validity-of-signals)
* [路径深度：Path Depth](#路径深度path-depth)
* [关键路径：Critical path](#关键路径critical-path)
* [冒险/险象：Hazards](#冒险险象hazards)
* [Question](#question)
* [=========](#)
* [时序电路：Sequential Circuits](#时序电路sequential-circuits)
* [延时触发器：The delay flip flop (dff)](#延时触发器the-delay-flip-flop-dff)
  * [初始状态：Initialisation](#初始状态initialisation)
* [时钟：Clock](#时钟clock)
  * [物理 & 抽象时钟：Physical and abstract clock](#物理--抽象时钟physical-and-abstract-clock)
* [=========](#-1)
* [同步电路：Synchronous Circuits](#同步电路synchronous-circuits)
* [同步模型的好处：Benefits of the synchronous model](#同步模型的好处benefits-of-the-synchronous-model)
* [时钟-非显式输入：Clock is an implicit input](#时钟-非显式输入clock-is-an-implicit-input)
* [同步vs异步](#同步vs异步)
* [时钟偏移(异步电路同步器)：Clock Skew](#时钟偏移异步电路同步器clock-skew)
* [1-bit寄存器 register](#1-bit寄存器-register)
* [如何设计1-bit reg？Designing the 1-bit register](#如何设计1-bit-regdesigning-the-1-bit-register)
  * [Implementation of the 1-bit register](#implementation-of-the-1-bit-register)
* [如何模拟同步电路：Simulating a synchronous circuit](#如何模拟同步电路simulating-a-synchronous-circuit)
* [模拟例子](#模拟例子)
* [Summary: Combinational vs Synchronous](#summary-combinational-vs-synchronous)
* [选择组合\时序电路：When to use combinational or sequential](#选择组合时序电路when-to-use-combinational-or-sequential)
* [Synchronous circuits: high level view](#synchronous-circuits-high-level-view)
* [时钟相关Term：More terminology about the clock](#时钟相关termmore-terminology-about-the-clock)
* [每个时钟周期-dff：What each flip flop does during a cycle?](#每个时钟周期-dffwhat-each-flip-flop-does-during-a-cycle)
* [逻辑门连续运行：Logic gates operate continuously](#逻辑门连续运行logic-gates-operate-continuously)
* [Safety Factor](#safety-factor)
* [What you'll see in watching a running circuit](#what-youll-see-in-watching-a-running-circuit)
* [同步电路时钟总结：Timing in synchronous circuits: summary](#同步电路时钟总结timing-in-synchronous-circuits-summary)
* [同步电路设计原则：Design principles for synchronous circuits](#同步电路设计原则design-principles-for-synchronous-circuits)
* [利用模块：Reuse building block circuits](#利用模块reuse-building-block-circuits)
* [=========](#-2)
* [1-bit register](#1-bit-register)
* [4-bit word register](#4-bit-word-register)
* [双向移位寄存器：A bidirectional shift register](#双向移位寄存器a-bidirectional-shift-register)
  * [输入输出：Inputs and outputs of the circuit](#输入输出inputs-and-outputs-of-the-circuit)
  * [Hydra表示：Hydra interface to the bidirectional shift register](#hydra表示hydra-interface-to-the-bidirectional-shift-register)
  * [设计策略：Design strategy](#设计策略design-strategy)
  * [srb模块设计：A building block for the shift register (srb)](#srb模块设计a-building-block-for-the-shift-register-srb)

# 组合电路-时间复杂度

定义一个组合电路的时间复杂性。给出一个n位RCA的时间复杂性。解释如何使用并行扫描来降低时间复杂性。Define time complexity of a combinational circuit. Give the time complexity of an n-bit ripple carry adder. Explain how parallel scan can be used to reduce the time complexity.

* 时间复杂度是一个从电路大小到其路径深度的函数，它决定了电路需要多少时间才能使其输出有效，反过来，这将对最大时钟速度产生限制。RCA从每个全加器引入了一个门延迟，因此其时间复杂度为O(n)。然而，该加法器可以转化为使用顺序扫描的步骤。顺序扫描定义了携带输入的矢量，这需要O(n)时间。该电路可以被转换为使用携带传播函数的扫描，然后可以给出一个一阶数字表示。传播函数是关联的，所以电路可以转化为使用并行扫描，这是O(log n)，还有几个地图是O(1)。最终的时间复杂度已经从O(n)转变为O(log n)。The time complexity is a function from the circuit size to its path depth, which determines how much time the circuit will require to make its outputs valid, and in turn that will place a limit on the maximum clock speed. The ripple carry adder introduces a gate delay from each full adder, so its time complexity is O(n). However, the adder can be transformed to use parallel scan in a sequence of steps. The sequential scan defines the vector of carry inputs, and this takes O(n) time. The circuit can be transformed to use a scan over the carry propagation function, which can then be given a first order digital representation. The propagation function is associative, so the circuit can be transformed to use parallel scan, which is O(log n), along with several maps which are O(1). The final time complexity has been transformed from O(n) to O(log n).

# 组合, 同步选择

(d) 假设我们正在设计一个数字电路。讨论在决定是使用组合设计还是同步设计时应该考虑的标准是什么？给出将一个**执行二进制整数乘法的电路设计为同步电路而不是组合电路【ALU, 执行单元**的两个优点。(d)	Suppose we are designing a digital circuit. Discuss the criteria that should be considered in deciding whether to use a combinational design or a synchronous design. Give two advantages of designing a circuit that performs multiplication of binary integers as a synchronous circuit rather than a combinational circuit.

* 电路解决一个问题所需的时间是所需的时钟周期数乘以时钟周期。目的是尽量减少这种产生，同时避免增加整个时钟周期。如果电路可以用组合逻辑实现，而且其路径深度不大于整个电路的临界路径深度，那么就应该根据电路的复杂性（逻辑门的数量）来决定。如果这并不过分，那么组合式解决方案就是一个很好的选择。如果组合电路的路径深度超过了系统其他部分的临界路径深度，那么即使不使用这个子电路，组合方案也会拖慢整个系统的速度，所以同步方案会更好。The time required by the circuit to solve a problem is the number of clock cycles required times the clock period. The aim is to minimize this produce, while avoiding increasing the overall clock period. If the circuit can be implemented in combinational logic, and its path depth is not greater than the critical path depth of the entire circuit, then the decision should be based on the circuit complexity (number of logic gates). If this is not excessive, then a combinational solution is a good choice. If the combinational circuit has a path depth exceeding the critical path depth of the rest of the system, then a combinational solution would slow down the entire system even when it isn’t using this subcircuit, so a synchronous solution would be better.
* 二进制乘法器可以作为组合逻辑或作为状态机来实现。组合电路的逻辑门数量为O(n^2)，其中n是字的大小，而且它的路径深度也比线性差。相比之下，顺序乘法器的电路复杂度和路径深度都是线性的（如果使用携带式超前技术，路径深度可以变成对数）。此外，如果被乘的数字之一很小，顺序电路可以迅速终止结果，所以平均时间比最坏情况下的时间快。对于组合式乘法器来说，很难从更快的平均情况时间中获得任何好处，因为时钟以固定速度运行。A binary multiplier can be implemented either as combinational logic or as a state machine. A combinational circuit has a number of logic gates O(n^2) where n is the word size, and it also has a path depth that is worse than linear. In contrast, a sequential multiplier has circuit complexity and path depth that are linear (and the path depth can be made logarithmic if carry lookahead technology is used). Furthermore, the sequential circuit can terminate with a result quickly if one of the numbers being multiplied is small, so the average case time is faster than the worst case time. For a combinational multiplier, it is very difficult to gain any benefit from the faster average case time, because the clock runs at a fixed speed.


# 门延时&组合电路时间行为：Gate Delay & Time Behaviour of Combinational Circuits

逻辑门组件存在时间行为（门延迟）

![](/static/2021-10-08-22-02-52.png)

---

![](/static/2021-10-08-22-04-24.png)

* t0 + d (where d is a given gate delay)

# 无效/有效信号：Validity of Signals

![](/static/2021-10-08-22-07-13.png)

* 无效 - 不可靠，但不一定是错的

# 路径深度：Path Depth

![](/static/2021-10-08-22-10-07.png)

* path depth决定了电路的速度
  * 限制电路速度的基本元素 - fundamental limitation

# 关键路径：Critical path 

> 关键路径通常是**指同步逻辑电路中，组合逻辑时延最大的路径**（这里我认为还需要加上布线的延迟），也就是说关键路径是对设计性能起决定性影响的时序路径。
>
> 对关键路径进行时序优化，可以直接提高设计性能。对同步逻辑来说，常用的时序优化方法包括Pipeline、**Retiming**、逻辑复制、加法/乘法树、关键信号后移、消除优先级等解决。

![](/static/2021-10-08-22-13-27.png)

* 最长路径？（最大深度）
* **决定电路(时钟)速度**。必须等待所有输出有效。
* **路径是一个逻辑门的序列，其输入在一个时钟周期开始时都变得有效（即触发器和电路输入），其输出是一个触发器的输入。路径的深度是指路径上的逻辑门的数量；假设所有的逻辑门都有相同的延迟，那么路径中所有信号成为有效的时间与路径深度成正比。关键路径是具有最大路径深度的路径**。A path is a sequence of logic gates whose inputs all become valid at the beginning of a clock cycle (i.e. flip flops and circuit inputs), and whose output is the input to a flip flop. The depth of a path is the number of logic gates on a path; assuming that all logic gates have the same delay, the time for all the signals in the path to become valid is proportional to the path depth. The critical path is the path with the largest path depth. 
* **在组合电路中，门延迟最长的路径是关键路径；这条路径需要比其他所有路径更多的时间，以便稳定到一个有效的信号值**。The path with the longest gate delay in a combinational circuit is the critical path; this path requires more time than all others in order to settle down to a valid signal value. 
* 时序电路中的时钟需要运行得足够慢，以便关键路径有时间安顿下来。The clock in a sequential circuit needs to run slowly enough so that the critical path has time to settle down.
* 时钟速度不受关键路径以外的任何路径的影响；**因此，加快时钟速度的方法是减少关键路径的延迟**。The clock speed is unaffected by any path other than the critical path; thus the way to speed up the clock is to reduce the delay on the critical path.
  * **当时钟滴答声发生时，所有的触发器输入都必须有效，所以时钟周期必须足够长，以使关键路径在滴答声之前使其输出有效。因此，最大的时钟速度受到关键路径的限制**。When a clock tick occurs, all flip flop inputs must be valid, so the clock cycle must be long enough to allow the critical path to make its output valid before the tick. As a result, the maximum clock speed is limited by the critical path.
  * = =。。后面流水线好像讲了重定时减少关键路径，然后增加流水线深度都可以提高频率，但是不是越深越好，有点偏
* 一个信号的源头是导致（通过逻辑门）计算该信号的触发器和电路输入。信号的路径深度是指从信号源到信号的最大门延迟数；这决定了信号在一个时钟刻度后需要多长时间才能生效。一个电路的关键路径是电路中具有最大路径深度的路径。因此，关键路径给出的信号将需要最长的时间来沉淀。**时钟的运行速度必须足够慢**，以便让关键路径变得有效；如果**时钟速度太快**，那么无效的信号可能会被锁进触发器。**为了提高电路的时钟速度，有必要缩短关键路径；对电路其他部分的任何优化都不会提高最大安全时钟速度**。The sources of a signal are the flip flops and circuit inputs that lead (through logic gates) to the calculation of the signal. The path depth of a signal is the maximum number of gate delays from its sources to the signal; this determines how long it takes after a clock tick for the signal to become valid. The critical path of a circuit is the path within the circuit that has the largest path depth. Thus the critical path gives the signal that will tak the longest time to settle down. The clock must be run slowly enough to allow for the critical path to become valid; if the clock is too fast then an invalid signal may be latched into a flip flop. In order to increase the clock speed of a circuit, it is necessary to shorten the critical path; any optimizations to other parts of the circuit will not improve the maximum safe clock speed.

---

:orange: 下面是CPU数据通路的关键路径例子

一个典型的处理器包含一个核心路径，从寄存器文件开始，经过选择操作数的多路复用器，通过包括加法器的ALU，结果再经过多路复用器，最后回到寄存器文件中。(这条路径是算术指令所需要的）。这个核心路径通常是关键路径，因为有地址解码器、一些多路复用器，而且**加法器的路径深度很高**。为了提高时钟速度，有必要减少关键路径。做到这一点的一个技术是**重定时，即在一个长路径中插入额外的锁存器，以便将一个长路径分成两个短路径。这减少了关键路径的深度，但代价是需要额外的时钟周期**。通过在ALU的输入和输出上放置锁存器，关键路径被限制在加法器上，这使得时钟速度加快。**一条算术指令将需要一到两个额外的时钟周期，但是如果数据路径是流水线式的，那么这个开销就可以消除(((其他方法，比如用fast adder，，超前进位加法器**。 A typical processor contains a core path starting from the register files, going through multiplexer for selecting operands, through the ALU including an adder, with the result going through further multiplexers and finally back into the register file. (This path is needed for arithmetic instructions). This core path will typically be the critical path because there are address decoders, a number of multiplexers, and the adder has a high path depth. To improve the clock speed, it is necessary to reduce the critical path. One technique to do this is retiming, which is the insertion of additional latches into a long path in order to break one long path into two shorter ones. This reduces the critical path depth at the expense of requiring additional clock cycles. By placing a latch on the inputs and output of the ALU, the critical path is limited to the adder, and this allows a faster clock speed. An arithmetic instruction will require one or two additional clock cycles, but that overhead may be eliminated if the datapath is pipelined.

:orange: 还是数据通路关键路径

* 关键路径从寄存器文件中的触发器开始。它通过多路复用器树进行寄存器地址解码；然后通过多路复用器到x和y；然后进入包含波纹携带加法器的alu（它对关键路径的贡献最大，因为携带在字上传播；在这一点上，关键路径只涉及和的最有效位和携带输出。最后，p被广播（扇出）到寄存器文件中的寄存器，在那里它要经过另一个多路复用器（用于字的最重要位的那个）。时钟的设置必须提供一个至少足够长的时钟周期，以使关键路径上的所有信号都能沉淀。 The critical path starts with the flip flops in the register file. It goes through the multiplexer trees for register address decoding; then through multiplexers onto x and y; then into the alu which contains a ripple carry adder (which makes the largest contribution to the critical path as carry propagates across the word; at this point the critical path involves only the most significant bit of the sum and the carry output. The critical path then goes through two multiplexers onto p.	Finally, p is broadcast (fanout) to the registers in the register file, where it goes through another multiplexer (the one for the most significant bit of the word). The clock must be set to provide a clock cycle at least long enough to enable all signals on the critical path to settle.
  * 重定时减小关键路径 【在后面l7，，流水线也拷贝了一份
    * 我们可以引入两个缓冲寄存器，分别将x和y作为输入，并将其状态直接提供给alu。这将减少关键路径（通过寄存器文件解码树的深度和从a,b到x,y的路径上的其他多路复用器），代价是RRR指令将需要两个时钟周期，但改进的时钟速度将影响所有机器操作，而不仅仅是RRR。 We can introduce two buffer registers that take x and y as inputs respectively, and provide their states directly into the alu. This will reduce the critical path (by the depth of the register file decoder trees and other multiplexers on the path from a,b to x,y) The cost is that two clock cycles will be needed by the RRR instructions, but the improved clock speed will affect all machine operations, not just RRR.
  * 在M1电路中，关键路径从寄存器文件中的寄存器开始；它通过多路复用器树来获取一个寄存器，然后通过控制多路复用器，然后通过ALU（由加法器中的进位链主导），然后通过另一个多路复用器来选择目的地，并返回到寄存器文件的输入。这个路径可以通过重定时来缩短。典型的情况是，加法器位于关键路径上。The path depth of a signal is the gate delay required after a clock tick to make the signal valid (i.e. the signal has the correct value, is stable, and will not change again during the cycle). The critical path is the path with the largest path depth. The clock must run slowly enough to give time for the critical path to stabilize. The clock speed is chosen to allow for the critical path to become valid, with an additional safety factor added in to allow for manufacturing defects and small variations in speed. In the M1 circuit, the critical path starts at the registers in the register file; it goes through the multiplexer tree to fetch a register, then through control multiplexers, then through the ALU (which is dominated by the carry chain in the adder), then through another multiplexer to select the destination, and back to the inputs to the register file. This path can be shortened using retiming. It is typically the case that an adder lies on the critical path.

# 冒险/险象：Hazards

![](/static/2021-10-08-22-19-57.png)
![](/static/2021-10-08-22-21-40.png)

* 输入在不同时刻stable时，出现临时错误输出（毛刺glitch)

# Question

![](/static/2021-10-08-22-23-56.png)

In Boolean algebra, this is equivalent to 0 = 1 which is a well formed statement that is untrue. In the real circuit, there are two metastable modes the output can take: (1) it can oscillate between 0 and 1; and (2) it can remain stuck at a voltage midway between 0 and 1. Both of those modes are unstable, and eventually the circuit will flip to the other one. Thus it drifts at 0.5, then oscillates, then drifts, then oscillates, . . .. The time when it flips from one mode to the other is unpredictable, but the probability of flipping after an interval of time is known. Thus the circuit has a half life. It is important to note that this is not a digital circuit at all; it is analogue 在布尔代数中，这等价于 0 = 1，这是一个不正确的格式正确的陈述。在实际电路中，输出可以采取两种亚稳态模式：（1）它可以在 0 和 1 之间振荡； (2) 它可以保持在 0 和 1 之间的中间电压。这两种模式都不稳定，最终电路将翻转到另一种模式。因此它在 0.5 处漂移，然后振荡，然后漂移，然后振荡，。 . ..**它从一种模式翻转到另一种模式的时间是不可预测的，但一段时间后翻转的概率是已知的**。因此电路有半衰期。需要注意的是，**这根本不是数字电路；它是模拟的**

# =========

# 时序电路：Sequential Circuits

![](/static/2021-10-08-22-26-37.png)

# 延时触发器：The delay flip flop (dff)

![](/static/2021-10-08-22-30-09.png)

## 初始状态：Initialisation

![](/static/2021-10-08-22-31-36.png)

* When power is applied to the system, it needs to be ensured that every flip flop is in some valid state, either 0 or 1 当系统上电时，需要确保每个触发器都处于某种有效状态，0 或 1
  * It's convenient to assume that the value of the initial state is 0 假设初始状态的值为 0 很方便
* Real systems: a reset signal forces all flip flops into a valid initial state 真实系统：复位信号强制所有触发器进入有效的初始状态

# 时钟：Clock

![](/static/2021-10-08-23-05-31.png)

The dff component saves its input value into its state at specific points in time, determined by a clock signal dff 组件将其输入值保存到特定时间点的状态中，由时钟信号确定这个时间点

只要有时钟信号，就更新状态为input。连续输出output

The clock signal is generated externally by a circuit that produces a fast and steady sequence of clock ticks 时钟信号由电路在外部产生，该电路产生快速而稳定的时钟序列

A clock tick is a point in time **时钟信号是一个时间点**

A clock cycle is the time interval between two consecutive clock ticks **一个时钟周期是两个连续时钟信号之间的时间间隔**

## 物理 & 抽象时钟：Physical and abstract clock

![](/static/2021-10-08-23-11-45.png)

This clock cannot be built electronically, but the same effect can be obtained with a square wave clock 这个时钟不能用电子方式建造，但用方波时钟可以获得相同的效果

# =========

# 同步电路：Synchronous Circuits

> 后面 #时钟偏移，一个问法
> (c) 解释一下**同步器电路的作用**。解释一下如果**一个信号不经过同步器就从一个时钟域穿越到另一个时钟域**，会出现什么问题。
> **一个时钟域是一个由它自己的时钟控制的电路。如果一个信号在一个时钟域中产生并用于另一个时钟域，它可能会在接收域的时钟滴答前不久发生转变，这可能会阻止接收电路中的触发器正确读取该位，甚至可能无法达到一个稳定的数字值**。如果发生这种情况，接收触发器可能被卡在代表0和1的电压之间，并可能无限期地停留在那里。这种卡住的信号被称为可转移的。**同步器是一个旨在跨时钟域安全传输信号的电路。它接收来自另一个域的信号以及本地时钟，并使用一系列触发器来缓冲传入的信号，以减少可转移性的概率**。A clock domain is a circuit controlled by its own clock. If a signal is generated in one clock domain and used in another, it may undergo a transition shortly before a clock tick in the receiving domain, which could prevent a flip flop in the receiving circuit from reading the bit correctly, and possibly not even to reach a stable digital value. If this happens, the receiving flip flop may get stuck with a voltage between the voltages representing 0 and 1, and it may remain stuck there indefinitely. Such a stuck signal is called metastable. A synchronizer is a circuit intended to transmit signals safely across clock domains. It receives a signal from another domain, as well as the local clock, and it uses a series of flip flops to buffer the incoming signal in order to reduce the probability of metastability.
> 
> (c) 在异步电路的背景下，定义术语偏移性。解释从一个时钟域跨越到另一个时钟域的信号如何在接收该信号的域中引起偏移性。(c)	Define the term metastability in the context of asynchronous circuits. Explain how a signal that crosses from one clock domain to another can cause metastability in the domain where it is received.
> 
> * 一个可转移的信号被卡在一个中间电压上，无法识别为逻辑0或逻辑1。通常情况下，它是一个介于逻辑0和逻辑1的电压之间的电压。电路可以在这种状态下保持很长时间，因为上拉（试图将电压拉高到1）和下拉都是半开的，而且都不能克服对方。因此，一个可转移的触发器会产生一个坏值，这个坏值可以继续感染电路中的其他信号。这种情况被称为可转移的（而不是稳定的），因为最终信号会稳定到逻辑0或1，因为随机波动和噪声最终会使上拉或下拉克服另一个。当一个信号经过一个过渡，或被锁进一个触发器时，它需要时间来传输足够数量的电子。在这个转换过程中，信号会经过中间值。如果一个信号在一个时钟域中产生，并在另一个域的触发器中被接收，那么触发器就有可能在信号处于过渡期时接收到一个时钟沿，从而使触发器变得可转移。**为了避免这种情况，使用了同步器电路，它以功率和速度为代价降低了可转移性的概率**。A metastable signal is stuck at an intermediate voltage that is not recognizable as either logic 0 or logic 1. Typically it is a voltage midway between the voltages corresponding to logic 0 and 1. The circuit can remain in this state for a long time, because the pull-ups (trying to pull the voltage up to 1) and pull-downs are both half-on, and neither can overcome the other. Thus a flip flop that is metastable produces a bad value that can go on to infect further signals in the circuit. The situation is called metastable (rather than stable) because eventually the signal will settle to either logic 0 or 1, as random fluctuations and noise will eventually enable either the pull-up or pull-down to overcome the other. When a signal goes through a transition, or is latched into a flip flop, it takes time to transport a sufficient number of electrons. During this transition, the signal goes through intermediate values. If a signal is produced in one clock domain and is being received in a flip flop in another domain, it is possible for the flip flop to receive a clock edge while the signal is in transition, and the flip flop becomes metastable. To avoid this, synchronizer circuits are used, which lower the probability of metastability at the cost of power and speed.

![](/static/2021-10-08-23-14-24.png)

---

定义 & 特性

Contains: logic gates and flip flops (later extended to VLSI components) **包含：逻辑门和触发器（后来扩展到 VLSI 组件**）

Unique global clock: every flip flop is connected directly to it **唯一全局时钟：每个触发器都直接与其相连**

* 【一个包含n个触发器的同步电路可以被建模为具有n位状态的状态机的原因。解释为什么同步电路不应该对时钟信号进行逻辑运算。】同步电路必须在组合逻辑中没有反馈回路；每个触发器必须连接到相同的时钟，并在（几乎）同一时间接收时钟跳动；电路的输入应该只在时钟跳动时有转换。这些限制保证了在信号通过关键路径传播后，所有的信号都是有效的，所以有效的数据在打勾时进入所有的触发器。这意味着中间的信号值是不重要的；A synchronous circuit must have no feedback loop in combinational logic; each flip flop must be connected to the same clock and receive a clock tick at (almost) the same time; inputs to the circuit should have transitions only at a clock tick. These restrictions guarantee that after signals have propagated through the critical path, all signals are valid, so valid data enters all the flip flops at the tick. This means that intermediate signal values are insignificant; the behavior of the circuit depends only on the flip flop states and the circuit inputs.
* No logic functions may be performed on the clock signal **不能对时钟信号执行逻辑功能** 【假设一个电路在时钟信号上执行组合逻辑，说明这样的电路如何变得**偏移**。】
  * 如果一个电路在时钟信号上进行**逻辑运算**，那么该触发器将比其他触发器晚收到它的滴答声，而且有可能在下一个周期中来自另一个触发器的信号会在时钟门控触发器收到滴答声之前影响它。这将使整个系统无法作为一个状态机运行 If a circuit performs logic on the clock signal then the flip flop will receive its tick later than other flip flops, and it is possible that a signal from another flip flop in the next cycle will affect the clock-gated flip flop before it receives its tick.  This will prevent the entire system from acting as a state machine.
  * 一个稳定的信号保持在对应于0或1的电压，但一个可偏移的信号有一个不对应于数字值的电压。可变信号可能在0和1的电压之间漂移，也可能振荡。同步电路确保所有的触发器在同一时间收到一个时钟刻度，并且组合逻辑在下一个时钟刻度之前有时间安顿下来，所以触发器的所有输入在被读入触发器时是有效和稳定的。如果逻辑是在时钟上进行的，那么触发器将不会同时收到一个滴答。这意味着，一个较早收到滴答声的触发器可能会改变其状态，导致组合信号在被锁入另一个触发器（其时钟因逻辑而被延迟）之前发生变化。这可能导致一个错误的值，但如果信号处于过渡期，它可能使第二个触发器变得可转移。A stable signal remains at the voltage corresponding to 0 or 1, but a metastable signal has a voltage that doesn’t correspond to a digital value. A metastable signal may drift between the 0 and 1 voltages, or it may oscillate. A synchronous circuit ensures that all flip flops receive a clock tick at the same time, and that the combinational logic has time to settle down before the next clock tick, so all inputs to flip flops are valid and stable at the time they are read into the flip flop. If logic is performed on the clock, the flip flops will not all receive a tick simultaneously. This means that one flip flop that receives the tick earlier may change its state, resulting in changes to combinational signal before it is latched into another flip flop (whose clock is delayed because of the logic). This could result in an erroneous value, but if the signal is in transition it could make the second flip flop become metastable.
  * 然而，如果一个电路在时钟信号上进行逻辑运算（也许是试图在一个寄存器上实现使能操作），那么该触发器将比其他触发器晚收到它的滴答声，而且有可能在下一个周期中来自另一个触发器的信号将在时钟门控触发器收到它的滴答声之前影响该触发器。这将使整个系统无法作为一个状态机运行。如果时钟运行速度过快，一些触发器在时钟跳动时出现无效输入的概率就会增加，这将导致系统发生故障。 However, if a circuit performs logic on the clock signal (perhaps to attempt to implement an enable operation on a register) then the flip flop will receive its tick later than other flip flops, and it is possible that a signal from another flip flop in the next cycle will affect the clock-gated flip flop before it receives its tick. This will prevent the entire system from acting as a state machine. If the clock is running too fast, there is an increased probability that some flip flops will have invalid inputs when the clock ticks, which would cause the system to malfunction.

Every clock tick: reaches each flip flop simultaneously **每个时钟时刻：同时到达每个触发器**

* A little bit of variation is ok, but not much 有一点变化是可以的，但不会太大

Feedback loops: pass through a flip flop **反馈回路应该：通过触发器**

* No feedback in pure combinational logic 纯组合逻辑(组合电路）中没有反馈
* 同步电路在组合逻辑中没有反馈回路；每个触发器都由相同的时钟控制，它们都在（几乎）同一时间接收滴答声，而且时钟运行得足够慢，以便所有组合逻辑信号在下一个时钟滴答声之前有时间沉淀。这些限制确保了整个系统表现为一个状态机，其状态包括一组触发器的状态。A synchronous circuit has no feedback loop in combinational logic; every flip flop is controlled by the same clock, and they all receive ticks at (almost) the same time, and the clock runs slowly enough so that all combinational logic signals have time to settle before the next clock tick. These restrictions ensure that the entire system behaves as one state machine, whose state comprises the set of flip flop states.

Inputs to the circuit: assumed to remain stable during an entire clock cycle **电路输入：假设在整个时钟周期内保持稳定**

* The circuit may malfunction if any of its inputs does not remain stable 如果任何输入不稳定，电路可能会发生故障
* **如果时钟运行速度过快，一些触发器在时钟跳动时出现无效输入的概率就会增加，这将导致系统发生故障**。 If the clock is running too fast, there is an increased probability that some flip flops will have invalid inputs when the clock ticks, which would cause the system to malfunction.

# 同步模型的好处：Benefits of the synchronous model

Single global state: comprising the states of all flip flops in the circuit **单一全局状态：包括电路中所有触发器的状态**

* – The entire circuit behaves as a single finite state machine 整个电路表现为一个单一的有限状态机

You can understand the behaviour of the circuit with a simulation table that shows, for each clock cycle, the state value of each flip flop **您可以通过模拟表了解电路的行为，该表显示每个时钟周期的每个触发器的状态值**

Not necessary to consider intermediate signal values in combinational logic **无需考虑组合电路逻辑中的中间信号值**

* – Only the final signal values (input to a dff, outputs of circuit) are relevant 只有**最终的信号值**（dff 的输入，电路的输出）是相关的

The temporary changing signal values (due to gate delays) can be ignored **可以忽略临时变化的信号值（由于门延迟）**

* Hazards can be ignored 可以忽略险象

# 时钟-非显式输入：Clock is an implicit input

![](/static/2021-10-08-23-25-36.png)

* dff只有一个data Input
  * 而时钟信号不是data input
* Every flip flop and logic gate is also connected to two power supply lines 每个触发器和逻辑门也连接到两条电源线

In Hydra, we will specify the logic signals explicitly, but the clock and power are not written explicitly **在Hydra中，我们会明确指定逻辑信号，但没有明确写出时钟和电源**

# 同步vs异步

(c) 给出同步电路的一个优点，以及异步电路的一个优点。定义同步器，并解释为什么异步电路需要同步器。(c)	Give one advantage of synchronous circuits, and one advantage of asynchronous circuits. Define synchronizer, and explain why asynchronous circuits need synchronizers.【后面时钟偏移也有同步器概念

同步的优点包括。危害不能导致不正确的值被锁进触发器。整个电路作为一个状态机运行。异步的优点包括。输入可以在不可预知的时间到达，而不会导致电路故障。Advantages of synchronous include: Hazards cannot cause incorrect values to be latched into a flip flop. The entire circuit acts as a state machine. Advantages of asynchronous include: Inputs may arrive at unpredictable times without causing the circuit to fail.

可以允许不同的计算在不同的时间内完成。减少了时钟传播的开销。同步器从一个时钟域接收信号，并使其在不同的时钟域（接收器）有效。没有同步器，如果输入信号在接近触发器时钟滴答声时发生变化，接收器可能会变得可偏移。然后，这种变异性可以通过电路的其他部分传播，导致其发生故障。Different calculations may be allowed variable amounts of time to complete. The overhead of clock propagation is reduced. A synchronizer receives a signal from one clock domain and makes it valid in a different clock domain (the receiver). Without a synchronizer, the receiver may become metastable if an input signal changes close to the flip flop clock tick. The metastability can then propagate through the rest of the circuit, causing it to malfunction.

# 时钟偏移(异步电路同步器)：Clock Skew

![](/static/2021-10-08-23-27-27.png)

* **时钟信号可能不会同时到达所有dff**
  * 比如由时钟电线长度差异造成的
* 如何解决？
  * each clock tick is buffered, the same number of buffers appear on the path to each flip flop, and each path is approximately the same length 每个时钟信号都被缓冲，每个触发器的路径上出现相同数量的缓冲区，并且每个路径的长度大致相同
  * One way to achieve this is by an H-tree layout 实现此目的的一种方法是通过 H 树布局

---

(c) 在异步电路的背景下，定义术语偏移性。解释从一个时钟域跨越到另一个时钟域的信号如何在接收该信号的域中引起偏移性。(c)	Define the term metastability in the context of asynchronous circuits. Explain how a signal that crosses from one clock domain to another can cause metastability in the domain where it is received.

* 一个可转移的信号被卡在一个中间电压上，无法识别为逻辑0或逻辑1。通常情况下，它是一个介于逻辑0和逻辑1的电压之间的电压。电路可以在这种状态下保持很长时间，因为上拉（试图将电压拉高到1）和下拉都是半开的，而且都不能克服对方。因此，一个可转移的触发器会产生一个坏值，这个坏值可以继续感染电路中的其他信号。这种情况被称为可转移的（而不是稳定的），因为最终信号会稳定到逻辑0或1，因为随机波动和噪声最终会使上拉或下拉克服另一个。当一个信号经过一个过渡，或被锁进一个触发器时，它需要时间来传输足够数量的电子。在这个转换过程中，信号会经过中间值。如果一个信号在一个时钟域中产生，并在另一个域的触发器中被接收，那么触发器就有可能在信号处于过渡期时接收到一个时钟沿，从而使触发器变得可转移。**为了避免这种情况，使用了同步器电路，它以功率和速度为代价降低了可转移性的概率**。A metastable signal is stuck at an intermediate voltage that is not recognizable as either logic 0 or logic 1. Typically it is a voltage midway between the voltages corresponding to logic 0 and 1. The circuit can remain in this state for a long time, because the pull-ups (trying to pull the voltage up to 1) and pull-downs are both half-on, and neither can overcome the other. Thus a flip flop that is metastable produces a bad value that can go on to infect further signals in the circuit. The situation is called metastable (rather than stable) because eventually the signal will settle to either logic 0 or 1, as random fluctuations and noise will eventually enable either the pull-up or pull-down to overcome the other. When a signal goes through a transition, or is latched into a flip flop, it takes time to transport a sufficient number of electrons. During this transition, the signal goes through intermediate values. If a signal is produced in one clock domain and is being received in a flip flop in another domain, it is possible for the flip flop to receive a clock edge while the signal is in transition, and the flip flop becomes metastable. To avoid this, synchronizer circuits are used, which lower the probability of metastability at the cost of power and speed.

> (c) 解释一下**同步器电路的作用**。解释一下如果**一个信号不经过同步器就从一个时钟域穿越到另一个时钟域**，会出现什么问题。
> **一个时钟域是一个由它自己的时钟控制的电路。如果一个信号在一个时钟域中产生并用于另一个时钟域，它可能会在接收域的时钟滴答前不久发生转变，这可能会阻止接收电路中的触发器正确读取该位，甚至可能无法达到一个稳定的数字值**。如果发生这种情况，接收触发器可能被卡在代表0和1的电压之间，并可能无限期地停留在那里。这种卡住的信号被称为可转移的。**同步器是一个旨在跨时钟域安全传输信号的电路。它接收来自另一个域的信号以及本地时钟，并使用一系列触发器来缓冲传入的信号，以减少可转移性的概率**。A clock domain is a circuit controlled by its own clock. If a signal is generated in one clock domain and used in another, it may undergo a transition shortly before a clock tick in the receiving domain, which could prevent a flip flop in the receiving circuit from reading the bit correctly, and possibly not even to reach a stable digital value. If this happens, the receiving flip flop may get stuck with a voltage between the voltages representing 0 and 1, and it may remain stuck there indefinitely. Such a stuck signal is called metastable. A synchronizer is a circuit intended to transmit signals safely across clock domains. It receives a signal from another domain, as well as the local clock, and it uses a series of flip flops to buffer the incoming signal in order to reduce the probability of metastability.

# 1-bit寄存器 register

![](/static/2021-10-08-23-36-34.png)

# 如何设计1-bit reg？Designing the 1-bit register

![](/static/2021-10-08-23-39-25.png)

## Implementation of the 1-bit register

![](/static/2021-10-08-23-43-35.png)

# 如何模拟同步电路：Simulating a synchronous circuit

![](/static/2021-10-08-23-47-50.png)

Simulate the current clock cycle: write in the input value, then calculate the internal signals until every cell in the current row if filled in (this is the combinational logic settling down) 模拟当前时钟周期：写入输入值，然后计算内部信号，直到当前行中的每个单元格都被填满（这是组合逻辑稳定下来）

Simulate the clock tick: fill in the flip flop states for the next row down 模拟时钟信号：为下一行填充触发器状态

仿真是通过构建一个表格来完成的，每一个时钟周期有一行，每一个触发器状态和信号值有一列。在每个时钟周期，最后一行的触发器的输入信号被复制到新一行的触发器状态，然后通过组合仿真计算信号。**如果电路不是同步的，全局状态就不能由触发器状态和信号状态来概括，所以所有的信号都必须作为连续的函数来计算**。 Simulation is done by constructing a table, with a row for each clock cycle, and a column for each flip flop state and signal value. At each clock tick, the input signal to a flip flop in the last row is copied to the flip flop state for the new row, and the signals are then calculated by combinational simulation. If the circuit is not synchronous, the global state cannot be summarised by the flip flop states and signal states, so all the signals have to be worked out as continuous functions over time.

# 模拟例子

![](/static/2021-10-08-23-52-24.png)
![](/static/2021-10-08-23-56-09.png)

# Summary: Combinational vs Synchronous

Combinational circuit 组合电路

* – Structure: contains only logic gates, no flip flops or feedback 结构：仅包含逻辑门，没有触发器或反馈
* – Behaviour: has no state, after the inputs settle down the outputs also settle down after a delay 行为：没有状态，在输入稳定后，输出也在延迟后稳定

Sequential circuit 时序电路

* – Structure: may contain flip flops and/or feedback结构：可能包含触发器和/或反馈 
* – Behaviour: has a state, which may change continuously 行为：有一个状态，可能会不断变化

Synchronous circuit 同步电路

* Structure: (1) Every feedback loop goes through a flip flop; (2) all flip flops controlled by the same clock signal 结构： (1) 每个反馈回路都经过一个触发器； (2) 所有触发器都由同一个时钟信号控制
* Behaviour: a sequence of global states (consisting of the states of all the flip flops) may change at each clock tick 行为：一系列全局状态（由所有触发器的状态组成）可能会在每个时钟滴答处发生变化

# 选择组合\时序电路：When to use combinational or sequential

Use a combinational circuit

* – Mathematical functions (as long as they aren't too complicated) algebra 数学函数（只要不是太复杂）代数
* – Computations that can be performed within one clock cycle 可以在一个时钟周期内执行的计算

Use a sequential circuit

* – For algorithms that require iteration – 对于需要迭代的算法
* – For functions that would require too much time for one clock cycle 对于一个时钟周期需要太多时间的功能


# Synchronous circuits: high level view

![](/static/2021-10-09-00-41-30.png)

# 时钟相关Term：More terminology about the clock

![](/static/2021-10-09-00-42-57.png)

# 每个时钟周期-dff：What each flip flop does during a cycle?

![](/static/2021-10-09-00-44-56.png)

# 逻辑门连续运行：Logic gates operate continuously

![](/static/2021-10-09-00-51-05.png)

* 无时钟控制，
* 输入改变时，延时后输出有效

# Safety Factor

![](/static/2021-10-09-00-54-27.png)
![](/static/2021-10-09-00-54-34.png)

以下适用于任意path depth

![](/static/2021-10-09-00-56-28.png)

# What you'll see in watching a running circuit

![](/static/2021-10-09-01-06-25.png)

# 同步电路时钟总结：Timing in synchronous circuits: summary

![](/static/2021-10-09-01-09-09.png)

* 时钟周期内input constant - 这种电路为synchronisers

# 同步电路设计原则：Design principles for synchronous circuits

![](/static/2021-10-09-01-13-35.png)

# 利用模块：Reuse building block circuits

![](/static/2021-10-09-01-16-22.png)

# =========

# 1-bit register

![](/static/2021-10-09-01-18-17.png)

The lecture slides show the beginning of such a simulation. You really need to work this out for yourself. What counts is the process of doing it, not the result!

# 4-bit word register

![](/static/2021-10-09-01-19-31.png)

# 双向移位寄存器：A bidirectional shift register

![](/static/2021-10-09-01-22-48.png)
![](/static/2021-10-09-01-24-42.png)

* 考虑如何结合组合电路 & dff

## 输入输出：Inputs and outputs of the circuit

![](/static/2021-10-09-01-35-14.png)

## Hydra表示：Hydra interface to the bidirectional shift register

![](/static/2021-10-09-01-40-59.png)

## 设计策略：Design strategy

由小模块建起

![](/static/2021-10-09-01-44-01.png)

## srb模块设计：A building block for the shift register (srb)

![](/static/2021-10-09-01-48-49.png)
![](/static/2021-10-09-01-56-30.png)
![](/static/2021-10-09-02-59-15.png)

* 注意每个srb模块，
  * 右移时输出left input
  * 左移时输出right input
  * 整体应该li和ri得想办法连着最后一个srb和第一个srb?

