---
cores:
  io_core:
    type: io

    inputs:
      sw: 16

    outputs:
      led: 16

ethernet:
  phy: LiteEthPHYRMII
  vendor: xilinx
  toolchain: vivado

  refclk_freq: 50e6
  clk_freq: 50e6

  fpga_ip_addr: "192.168.0.110"
  host_ip_addr: "192.168.0.100"
  udp_port: 42069

  core: udp # we handle this
  mac_address: # this should be optional
  dhcp: # should be optional, default to true?
  data_width: 32 # using DHCP will force this to 32, but for ease of use we should design for that even for static IP devices
