[{"commit":{"message":"Change srliw and zero_extend order"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"031b304505d3603d5cc97530745669eaba2b104e"}]