INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Edge_JK_Trigger/Edge_JK_Trigger.srcs/sources_1/new/JK_Trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_Trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Edge_JK_Trigger/Edge_JK_Trigger.srcs/sim_1/new/JK_Trigger_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_Trigger_Test
