#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 14:15:48 2019
# Process ID: 16856
# Current directory: F:/DigitalLogic/exp04Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11860 F:\DigitalLogic\exp04Copy\exp04.xpr
# Log file: F:/DigitalLogic/exp04Copy/vivado.log
# Journal file: F:/DigitalLogic/exp04Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DigitalLogic/exp04Copy/exp04.xpr
INFO: [Project 1-313] Project file moved from 'D:/Baron/DigitalLogic/exp04Copy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 708.133 ; gain = 100.996
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Aug 29 14:16:14 2019] Launched synth_1...
Run output will be captured here: F:/DigitalLogic/exp04Copy/exp04.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Aug 29 14:26:08 2019] Launched synth_1...
Run output will be captured here: F:/DigitalLogic/exp04Copy/exp04.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DigitalLogic/exp04Copy/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DigitalLogic/exp04Copy/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalLogic/exp04Copy/exp04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DigitalLogic/exp04Copy/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [F:/DigitalLogic/exp04Copy/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/DigitalLogic/exp04Copy/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 767.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DigitalLogic/exp04Copy/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -view {F:/DigitalLogic/exp04Copy/test_cpu_behav_sum.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DigitalLogic/exp04Copy/test_cpu_behav_sum.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 810.969 ; gain = 44.813
restart
INFO: [Simtcl 6-17] Simulation restarted
run 650 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 14:44:19 2019...
