module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    
    reg[3:0] in_tmp;
    always@(posedge clk) begin
        if(!resetn) begin
           in_tmp <= 0; 
        end
        
        else begin
            in_tmp <= { in_tmp[2:0] , in};
        end 
    end
    
    assign out = in_tmp[3];

endmodule
