

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:45:48 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Parallel_Inputs (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.932 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a" [HLS_files/matrixmul.cpp:60]   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %a_read" [HLS_files/matrixmul.cpp:60]   --->   Operation 7 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b" [HLS_files/matrixmul.cpp:60]   --->   Operation 8 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i32 %b_read" [HLS_files/matrixmul.cpp:60]   --->   Operation 9 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 8, i32 15" [HLS_files/matrixmul.cpp:60]   --->   Operation 10 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 16, i32 23" [HLS_files/matrixmul.cpp:60]   --->   Operation 11 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %tmp1" [HLS_files/matrixmul.cpp:60]   --->   Operation 12 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %tmp_s" [HLS_files/matrixmul.cpp:60]   --->   Operation 13 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [3/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 14 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 8, i32 15" [HLS_files/matrixmul.cpp:60]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 24, i32 31" [HLS_files/matrixmul.cpp:60]   --->   Operation 16 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i8 %tmp_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 17 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 18 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 16, i32 23" [HLS_files/matrixmul.cpp:60]   --->   Operation 19 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 24, i32 31" [HLS_files/matrixmul.cpp:60]   --->   Operation 20 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i8 %tmp_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 21 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [3/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 22 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [3/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 23 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %trunc_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 24 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %trunc_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 25 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 26 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [2/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 27 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %tmp_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 28 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 29 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [2/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 30 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i8 %tmp_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 31 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 32 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [2/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 34 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [2/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 35 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 36 [2/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 36 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 37 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 38 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 39 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 40 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 41 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 42 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 43 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 44 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 45 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_3, i16 %mul_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 47 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 48 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, i16 %mul_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 49 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 50 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_7, i16 %mul_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 51 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %res"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 59 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_3, i16 %mul_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 60 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, i16 %mul_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 61 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_7, i16 %mul_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 62 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %add_ln60_3, i16 %add_ln60_2, i16 %add_ln60_1, i16 %add_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 63 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %res, i64 %tmp_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 64 'write' 'write_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [HLS_files/matrixmul.cpp:65]   --->   Operation 65 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read          ) [ 000000]
trunc_ln60        (trunc         ) [ 001000]
b_read            (read          ) [ 000000]
trunc_ln60_1      (trunc         ) [ 001000]
tmp1              (partselect    ) [ 000000]
tmp_s             (partselect    ) [ 000000]
zext_ln60_2       (zext          ) [ 001100]
zext_ln60_3       (zext          ) [ 001100]
tmp_1             (partselect    ) [ 001000]
tmp_2             (partselect    ) [ 000000]
zext_ln60_5       (zext          ) [ 001100]
tmp_3             (partselect    ) [ 001000]
tmp_4             (partselect    ) [ 000000]
zext_ln60_7       (zext          ) [ 001100]
zext_ln60         (zext          ) [ 000110]
zext_ln60_1       (zext          ) [ 000110]
zext_ln60_4       (zext          ) [ 000110]
zext_ln60_6       (zext          ) [ 000110]
mul_ln60_1        (mul           ) [ 000011]
mul_ln60_3        (mul           ) [ 000011]
mul_ln60_5        (mul           ) [ 000011]
mul_ln60_7        (mul           ) [ 000011]
mul_ln60          (mul           ) [ 000001]
mul_ln60_2        (mul           ) [ 000001]
mul_ln60_4        (mul           ) [ 000001]
mul_ln60_6        (mul           ) [ 000001]
spectopmodule_ln0 (spectopmodule ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
add_ln60          (add           ) [ 000000]
add_ln60_1        (add           ) [ 000000]
add_ln60_2        (add           ) [ 000000]
add_ln60_3        (add           ) [ 000000]
tmp_6             (bitconcatenate) [ 000000]
write_ln60        (write         ) [ 000000]
ret_ln65          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="a_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="b_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln60_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="0" index="2" bw="64" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="trunc_ln60_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="trunc_ln60_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="0" index="3" bw="5" slack="0"/>
<pin id="74" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_s_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="0" index="3" bw="6" slack="0"/>
<pin id="84" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln60_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln60_3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="0" index="3" bw="5" slack="0"/>
<pin id="108" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="0" index="3" bw="6" slack="0"/>
<pin id="118" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln60_5_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_3/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="6" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln60_7_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_5/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_7/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln60_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln60_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln60_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln60_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="0" index="3" bw="16" slack="0"/>
<pin id="186" dir="0" index="4" bw="16" slack="0"/>
<pin id="187" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="190" class="1007" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="198" class="1007" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60_1/4 "/>
</bind>
</comp>

<comp id="206" class="1007" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_4/2 add_ln60_2/4 "/>
</bind>
</comp>

<comp id="214" class="1007" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_6/2 add_ln60_3/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="trunc_ln60_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="227" class="1005" name="trunc_ln60_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln60_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="zext_ln60_3_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="zext_ln60_5_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln60_7_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_7 "/>
</bind>
</comp>

<comp id="266" class="1005" name="zext_ln60_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="272" class="1005" name="zext_ln60_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln60_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="zext_ln60_6_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_6 "/>
</bind>
</comp>

<comp id="290" class="1005" name="mul_ln60_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="mul_ln60_3_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="mul_ln60_5_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_5 "/>
</bind>
</comp>

<comp id="305" class="1005" name="mul_ln60_7_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="42" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="48" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="42" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="48" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="92"><net_src comp="69" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="79" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="48" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="48" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="113" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="89" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="42" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="42" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="93" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="123" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="5"/><net_sink comp="54" pin=2"/></net>

<net id="195"><net_src comp="172" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="169" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="181" pin=4"/></net>

<net id="203"><net_src comp="175" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="169" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="181" pin=3"/></net>

<net id="211"><net_src comp="178" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="172" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="219"><net_src comp="178" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="175" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="225"><net_src comp="61" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="230"><net_src comp="65" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="235"><net_src comp="89" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="241"><net_src comp="93" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="247"><net_src comp="103" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="252"><net_src comp="123" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="258"><net_src comp="133" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="263"><net_src comp="153" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="269"><net_src comp="169" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="275"><net_src comp="172" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="281"><net_src comp="175" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="287"><net_src comp="178" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="293"><net_src comp="97" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="298"><net_src comp="127" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="303"><net_src comp="157" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="308"><net_src comp="163" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {1 }
	Port: matrixmul : b | {1 }
  - Chain level:
	State 1
		zext_ln60_2 : 1
		zext_ln60_3 : 1
		mul_ln60_1 : 2
		zext_ln60_5 : 1
		mul_ln60_3 : 2
		zext_ln60_7 : 1
		mul_ln60_5 : 2
		mul_ln60_7 : 2
	State 2
		mul_ln60 : 1
		mul_ln60_2 : 1
		mul_ln60_4 : 1
		mul_ln60_6 : 1
	State 3
	State 4
		add_ln60 : 1
		add_ln60_1 : 1
		add_ln60_2 : 1
		add_ln60_3 : 1
	State 5
		tmp_6 : 1
		write_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_97       |    1    |    0    |    0    |
|    mul   |       grp_fu_127       |    1    |    0    |    0    |
|          |       grp_fu_157       |    1    |    0    |    0    |
|          |       grp_fu_163       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_190       |    1    |    0    |    0    |
|  muladd  |       grp_fu_198       |    1    |    0    |    0    |
|          |       grp_fu_206       |    1    |    0    |    0    |
|          |       grp_fu_214       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_42   |    0    |    0    |    0    |
|          |    b_read_read_fu_48   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln60_write_fu_54 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln60_fu_61    |    0    |    0    |    0    |
|          |   trunc_ln60_1_fu_65   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp1_fu_69       |    0    |    0    |    0    |
|          |       tmp_s_fu_79      |    0    |    0    |    0    |
|partselect|      tmp_1_fu_103      |    0    |    0    |    0    |
|          |      tmp_2_fu_113      |    0    |    0    |    0    |
|          |      tmp_3_fu_133      |    0    |    0    |    0    |
|          |      tmp_4_fu_143      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln60_2_fu_89   |    0    |    0    |    0    |
|          |    zext_ln60_3_fu_93   |    0    |    0    |    0    |
|          |   zext_ln60_5_fu_123   |    0    |    0    |    0    |
|   zext   |   zext_ln60_7_fu_153   |    0    |    0    |    0    |
|          |    zext_ln60_fu_169    |    0    |    0    |    0    |
|          |   zext_ln60_1_fu_172   |    0    |    0    |    0    |
|          |   zext_ln60_4_fu_175   |    0    |    0    |    0    |
|          |   zext_ln60_6_fu_178   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_6_fu_181      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |    0    |    0    |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| mul_ln60_1_reg_290 |   16   |
| mul_ln60_3_reg_295 |   16   |
| mul_ln60_5_reg_300 |   16   |
| mul_ln60_7_reg_305 |   16   |
|    tmp_1_reg_244   |    8   |
|    tmp_3_reg_255   |    8   |
|trunc_ln60_1_reg_227|    8   |
| trunc_ln60_reg_222 |    8   |
| zext_ln60_1_reg_272|   16   |
| zext_ln60_2_reg_232|   16   |
| zext_ln60_3_reg_238|   16   |
| zext_ln60_4_reg_278|   16   |
| zext_ln60_5_reg_249|   16   |
| zext_ln60_6_reg_284|   16   |
| zext_ln60_7_reg_260|   16   |
|  zext_ln60_reg_266 |   16   |
+--------------------+--------+
|        Total       |   224  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_fu_97 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_127 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_127 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_157 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_163 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_163 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_190 |  p0  |   3  |   8  |   24   ||    15   |
| grp_fu_190 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_198 |  p0  |   3  |   8  |   24   ||    15   |
| grp_fu_198 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_206 |  p0  |   3  |   8  |   24   ||    15   |
| grp_fu_206 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_214 |  p0  |   3  |   8  |   24   ||    15   |
| grp_fu_214 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   288  ||  26.036 ||   168   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   168  |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   26   |   224  |   168  |
+-----------+--------+--------+--------+--------+
