m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
vsystem_mm_interconnect_0
!s110 1604986938
!i10b 1
!s100 CYaVUdK2d3`WzajSPe]a@1
I<JBWRI14CMccMa_a2Ij=30
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604985451
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604986937.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v|-work|mm_interconnect_0|
!i113 1
o-work mm_interconnect_0
tCvgOpt 0
