unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nif ( V_1 >= V_2 ) {\r\nV_1 -= V_2 ;\r\nF_2 ( V_1 >= V_3 ) ;\r\nV_1 += V_4 ;\r\n} else {\r\nF_2 ( V_1 < V_5 ) ;\r\nV_1 -= V_5 ;\r\nF_2 ( ! F_3 ( V_1 ) ) ;\r\n}\r\nreturn V_1 ;\r\n}\r\nbool F_4 ( unsigned long V_1 )\r\n{\r\nif ( V_1 >= V_2 ) {\r\nV_1 -= V_2 ;\r\nif ( V_1 >= V_3 )\r\nreturn false ;\r\nV_1 += V_4 ;\r\n} else {\r\nif ( V_1 < V_5 )\r\nreturn false ;\r\nV_1 -= V_5 ;\r\nif ( ! F_3 ( V_1 ) )\r\nreturn false ;\r\n}\r\nreturn F_5 ( V_1 >> V_6 ) ;\r\n}\r\nunsigned long F_1 ( unsigned long V_1 )\r\n{\r\nF_2 ( V_1 < V_5 ) ;\r\nF_2 ( V_7 && F_6 ( ( void * ) V_1 ) ) ;\r\nreturn V_1 - V_5 ;\r\n}\r\nbool F_4 ( unsigned long V_1 )\r\n{\r\nif ( V_1 < V_5 )\r\nreturn false ;\r\nif ( V_7 && F_6 ( ( void * ) V_1 ) )\r\nreturn false ;\r\nif ( V_1 >= V_8 )\r\nreturn false ;\r\nreturn F_5 ( ( V_1 - V_5 ) >> V_6 ) ;\r\n}
