$date
	Sat Mar 25 11:52:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clock $end
$var reg 1 % resetn $end
$scope module u_adder_seq $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 $ clock $end
$var wire 1 % resetn $end
$var reg 8 ( sum [7:0] $end
$var reg 8 ) y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#10
1$
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
b101 (
0$
b11 #
b11 '
b10 "
b10 &
1%
#110
b101 !
b101 )
b1001 (
b101 #
b101 '
b100 "
b100 &
1$
#120
0$
#130
b1001 !
b1001 )
b101000 (
b11110 #
b11110 '
b1010 "
b1010 &
1$
#140
0$
#150
b101000 !
b101000 )
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
#240
0$
#250
1$
