Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 23 21:12:31 2025
| Host         : Laptop15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fft_ip_wrapper_control_sets_placed.rpt
| Design       : fft_ip_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            3166 |          675 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                                 Enable Signal                                                                                |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_1                                                                               |                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_0                                                                               |                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                 |                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1[0]                                                                                        |                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2[0]                                                                                        |                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_symbols_out_default.symbols_out_remaining[7]_i_1_n_0                                                                              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_3                                                                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_4                                                                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_6                                                                                           |                                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_5                                                                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_7                                                                                           |                                              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_8                                                                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_9                                                                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                    |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10 |                                              |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20 |                                              |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                         |                                              |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                  | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/SR[0] |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                  |                                              |                5 |             33 |         6.60 |
|  clk_IBUF_BUFG |                                                                                                                                                                              |                                              |               58 |            202 |         3.48 |
|  clk_IBUF_BUFG | fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                  |                                              |              618 |           3674 |         5.94 |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


