#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffeda55da0 .scope module, "BancoPruebas" "BancoPruebas" 2 7;
 .timescale -9 -10;
v0x7fffeda889d0_0 .net "and_out", 0 0, L_0x7fffeda89580;  1 drivers
v0x7fffeda88a90_0 .net "clk", 0 0, v0x7fffeda87d70_0;  1 drivers
v0x7fffeda88b50_0 .net "data_cond", 1 0, v0x7fffeda87490_0;  1 drivers
v0x7fffeda88c40_0 .net "data_estructural", 1 0, v0x7fffeda7d280_0;  1 drivers
v0x7fffeda88ce0_0 .net "data_in0", 1 0, v0x7fffeda88140_0;  1 drivers
v0x7fffeda88e80_0 .net "data_in1", 1 0, v0x7fffeda88200_0;  1 drivers
v0x7fffeda88fd0_0 .net "ff_out", 1 0, v0x7fffeda608f0_0;  1 drivers
v0x7fffeda89090_0 .net "in_A", 0 0, v0x7fffeda88380_0;  1 drivers
v0x7fffeda89130_0 .net "in_B", 0 0, v0x7fffeda88420_0;  1 drivers
v0x7fffeda89260_0 .net "mux_output", 0 0, L_0x7fffeda8a7e0;  1 drivers
v0x7fffeda89300_0 .net "not_out", 0 0, L_0x7fffeda89c20;  1 drivers
v0x7fffeda893a0_0 .net "or_out", 0 0, L_0x7fffeda89920;  1 drivers
v0x7fffeda89440_0 .net "reset_L", 0 0, v0x7fffeda88730_0;  1 drivers
v0x7fffeda894e0_0 .net "selector", 0 0, v0x7fffeda887d0_0;  1 drivers
L_0x7fffeda89eb0 .concat [ 1 1 0 0], v0x7fffeda88420_0, v0x7fffeda88380_0;
S_0x7fffeda5a6e0 .scope module, "comp_and" "and_gate" 2 13, 3 3 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda89580/d .functor AND 1, v0x7fffeda88380_0, v0x7fffeda88420_0, C4<1>, C4<1>;
L_0x7fffeda89580 .delay 1 (21,21,21) L_0x7fffeda89580/d;
v0x7fffeda5dd70_0 .net "and_output", 0 0, L_0x7fffeda89580;  alias, 1 drivers
v0x7fffeda5e2b0_0 .net "in_A", 0 0, v0x7fffeda88380_0;  alias, 1 drivers
v0x7fffeda5e7f0_0 .net "in_B", 0 0, v0x7fffeda88420_0;  alias, 1 drivers
S_0x7fffeda7c160 .scope module, "comp_ff" "flipflop" 2 26, 3 23 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffeda5edc0_0 .net "D", 1 0, L_0x7fffeda89eb0;  1 drivers
v0x7fffeda608f0_0 .var "Q", 1 0;
v0x7fffeda504e0_0 .net "clk", 0 0, v0x7fffeda87d70_0;  alias, 1 drivers
E_0x7fffeda41830 .event posedge, v0x7fffeda504e0_0;
S_0x7fffeda7c4e0 .scope module, "comp_not" "not_gate" 2 23, 3 17 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda89c20/d .functor NOT 1, v0x7fffeda88380_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda89c20 .delay 1 (35,35,35) L_0x7fffeda89c20/d;
v0x7fffeda58200_0 .net "in_A", 0 0, v0x7fffeda88380_0;  alias, 1 drivers
v0x7fffeda7c6b0_0 .net "not_output", 0 0, L_0x7fffeda89c20;  alias, 1 drivers
S_0x7fffeda7c7b0 .scope module, "comp_or" "or_gate" 2 19, 3 10 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda89920/d .functor OR 1, v0x7fffeda88380_0, v0x7fffeda88420_0, C4<0>, C4<0>;
L_0x7fffeda89920 .delay 1 (37,40,37) L_0x7fffeda89920/d;
v0x7fffeda7c9d0_0 .net "in_A", 0 0, v0x7fffeda88380_0;  alias, 1 drivers
v0x7fffeda7cae0_0 .net "in_B", 0 0, v0x7fffeda88420_0;  alias, 1 drivers
v0x7fffeda7cba0_0 .net "or_output", 0 0, L_0x7fffeda89920;  alias, 1 drivers
S_0x7fffeda7cc80 .scope module, "estr" "desc_estructural_mux" 2 45, 4 2 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "data_in0"
    .port_info 1 /INPUT 2 "data_in1"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffeda84c90_0 .net "clk", 0 0, v0x7fffeda87d70_0;  alias, 1 drivers
v0x7fffeda84da0_0 .net "data_in0", 1 0, v0x7fffeda88140_0;  alias, 1 drivers
v0x7fffeda84e60_0 .net "data_in1", 1 0, v0x7fffeda88200_0;  alias, 1 drivers
v0x7fffeda84f30_0 .net "data_out", 1 0, v0x7fffeda7d280_0;  alias, 1 drivers
v0x7fffeda85000_0 .net "reset_L", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
v0x7fffeda850f0_0 .net "salMux1", 1 0, L_0x7fffeda8c340;  1 drivers
v0x7fffeda851e0_0 .net "salMux2", 1 0, L_0x7fffeda8dd90;  1 drivers
v0x7fffeda852d0_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda7cf40 .scope module, "ff" "flipflop" 4 22, 3 23 0, S_0x7fffeda7cc80;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffeda7d180_0 .net "D", 1 0, L_0x7fffeda8dd90;  alias, 1 drivers
v0x7fffeda7d280_0 .var "Q", 1 0;
v0x7fffeda7d360_0 .net "clk", 0 0, v0x7fffeda87d70_0;  alias, 1 drivers
S_0x7fffeda7d470 .scope module, "mux1" "twobits_mux21" 4 12, 3 56 0, S_0x7fffeda7cc80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 2 "in_A"
    .port_info 2 /INPUT 2 "in_B"
    .port_info 3 /OUTPUT 2 "mux_out"
v0x7fffeda80c30_0 .net "in_A", 1 0, v0x7fffeda88140_0;  alias, 1 drivers
v0x7fffeda80d10_0 .net "in_B", 1 0, v0x7fffeda88200_0;  alias, 1 drivers
v0x7fffeda80df0_0 .net "mux_out", 1 0, L_0x7fffeda8c340;  alias, 1 drivers
v0x7fffeda80eb0_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
L_0x7fffeda8b550 .part v0x7fffeda88140_0, 0, 1;
L_0x7fffeda8b610 .part v0x7fffeda88200_0, 0, 1;
L_0x7fffeda8c200 .part v0x7fffeda88140_0, 1, 1;
L_0x7fffeda8c2a0 .part v0x7fffeda88200_0, 1, 1;
L_0x7fffeda8c340 .concat8 [ 1 1 0 0], L_0x7fffeda8b290, L_0x7fffeda8bf40;
S_0x7fffeda7d670 .scope module, "muxA" "mux21" 3 61, 3 33 0, S_0x7fffeda7d470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "in_A"
    .port_info 2 /INPUT 1 "in_B"
    .port_info 3 /OUTPUT 1 "mux_output"
v0x7fffeda7eb80_0 .net "and_out1", 0 0, L_0x7fffeda8ac90;  1 drivers
v0x7fffeda7ec70_0 .net "and_out2", 0 0, L_0x7fffeda8afb0;  1 drivers
v0x7fffeda7ed80_0 .net "in_A", 0 0, L_0x7fffeda8b550;  1 drivers
v0x7fffeda7ee20_0 .net "in_B", 0 0, L_0x7fffeda8b610;  1 drivers
v0x7fffeda7eef0_0 .net "mux_output", 0 0, L_0x7fffeda8b290;  1 drivers
v0x7fffeda7efe0_0 .net "not_out", 0 0, L_0x7fffeda8aa50;  1 drivers
v0x7fffeda7f0d0_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda7d870 .scope module, "andGate1" "and_gate" 3 42, 3 3 0, S_0x7fffeda7d670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8ac90/d .functor AND 1, L_0x7fffeda8b550, L_0x7fffeda8aa50, C4<1>, C4<1>;
L_0x7fffeda8ac90 .delay 1 (21,21,21) L_0x7fffeda8ac90/d;
v0x7fffeda7dad0_0 .net "and_output", 0 0, L_0x7fffeda8ac90;  alias, 1 drivers
v0x7fffeda7dbb0_0 .net "in_A", 0 0, L_0x7fffeda8b550;  alias, 1 drivers
v0x7fffeda7dc70_0 .net "in_B", 0 0, L_0x7fffeda8aa50;  alias, 1 drivers
S_0x7fffeda7ddc0 .scope module, "andGate2" "and_gate" 3 46, 3 3 0, S_0x7fffeda7d670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8afb0/d .functor AND 1, L_0x7fffeda8b610, v0x7fffeda887d0_0, C4<1>, C4<1>;
L_0x7fffeda8afb0 .delay 1 (21,21,21) L_0x7fffeda8afb0/d;
v0x7fffeda7dfe0_0 .net "and_output", 0 0, L_0x7fffeda8afb0;  alias, 1 drivers
v0x7fffeda7e0c0_0 .net "in_A", 0 0, L_0x7fffeda8b610;  alias, 1 drivers
v0x7fffeda7e180_0 .net "in_B", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda7e2d0 .scope module, "negSelector" "not_gate" 3 39, 3 17 0, S_0x7fffeda7d670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda8aa50/d .functor NOT 1, v0x7fffeda887d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda8aa50 .delay 1 (35,35,35) L_0x7fffeda8aa50/d;
v0x7fffeda7e4d0_0 .net "in_A", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
v0x7fffeda7e5a0_0 .net "not_output", 0 0, L_0x7fffeda8aa50;  alias, 1 drivers
S_0x7fffeda7e690 .scope module, "orGate" "or_gate" 3 50, 3 10 0, S_0x7fffeda7d670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda8b290/d .functor OR 1, L_0x7fffeda8ac90, L_0x7fffeda8afb0, C4<0>, C4<0>;
L_0x7fffeda8b290 .delay 1 (37,40,37) L_0x7fffeda8b290/d;
v0x7fffeda7e8b0_0 .net "in_A", 0 0, L_0x7fffeda8ac90;  alias, 1 drivers
v0x7fffeda7e9a0_0 .net "in_B", 0 0, L_0x7fffeda8afb0;  alias, 1 drivers
v0x7fffeda7ea70_0 .net "or_output", 0 0, L_0x7fffeda8b290;  alias, 1 drivers
S_0x7fffeda7f1c0 .scope module, "muxB" "mux21" 3 66, 3 33 0, S_0x7fffeda7d470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "in_A"
    .port_info 2 /INPUT 1 "in_B"
    .port_info 3 /OUTPUT 1 "mux_output"
v0x7fffeda80640_0 .net "and_out1", 0 0, L_0x7fffeda8b940;  1 drivers
v0x7fffeda80730_0 .net "and_out2", 0 0, L_0x7fffeda8bc60;  1 drivers
v0x7fffeda80840_0 .net "in_A", 0 0, L_0x7fffeda8c200;  1 drivers
v0x7fffeda808e0_0 .net "in_B", 0 0, L_0x7fffeda8c2a0;  1 drivers
v0x7fffeda809b0_0 .net "mux_output", 0 0, L_0x7fffeda8bf40;  1 drivers
v0x7fffeda80aa0_0 .net "not_out", 0 0, L_0x7fffeda8b6b0;  1 drivers
v0x7fffeda80b90_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda7f400 .scope module, "andGate1" "and_gate" 3 42, 3 3 0, S_0x7fffeda7f1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8b940/d .functor AND 1, L_0x7fffeda8c200, L_0x7fffeda8b6b0, C4<1>, C4<1>;
L_0x7fffeda8b940 .delay 1 (21,21,21) L_0x7fffeda8b940/d;
v0x7fffeda7f640_0 .net "and_output", 0 0, L_0x7fffeda8b940;  alias, 1 drivers
v0x7fffeda7f720_0 .net "in_A", 0 0, L_0x7fffeda8c200;  alias, 1 drivers
v0x7fffeda7f7e0_0 .net "in_B", 0 0, L_0x7fffeda8b6b0;  alias, 1 drivers
S_0x7fffeda7f900 .scope module, "andGate2" "and_gate" 3 46, 3 3 0, S_0x7fffeda7f1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8bc60/d .functor AND 1, L_0x7fffeda8c2a0, v0x7fffeda887d0_0, C4<1>, C4<1>;
L_0x7fffeda8bc60 .delay 1 (21,21,21) L_0x7fffeda8bc60/d;
v0x7fffeda7fb20_0 .net "and_output", 0 0, L_0x7fffeda8bc60;  alias, 1 drivers
v0x7fffeda7fc00_0 .net "in_A", 0 0, L_0x7fffeda8c2a0;  alias, 1 drivers
v0x7fffeda7fcc0_0 .net "in_B", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda7fdf0 .scope module, "negSelector" "not_gate" 3 39, 3 17 0, S_0x7fffeda7f1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda8b6b0/d .functor NOT 1, v0x7fffeda887d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda8b6b0 .delay 1 (35,35,35) L_0x7fffeda8b6b0/d;
v0x7fffeda7fff0_0 .net "in_A", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
v0x7fffeda80090_0 .net "not_output", 0 0, L_0x7fffeda8b6b0;  alias, 1 drivers
S_0x7fffeda801a0 .scope module, "orGate" "or_gate" 3 50, 3 10 0, S_0x7fffeda7f1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda8bf40/d .functor OR 1, L_0x7fffeda8b940, L_0x7fffeda8bc60, C4<0>, C4<0>;
L_0x7fffeda8bf40 .delay 1 (37,40,37) L_0x7fffeda8bf40/d;
v0x7fffeda80370_0 .net "in_A", 0 0, L_0x7fffeda8b940;  alias, 1 drivers
v0x7fffeda80460_0 .net "in_B", 0 0, L_0x7fffeda8bc60;  alias, 1 drivers
v0x7fffeda80530_0 .net "or_output", 0 0, L_0x7fffeda8bf40;  alias, 1 drivers
S_0x7fffeda81000 .scope module, "mux2" "twobits_mux21" 4 17, 3 56 0, S_0x7fffeda7cc80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 2 "in_A"
    .port_info 2 /INPUT 2 "in_B"
    .port_info 3 /OUTPUT 2 "mux_out"
L_0x7ff6cea60018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeda848e0_0 .net "in_A", 1 0, L_0x7ff6cea60018;  1 drivers
v0x7fffeda849c0_0 .net "in_B", 1 0, L_0x7fffeda8c340;  alias, 1 drivers
v0x7fffeda84a80_0 .net "mux_out", 1 0, L_0x7fffeda8dd90;  alias, 1 drivers
v0x7fffeda84b80_0 .net "selector", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
L_0x7fffeda8cf30 .part L_0x7ff6cea60018, 0, 1;
L_0x7fffeda8cfd0 .part L_0x7fffeda8c340, 0, 1;
L_0x7fffeda8dc00 .part L_0x7ff6cea60018, 1, 1;
L_0x7fffeda8dcf0 .part L_0x7fffeda8c340, 1, 1;
L_0x7fffeda8dd90 .concat8 [ 1 1 0 0], L_0x7fffeda8cc70, L_0x7fffeda8d940;
S_0x7fffeda81270 .scope module, "muxA" "mux21" 3 61, 3 33 0, S_0x7fffeda81000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "in_A"
    .port_info 2 /INPUT 1 "in_B"
    .port_info 3 /OUTPUT 1 "mux_output"
v0x7fffeda827f0_0 .net "and_out1", 0 0, L_0x7fffeda8c670;  1 drivers
v0x7fffeda828e0_0 .net "and_out2", 0 0, L_0x7fffeda8c990;  1 drivers
v0x7fffeda829f0_0 .net "in_A", 0 0, L_0x7fffeda8cf30;  1 drivers
v0x7fffeda82a90_0 .net "in_B", 0 0, L_0x7fffeda8cfd0;  1 drivers
v0x7fffeda82b60_0 .net "mux_output", 0 0, L_0x7fffeda8cc70;  1 drivers
v0x7fffeda82c50_0 .net "not_out", 0 0, L_0x7fffeda8c3e0;  1 drivers
v0x7fffeda82d40_0 .net "selector", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
S_0x7fffeda814e0 .scope module, "andGate1" "and_gate" 3 42, 3 3 0, S_0x7fffeda81270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8c670/d .functor AND 1, L_0x7fffeda8cf30, L_0x7fffeda8c3e0, C4<1>, C4<1>;
L_0x7fffeda8c670 .delay 1 (21,21,21) L_0x7fffeda8c670/d;
v0x7fffeda81740_0 .net "and_output", 0 0, L_0x7fffeda8c670;  alias, 1 drivers
v0x7fffeda81820_0 .net "in_A", 0 0, L_0x7fffeda8cf30;  alias, 1 drivers
v0x7fffeda818e0_0 .net "in_B", 0 0, L_0x7fffeda8c3e0;  alias, 1 drivers
S_0x7fffeda81a30 .scope module, "andGate2" "and_gate" 3 46, 3 3 0, S_0x7fffeda81270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8c990/d .functor AND 1, L_0x7fffeda8cfd0, v0x7fffeda88730_0, C4<1>, C4<1>;
L_0x7fffeda8c990 .delay 1 (21,21,21) L_0x7fffeda8c990/d;
v0x7fffeda81c50_0 .net "and_output", 0 0, L_0x7fffeda8c990;  alias, 1 drivers
v0x7fffeda81d30_0 .net "in_A", 0 0, L_0x7fffeda8cfd0;  alias, 1 drivers
v0x7fffeda81df0_0 .net "in_B", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
S_0x7fffeda81f40 .scope module, "negSelector" "not_gate" 3 39, 3 17 0, S_0x7fffeda81270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda8c3e0/d .functor NOT 1, v0x7fffeda88730_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda8c3e0 .delay 1 (35,35,35) L_0x7fffeda8c3e0/d;
v0x7fffeda82140_0 .net "in_A", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
v0x7fffeda82210_0 .net "not_output", 0 0, L_0x7fffeda8c3e0;  alias, 1 drivers
S_0x7fffeda82300 .scope module, "orGate" "or_gate" 3 50, 3 10 0, S_0x7fffeda81270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda8cc70/d .functor OR 1, L_0x7fffeda8c670, L_0x7fffeda8c990, C4<0>, C4<0>;
L_0x7fffeda8cc70 .delay 1 (37,40,37) L_0x7fffeda8cc70/d;
v0x7fffeda82520_0 .net "in_A", 0 0, L_0x7fffeda8c670;  alias, 1 drivers
v0x7fffeda82610_0 .net "in_B", 0 0, L_0x7fffeda8c990;  alias, 1 drivers
v0x7fffeda826e0_0 .net "or_output", 0 0, L_0x7fffeda8cc70;  alias, 1 drivers
S_0x7fffeda82e30 .scope module, "muxB" "mux21" 3 66, 3 33 0, S_0x7fffeda81000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "in_A"
    .port_info 2 /INPUT 1 "in_B"
    .port_info 3 /OUTPUT 1 "mux_output"
v0x7fffeda842f0_0 .net "and_out1", 0 0, L_0x7fffeda8d340;  1 drivers
v0x7fffeda843e0_0 .net "and_out2", 0 0, L_0x7fffeda8d660;  1 drivers
v0x7fffeda844f0_0 .net "in_A", 0 0, L_0x7fffeda8dc00;  1 drivers
v0x7fffeda84590_0 .net "in_B", 0 0, L_0x7fffeda8dcf0;  1 drivers
v0x7fffeda84660_0 .net "mux_output", 0 0, L_0x7fffeda8d940;  1 drivers
v0x7fffeda84750_0 .net "not_out", 0 0, L_0x7fffeda8d100;  1 drivers
v0x7fffeda84840_0 .net "selector", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
S_0x7fffeda83070 .scope module, "andGate1" "and_gate" 3 42, 3 3 0, S_0x7fffeda82e30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8d340/d .functor AND 1, L_0x7fffeda8dc00, L_0x7fffeda8d100, C4<1>, C4<1>;
L_0x7fffeda8d340 .delay 1 (21,21,21) L_0x7fffeda8d340/d;
v0x7fffeda832b0_0 .net "and_output", 0 0, L_0x7fffeda8d340;  alias, 1 drivers
v0x7fffeda83390_0 .net "in_A", 0 0, L_0x7fffeda8dc00;  alias, 1 drivers
v0x7fffeda83450_0 .net "in_B", 0 0, L_0x7fffeda8d100;  alias, 1 drivers
S_0x7fffeda83570 .scope module, "andGate2" "and_gate" 3 46, 3 3 0, S_0x7fffeda82e30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8d660/d .functor AND 1, L_0x7fffeda8dcf0, v0x7fffeda88730_0, C4<1>, C4<1>;
L_0x7fffeda8d660 .delay 1 (21,21,21) L_0x7fffeda8d660/d;
v0x7fffeda83790_0 .net "and_output", 0 0, L_0x7fffeda8d660;  alias, 1 drivers
v0x7fffeda83870_0 .net "in_A", 0 0, L_0x7fffeda8dcf0;  alias, 1 drivers
v0x7fffeda83930_0 .net "in_B", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
S_0x7fffeda83a60 .scope module, "negSelector" "not_gate" 3 39, 3 17 0, S_0x7fffeda82e30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda8d100/d .functor NOT 1, v0x7fffeda88730_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda8d100 .delay 1 (35,35,35) L_0x7fffeda8d100/d;
v0x7fffeda83ca0_0 .net "in_A", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
v0x7fffeda83d40_0 .net "not_output", 0 0, L_0x7fffeda8d100;  alias, 1 drivers
S_0x7fffeda83e50 .scope module, "orGate" "or_gate" 3 50, 3 10 0, S_0x7fffeda82e30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda8d940/d .functor OR 1, L_0x7fffeda8d340, L_0x7fffeda8d660, C4<0>, C4<0>;
L_0x7fffeda8d940 .delay 1 (37,40,37) L_0x7fffeda8d940/d;
v0x7fffeda84020_0 .net "in_A", 0 0, L_0x7fffeda8d340;  alias, 1 drivers
v0x7fffeda84110_0 .net "in_B", 0 0, L_0x7fffeda8d660;  alias, 1 drivers
v0x7fffeda841e0_0 .net "or_output", 0 0, L_0x7fffeda8d940;  alias, 1 drivers
S_0x7fffeda85470 .scope module, "mux_BP" "mux21" 2 30, 3 33 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "in_A"
    .port_info 2 /INPUT 1 "in_B"
    .port_info 3 /OUTPUT 1 "mux_output"
v0x7fffeda86910_0 .net "and_out1", 0 0, L_0x7fffeda8a310;  1 drivers
v0x7fffeda86a00_0 .net "and_out2", 0 0, L_0x7fffeda8a550;  1 drivers
v0x7fffeda86b10_0 .net "in_A", 0 0, v0x7fffeda88380_0;  alias, 1 drivers
v0x7fffeda86bb0_0 .net "in_B", 0 0, v0x7fffeda88420_0;  alias, 1 drivers
v0x7fffeda86c50_0 .net "mux_output", 0 0, L_0x7fffeda8a7e0;  alias, 1 drivers
v0x7fffeda86cf0_0 .net "not_out", 0 0, L_0x7fffeda89f70;  1 drivers
v0x7fffeda86de0_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda856b0 .scope module, "andGate1" "and_gate" 3 42, 3 3 0, S_0x7fffeda85470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8a310/d .functor AND 1, v0x7fffeda88380_0, L_0x7fffeda89f70, C4<1>, C4<1>;
L_0x7fffeda8a310 .delay 1 (21,21,21) L_0x7fffeda8a310/d;
v0x7fffeda85910_0 .net "and_output", 0 0, L_0x7fffeda8a310;  alias, 1 drivers
v0x7fffeda859f0_0 .net "in_A", 0 0, v0x7fffeda88380_0;  alias, 1 drivers
v0x7fffeda85ab0_0 .net "in_B", 0 0, L_0x7fffeda89f70;  alias, 1 drivers
S_0x7fffeda85bb0 .scope module, "andGate2" "and_gate" 3 46, 3 3 0, S_0x7fffeda85470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "and_output"
L_0x7fffeda8a550/d .functor AND 1, v0x7fffeda88420_0, v0x7fffeda887d0_0, C4<1>, C4<1>;
L_0x7fffeda8a550 .delay 1 (21,21,21) L_0x7fffeda8a550/d;
v0x7fffeda85dd0_0 .net "and_output", 0 0, L_0x7fffeda8a550;  alias, 1 drivers
v0x7fffeda85eb0_0 .net "in_A", 0 0, v0x7fffeda88420_0;  alias, 1 drivers
v0x7fffeda85fc0_0 .net "in_B", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
S_0x7fffeda860a0 .scope module, "negSelector" "not_gate" 3 39, 3 17 0, S_0x7fffeda85470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /OUTPUT 1 "not_output"
L_0x7fffeda89f70/d .functor NOT 1, v0x7fffeda887d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffeda89f70 .delay 1 (35,35,35) L_0x7fffeda89f70/d;
v0x7fffeda86270_0 .net "in_A", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
v0x7fffeda86310_0 .net "not_output", 0 0, L_0x7fffeda89f70;  alias, 1 drivers
S_0x7fffeda86420 .scope module, "orGate" "or_gate" 3 50, 3 10 0, S_0x7fffeda85470;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in_A"
    .port_info 1 /INPUT 1 "in_B"
    .port_info 2 /OUTPUT 1 "or_output"
L_0x7fffeda8a7e0/d .functor OR 1, L_0x7fffeda8a310, L_0x7fffeda8a550, C4<0>, C4<0>;
L_0x7fffeda8a7e0 .delay 1 (37,40,37) L_0x7fffeda8a7e0/d;
v0x7fffeda86640_0 .net "in_A", 0 0, L_0x7fffeda8a310;  alias, 1 drivers
v0x7fffeda86730_0 .net "in_B", 0 0, L_0x7fffeda8a550;  alias, 1 drivers
v0x7fffeda86800_0 .net "or_output", 0 0, L_0x7fffeda8a7e0;  alias, 1 drivers
S_0x7fffeda86ea0 .scope module, "p_cond" "mux" 2 35, 5 1 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffeda871d0_0 .net "clk", 0 0, v0x7fffeda87d70_0;  alias, 1 drivers
v0x7fffeda87290_0 .net "data_in0", 1 0, v0x7fffeda88140_0;  alias, 1 drivers
v0x7fffeda873a0_0 .net "data_in1", 1 0, v0x7fffeda88200_0;  alias, 1 drivers
v0x7fffeda87490_0 .var "data_out", 1 0;
v0x7fffeda87570_0 .net "reset_L", 0 0, v0x7fffeda88730_0;  alias, 1 drivers
v0x7fffeda87660_0 .var "salMux1", 1 0;
v0x7fffeda87740_0 .net "selector", 0 0, v0x7fffeda887d0_0;  alias, 1 drivers
E_0x7fffeda87150 .event edge, v0x7fffeda7e180_0, v0x7fffeda80c30_0, v0x7fffeda80d10_0;
S_0x7fffeda878e0 .scope module, "prob" "probador" 2 53, 6 1 0, S_0x7fffeda55da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "data_cond"
    .port_info 1 /INPUT 2 "data_estructural"
    .port_info 2 /INPUT 1 "and_out"
    .port_info 3 /INPUT 1 "or_out"
    .port_info 4 /INPUT 1 "not_out"
    .port_info 5 /INPUT 2 "ff_out"
    .port_info 6 /INPUT 1 "mux_output"
    .port_info 7 /OUTPUT 1 "in_A"
    .port_info 8 /OUTPUT 1 "in_B"
    .port_info 9 /OUTPUT 1 "selector"
    .port_info 10 /OUTPUT 1 "reset_L"
    .port_info 11 /OUTPUT 2 "data_in0"
    .port_info 12 /OUTPUT 2 "data_in1"
    .port_info 13 /OUTPUT 1 "clk"
v0x7fffeda87cb0_0 .net "and_out", 0 0, L_0x7fffeda89580;  alias, 1 drivers
v0x7fffeda87d70_0 .var "clk", 0 0;
v0x7fffeda87e10_0 .var "contador_cond", 3 0;
v0x7fffeda87eb0_0 .var "contador_estr", 3 0;
v0x7fffeda87f90_0 .net "data_cond", 0 1, v0x7fffeda87490_0;  alias, 1 drivers
v0x7fffeda88050_0 .net "data_estructural", 0 1, v0x7fffeda7d280_0;  alias, 1 drivers
v0x7fffeda88140_0 .var "data_in0", 0 1;
v0x7fffeda88200_0 .var "data_in1", 0 1;
v0x7fffeda882c0_0 .net "ff_out", 0 1, v0x7fffeda608f0_0;  alias, 1 drivers
v0x7fffeda88380_0 .var "in_A", 0 0;
v0x7fffeda88420_0 .var "in_B", 0 0;
v0x7fffeda88550_0 .net "mux_output", 0 0, L_0x7fffeda8a7e0;  alias, 1 drivers
v0x7fffeda885f0_0 .net "not_out", 0 0, L_0x7fffeda89c20;  alias, 1 drivers
v0x7fffeda88690_0 .net "or_out", 0 0, L_0x7fffeda89920;  alias, 1 drivers
v0x7fffeda88730_0 .var "reset_L", 0 0;
v0x7fffeda887d0_0 .var "selector", 0 0;
E_0x7fffeda87070 .event posedge, v0x7fffeda7d280_0;
E_0x7fffeda87c50 .event posedge, v0x7fffeda87490_0;
    .scope S_0x7fffeda7c160;
T_0 ;
    %wait E_0x7fffeda41830;
    %delay 24, 0;
    %load/vec4 v0x7fffeda5edc0_0;
    %assign/vec4 v0x7fffeda608f0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffeda86ea0;
T_1 ;
    %wait E_0x7fffeda87150;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffeda87660_0, 0, 2;
    %load/vec4 v0x7fffeda87740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffeda87290_0;
    %store/vec4 v0x7fffeda87660_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffeda873a0_0;
    %store/vec4 v0x7fffeda87660_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffeda86ea0;
T_2 ;
    %wait E_0x7fffeda41830;
    %load/vec4 v0x7fffeda87570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda87490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffeda87660_0;
    %assign/vec4 v0x7fffeda87490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffeda7cf40;
T_3 ;
    %wait E_0x7fffeda41830;
    %delay 24, 0;
    %load/vec4 v0x7fffeda7d180_0;
    %assign/vec4 v0x7fffeda7d280_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffeda878e0;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeda87e10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeda87eb0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7fffeda878e0;
T_5 ;
    %vpi_call 6 21 "$dumpfile", "componentes.vcd" {0 0 0};
    %vpi_call 6 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fffeda88730_0, 0, 1;
    %store/vec4 v0x7fffeda887d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeda88380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeda88420_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fffeda88200_0, 0, 2;
    %store/vec4 v0x7fffeda88140_0, 0, 2;
    %wait E_0x7fffeda41830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88730_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda887d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda887d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda887d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda887d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88730_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %wait E_0x7fffeda41830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda887d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffeda88140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffeda88200_0, 0;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffeda41830;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 6 68 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffeda878e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda88420_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffeda878e0;
T_7 ;
    %wait E_0x7fffeda41830;
    %load/vec4 v0x7fffeda87f90_0;
    %load/vec4 v0x7fffeda88050_0;
    %cmp/ne;
    %jmp/0xz  T_7.0, 4;
T_7.0 ;
    %vpi_call 6 109 "$display", "La descripci\303\263n estructural no concuerda con la conductual en %t [ps]", $realtime {0 0 0};
    %vpi_call 6 110 "$monitor", $realtime, "[ns]\011Cond: %b\011Estr: %b\011Contadores[cond/estr]", v0x7fffeda87f90_0, v0x7fffeda88050_0, v0x7fffeda87e10_0, v0x7fffeda87eb0_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffeda878e0;
T_8 ;
    %wait E_0x7fffeda87c50;
    %load/vec4 v0x7fffeda87e10_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffeda87e10_0, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffeda878e0;
T_9 ;
    %wait E_0x7fffeda87070;
    %load/vec4 v0x7fffeda87eb0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffeda87eb0_0, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffeda878e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeda87d70_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fffeda878e0;
T_11 ;
    %delay 30, 0;
    %load/vec4 v0x7fffeda87d70_0;
    %inv;
    %assign/vec4 v0x7fffeda87d70_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "BancoPruebas.v";
    "./library_r.v";
    "./desc_estructural_mux.v";
    "./mux.v";
    "./probador.v";
