{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353532147205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353532147207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:09:03 2012 " "Processing started: Wed Nov 21 16:09:03 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353532147207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353532147207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353532147207 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353532148659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y FinalProject.v(69) " "Verilog HDL Declaration information at FinalProject.v(69): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1353532148947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FinalProject.v(129) " "Verilog HDL warning at FinalProject.v(129): extended using \"x\" or \"z\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1353532148948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FinalProject.v(151) " "Verilog HDL warning at FinalProject.v(151): extended using \"x\" or \"z\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1353532148948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y FinalProject.v(163) " "Verilog HDL Declaration information at FinalProject.v(163): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1353532148949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 8 8 " "Found 8 design units, including 8 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "2 variableClock " "Found entity 2: variableClock" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "3 upcounter_slot " "Found entity 3: upcounter_slot" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "5 seg7next " "Found entity 5: seg7next" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "6 levelstate " "Found entity 6: levelstate" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "7 compare " "Found entity 7: compare" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353532148961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353532148961 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stop0 FinalProject.v(16) " "Verilog HDL Implicit Net warning at FinalProject.v(16): created implicit net for \"Stop0\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "compare_out FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"compare_out\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stop FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"Stop\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x2\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x3 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x3\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x4 FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"x4\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_count FinalProject.v(17) " "Verilog HDL Implicit Net warning at FinalProject.v(17): created implicit net for \"score_count\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1353532148966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1353532149206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject.v(10) " "Verilog HDL assignment warning at FinalProject.v(10): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149208 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variableClock variableClock:var_clk " "Elaborating entity \"variableClock\" for hierarchy \"variableClock:var_clk\"" {  } { { "FinalProject.v" "var_clk" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_slot upcounter_slot:num1 " "Elaborating entity \"upcounter_slot\" for hierarchy \"upcounter_slot:num1\"" {  } { { "FinalProject.v" "num1" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelstate levelstate:level " "Elaborating entity \"levelstate\" for hierarchy \"levelstate:level\"" {  } { { "FinalProject.v" "level" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(170) " "Verilog HDL assignment warning at FinalProject.v(170): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149522 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(171) " "Verilog HDL assignment warning at FinalProject.v(171): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149523 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(172) " "Verilog HDL assignment warning at FinalProject.v(172): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149524 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(173) " "Verilog HDL assignment warning at FinalProject.v(173): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149525 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(174) " "Verilog HDL assignment warning at FinalProject.v(174): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149525 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(175) " "Verilog HDL assignment warning at FinalProject.v(175): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149526 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(176) " "Verilog HDL assignment warning at FinalProject.v(176): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149527 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FinalProject.v(177) " "Verilog HDL Case Statement warning at FinalProject.v(177): case item expression never matches the case expression" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 177 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1 1353532149528 "|FinalProject|levelstate:level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FinalProject.v(188) " "Verilog HDL assignment warning at FinalProject.v(188): truncated value with size 3 to match size of target (2)" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1353532149531 "|FinalProject|levelstate:level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:Display1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:Display1\"" {  } { { "FinalProject.v" "Display1" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg1 " "Elaborating entity \"register\" for hierarchy \"register:reg1\"" {  } { { "FinalProject.v" "reg1" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:comp1 " "Elaborating entity \"compare\" for hierarchy \"compare:comp1\"" {  } { { "FinalProject.v" "comp1" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7next seg7next:Display2 " "Elaborating entity \"seg7next\" for hierarchy \"seg7next:Display2\"" {  } { { "FinalProject.v" "Display2" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353532149682 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x FinalProject.v(140) " "Verilog HDL Always Construct warning at FinalProject.v(140): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1353532149684 "|FinalProject|seg7next:Display2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149906 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149906 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149908 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149908 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149911 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149912 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149912 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149914 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149914 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Stop " "Net \"Stop\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "Stop" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149915 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353532149915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1353532151565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[6\] VCC " "Pin \"SegmentDisplay2\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[5\] VCC " "Pin \"SegmentDisplay2\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[4\] VCC " "Pin \"SegmentDisplay2\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[3\] VCC " "Pin \"SegmentDisplay2\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[2\] VCC " "Pin \"SegmentDisplay2\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[1\] VCC " "Pin \"SegmentDisplay2\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay2\[0\] VCC " "Pin \"SegmentDisplay2\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[6\] VCC " "Pin \"SegmentDisplay3\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[5\] VCC " "Pin \"SegmentDisplay3\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[4\] VCC " "Pin \"SegmentDisplay3\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[3\] VCC " "Pin \"SegmentDisplay3\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[2\] VCC " "Pin \"SegmentDisplay3\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[1\] VCC " "Pin \"SegmentDisplay3\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay3\[0\] VCC " "Pin \"SegmentDisplay3\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[6\] VCC " "Pin \"SegmentDisplay4\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[5\] VCC " "Pin \"SegmentDisplay4\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[4\] VCC " "Pin \"SegmentDisplay4\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[3\] VCC " "Pin \"SegmentDisplay4\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[2\] VCC " "Pin \"SegmentDisplay4\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[1\] VCC " "Pin \"SegmentDisplay4\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentDisplay4\[0\] VCC " "Pin \"SegmentDisplay4\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353532151785 "|FinalProject|SegmentDisplay4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1353532151785 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1353532154233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Phil/Desktop/Project/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/Phil/Desktop/Project/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1353532154371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1353532154900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1353532154900 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stop4 " "No output dependent on input pin \"Stop4\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1353532155117 "|FinalProject|Stop4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stop1 " "No output dependent on input pin \"Stop1\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1353532155117 "|FinalProject|Stop1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stop2 " "No output dependent on input pin \"Stop2\"" {  } { { "FinalProject.v" "" { Text "C:/Users/Phil/Desktop/Project/FinalProject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1353532155117 "|FinalProject|Stop2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1353532155117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1353532155119 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1353532155119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1353532155119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1353532155119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353532155227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:09:15 2012 " "Processing ended: Wed Nov 21 16:09:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353532155227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353532155227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353532155227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353532155227 ""}
