# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PulseGenV3.srcs/sources_1/imports/New folder/pulse_train_gen.vhd" \

# Do not sort compile order
nosort
