
*** Running vivado
    with args -log single_cycle_cpu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_cpu_display.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source single_cycle_cpu_display.tcl -notrace
Command: synth_design -top single_cycle_cpu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 312.992 ; gain = 73.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_cpu_display' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu_display.v:8]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (1#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'single_cycle_cpu' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:10]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/inst_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (2#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/inst_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/regfile.v:8]
WARNING: [Synth 8-6014] Unused sequential element rf_reg[0] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/regfile.v:31]
INFO: [Synth 8-256] done synthesizing module 'regfile' (3#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/regfile.v:8]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:9]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[31] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[30] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[29] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[28] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[27] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[26] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[25] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[24] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[23] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[22] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[21] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[20] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[19] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[18] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[17] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[16] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[15] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[14] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[13] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[12] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[11] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[10] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[9] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[8] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[7] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[6] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[5] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[4] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[3] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[2] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[1] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[0] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:27]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[31] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[30] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[29] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[28] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[27] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[26] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[25] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[24] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[23] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[22] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[21] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[20] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[19] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[18] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[17] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[16] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[15] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[14] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[13] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[12] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[11] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[10] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[9] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[8] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[7] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[6] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[5] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[4] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[3] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[2] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[1] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[0] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:34]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[31] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[30] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[29] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[28] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[27] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[26] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[25] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[24] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[23] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[22] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[21] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[20] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[19] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[18] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[17] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[16] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[15] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[14] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[13] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[12] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[11] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[10] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[9] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[8] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[7] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[6] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[5] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[4] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[3] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[2] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[1] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[0] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:41]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[31] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:48]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[30] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:48]
WARNING: [Synth 8-6014] Unused sequential element DM_reg[29] was removed.  [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:48]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'data_ram' (6#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/data_ram.v:9]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_cpu' (7#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:10]
INFO: [Synth 8-638] synthesizing module 'lcd_module' [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.runs/synth_1/.Xil/Vivado-22936-HiddenLove/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lcd_module' (8#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.runs/synth_1/.Xil/Vivado-22936-HiddenLove/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_cpu_display' (9#1) [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu_display.v:8]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design single_cycle_cpu has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.078 ; gain = 116.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.078 ; gain = 116.145
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/constrs_1/new/single_cycle_cpu.xdc]
invalid command name "SET_PROPERTY"
Finished Parsing XDC File [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/constrs_1/new/single_cycle_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/constrs_1/new/single_cycle_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/single_cycle_cpu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/single_cycle_cpu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 703.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 128   
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 65    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_cycle_cpu_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     40 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 2     
Module data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 128   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module single_cycle_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cpu/pc_reg[0]' (FDRE) to 'cpu/pc_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/pc_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[31][8]' (FDE) to 'cpu/data_ram_module/DM_reg[30][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[30][8]' (FDE) to 'cpu/data_ram_module/DM_reg[28][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[29][8]' (FDE) to 'cpu/data_ram_module/DM_reg[28][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[28][8]' (FDE) to 'cpu/data_ram_module/DM_reg[26][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[27][8]' (FDE) to 'cpu/data_ram_module/DM_reg[26][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[26][8]' (FDE) to 'cpu/data_ram_module/DM_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[25][8]' (FDE) to 'cpu/data_ram_module/DM_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[24][8]' (FDE) to 'cpu/data_ram_module/DM_reg[22][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[23][8]' (FDE) to 'cpu/data_ram_module/DM_reg[22][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[22][8]' (FDE) to 'cpu/data_ram_module/DM_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[21][8]' (FDE) to 'cpu/data_ram_module/DM_reg[20][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[20][8]' (FDE) to 'cpu/data_ram_module/DM_reg[18][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[19][8]' (FDE) to 'cpu/data_ram_module/DM_reg[18][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[18][8]' (FDE) to 'cpu/data_ram_module/DM_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[17][8]' (FDE) to 'cpu/data_ram_module/DM_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[16][8]' (FDE) to 'cpu/data_ram_module/DM_reg[14][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[15][8]' (FDE) to 'cpu/data_ram_module/DM_reg[14][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[14][8]' (FDE) to 'cpu/data_ram_module/DM_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[13][8]' (FDE) to 'cpu/data_ram_module/DM_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[12][8]' (FDE) to 'cpu/data_ram_module/DM_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[11][8]' (FDE) to 'cpu/data_ram_module/DM_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[10][8]' (FDE) to 'cpu/data_ram_module/DM_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[9][8]' (FDE) to 'cpu/data_ram_module/DM_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[8][8]' (FDE) to 'cpu/data_ram_module/DM_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[7][8]' (FDE) to 'cpu/data_ram_module/DM_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[6][8]' (FDE) to 'cpu/data_ram_module/DM_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[5][8]' (FDE) to 'cpu/data_ram_module/DM_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[4][8]' (FDE) to 'cpu/data_ram_module/DM_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[3][8]' (FDE) to 'cpu/data_ram_module/DM_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[2][8]' (FDE) to 'cpu/data_ram_module/DM_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[1][8]' (FDE) to 'cpu/data_ram_module/DM_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[31][9]' (FDE) to 'cpu/data_ram_module/DM_reg[30][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[30][9]' (FDE) to 'cpu/data_ram_module/DM_reg[28][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[29][9]' (FDE) to 'cpu/data_ram_module/DM_reg[28][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[28][9]' (FDE) to 'cpu/data_ram_module/DM_reg[26][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[27][9]' (FDE) to 'cpu/data_ram_module/DM_reg[26][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[26][9]' (FDE) to 'cpu/data_ram_module/DM_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[25][9]' (FDE) to 'cpu/data_ram_module/DM_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[24][9]' (FDE) to 'cpu/data_ram_module/DM_reg[22][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[23][9]' (FDE) to 'cpu/data_ram_module/DM_reg[22][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[22][9]' (FDE) to 'cpu/data_ram_module/DM_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[21][9]' (FDE) to 'cpu/data_ram_module/DM_reg[20][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[20][9]' (FDE) to 'cpu/data_ram_module/DM_reg[18][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[19][9]' (FDE) to 'cpu/data_ram_module/DM_reg[18][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[18][9]' (FDE) to 'cpu/data_ram_module/DM_reg[16][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[17][9]' (FDE) to 'cpu/data_ram_module/DM_reg[16][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[16][9]' (FDE) to 'cpu/data_ram_module/DM_reg[14][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[15][9]' (FDE) to 'cpu/data_ram_module/DM_reg[14][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[14][9]' (FDE) to 'cpu/data_ram_module/DM_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[13][9]' (FDE) to 'cpu/data_ram_module/DM_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[12][9]' (FDE) to 'cpu/data_ram_module/DM_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[11][9]' (FDE) to 'cpu/data_ram_module/DM_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[10][9]' (FDE) to 'cpu/data_ram_module/DM_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[9][9]' (FDE) to 'cpu/data_ram_module/DM_reg[8][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[8][9]' (FDE) to 'cpu/data_ram_module/DM_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[7][9]' (FDE) to 'cpu/data_ram_module/DM_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[6][9]' (FDE) to 'cpu/data_ram_module/DM_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[5][9]' (FDE) to 'cpu/data_ram_module/DM_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[4][9]' (FDE) to 'cpu/data_ram_module/DM_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[3][9]' (FDE) to 'cpu/data_ram_module/DM_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[2][9]' (FDE) to 'cpu/data_ram_module/DM_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[1][9]' (FDE) to 'cpu/data_ram_module/DM_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[31][10]' (FDE) to 'cpu/data_ram_module/DM_reg[30][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[30][10]' (FDE) to 'cpu/data_ram_module/DM_reg[28][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[29][10]' (FDE) to 'cpu/data_ram_module/DM_reg[28][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[28][10]' (FDE) to 'cpu/data_ram_module/DM_reg[26][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[27][10]' (FDE) to 'cpu/data_ram_module/DM_reg[26][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[26][10]' (FDE) to 'cpu/data_ram_module/DM_reg[24][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[25][10]' (FDE) to 'cpu/data_ram_module/DM_reg[24][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[24][10]' (FDE) to 'cpu/data_ram_module/DM_reg[22][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[23][10]' (FDE) to 'cpu/data_ram_module/DM_reg[22][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[22][10]' (FDE) to 'cpu/data_ram_module/DM_reg[20][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[21][10]' (FDE) to 'cpu/data_ram_module/DM_reg[20][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[20][10]' (FDE) to 'cpu/data_ram_module/DM_reg[18][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[19][10]' (FDE) to 'cpu/data_ram_module/DM_reg[18][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[18][10]' (FDE) to 'cpu/data_ram_module/DM_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[17][10]' (FDE) to 'cpu/data_ram_module/DM_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[16][10]' (FDE) to 'cpu/data_ram_module/DM_reg[14][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[15][10]' (FDE) to 'cpu/data_ram_module/DM_reg[14][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[14][10]' (FDE) to 'cpu/data_ram_module/DM_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[13][10]' (FDE) to 'cpu/data_ram_module/DM_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[12][10]' (FDE) to 'cpu/data_ram_module/DM_reg[10][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[11][10]' (FDE) to 'cpu/data_ram_module/DM_reg[10][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[10][10]' (FDE) to 'cpu/data_ram_module/DM_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[9][10]' (FDE) to 'cpu/data_ram_module/DM_reg[8][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[8][10]' (FDE) to 'cpu/data_ram_module/DM_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[7][10]' (FDE) to 'cpu/data_ram_module/DM_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[6][10]' (FDE) to 'cpu/data_ram_module/DM_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[5][10]' (FDE) to 'cpu/data_ram_module/DM_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[4][10]' (FDE) to 'cpu/data_ram_module/DM_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[3][10]' (FDE) to 'cpu/data_ram_module/DM_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[2][10]' (FDE) to 'cpu/data_ram_module/DM_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[1][10]' (FDE) to 'cpu/data_ram_module/DM_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[31][11]' (FDE) to 'cpu/data_ram_module/DM_reg[30][11]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[30][11]' (FDE) to 'cpu/data_ram_module/DM_reg[28][11]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[29][11]' (FDE) to 'cpu/data_ram_module/DM_reg[28][11]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[28][11]' (FDE) to 'cpu/data_ram_module/DM_reg[26][11]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[27][11]' (FDE) to 'cpu/data_ram_module/DM_reg[26][11]'
INFO: [Synth 8-3886] merging instance 'cpu/data_ram_module/DM_reg[26][11]' (FDE) to 'cpu/data_ram_module/DM_reg[24][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/data_ram_module /\DM_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[39] )
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][8]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][9]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][10]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][11]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][12]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][13]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][14]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][15]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][16]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][17]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][18]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][19]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][20]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][21]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][22]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][23]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][24]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][25]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][26]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][27]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][28]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][29]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][30]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (DM_reg[0][31]) is unused and will be removed from module data_ram.
WARNING: [Synth 8-3332] Sequential element (cpu/pc_reg[1]) is unused and will be removed from module single_cycle_cpu_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[39]) is unused and will be removed from module single_cycle_cpu_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 703.359 ; gain = 463.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver cpu_clk_cg:O [D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu_display.v:50]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |BUFGCE     |     1|
|4     |CARRY4     |    27|
|5     |LUT1       |    30|
|6     |LUT2       |    68|
|7     |LUT3       |    88|
|8     |LUT4       |    21|
|9     |LUT5       |   268|
|10    |LUT6       |  1017|
|11    |MUXF7      |   229|
|12    |MUXF8      |    84|
|13    |FDRE       |  1355|
|14    |FDSE       |     7|
|15    |IBUF       |     3|
|16    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  3254|
|2     |  cpu               |single_cycle_cpu |  3086|
|3     |    alu_module      |alu              |    38|
|4     |      adder_module  |adder            |     8|
|5     |    data_ram_module |data_ram         |   495|
|6     |    rf_module       |regfile          |  2378|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 727.230 ; gain = 140.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 727.230 ; gain = 487.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

223 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 727.230 ; gain = 495.090
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project1/memory_async/project6_single_cycle_cpu/project6_single_cycle_cpu.runs/synth_1/single_cycle_cpu_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 727.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 13:12:31 2024...
