0.6
2018.2
Jun 14 2018
20:41:02
E:/VLSI_files/Combination_Circuits/Combination_Circuits.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/VLSI_files/Combination_Circuits/Combination_Circuits.srcs/sources_1/new/B_to_G.v,1684594900,verilog,,,,B_to_G,,,,,,,,
E:/VLSI_files/Combination_Circuits/Combination_Circuits.srcs/sources_1/new/Demux1x4.v,1684335611,verilog,,,,Demux1x4,,,,,,,,
E:/VLSI_files/Combination_Circuits/Combination_Circuits.srcs/sources_1/new/Mux2x1.v,1679756872,verilog,,,,Mux2x1,,,,,,,,
