v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|lpm_mult:mult1|mult_pnn:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|lpm_mult:mult1|mult_pnn:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|log_range_reduction_31e:range_reduction|lpm_mult:mult0|mult_vmo:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|log_range_reduction_31e:range_reduction|lpm_mult:mult0|mult_vmo:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_x|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm2|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm1|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_0bf2:auto_generated|ded_mult_n591:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,hann:hann_image_inst|mult16x16:m16|lpm_mult:lpm_mult_component|mult_oon:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,hann:hann_real_inst|mult16x16:m16|lpm_mult:lpm_mult_component|mult_oon:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,nco:hann_c|nco_st:nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_bpb2:auto_generated|ded_mult_1j51:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,nco:hann_c|nco_st:nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_bpb2:auto_generated|ded_mult_1j51:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|mult16x12:mult_sin|lpm_mult:lpm_mult_component|mult_25p:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|mult16x12:mult_cos|lpm_mult:lpm_mult_component|mult_25p:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_aob2:auto_generated|ded_mult_1j51:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_aob2:auto_generated|ded_mult_1j51:ded_mult1|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_bpb2:auto_generated|ded_mult_1j51:ded_mult2|mac_out9,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_bpb2:auto_generated|ded_mult_1j51:ded_mult1|mac_out9,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|altsyncram_ua11:fifo_ram|ram_block5a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_msb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe9a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe9a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe9a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe9a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe9a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|counter_ffa4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe8a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_g47:rdptr_g1p|parity_ff,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe8a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe8a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe8a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe7|dffe8a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|wrfull_eq_comp_lsb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|wrfull_eq_comp_msb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe14a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fifo,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe12|dffe13a[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_fifo,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_nco_hann,nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_nco_hann,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|was_stalled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|was_stalled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_valid_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|valid_ctrl_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_valid_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|valid_ctrl_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|source_stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|source_packet_error[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|source_packet_error[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|pipefull[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|packet_error_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|pipefull[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|packet_error_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_state.run1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state.empty_and_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state.normal,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_ready_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_state.run1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state.empty_and_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state.normal,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_ready_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_stall_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|state_af,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_stall_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|state_af,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|lpm_ff:$00018|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|pipefull[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|pipefull[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_f2fifo:subfifo|rd_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_data_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_all,sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg~SynDup_2,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_all,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|out_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_valid_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|source_state.sop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|first_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|valid_ctrl_int1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|valid_ctrl_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_count_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|source_state.end1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|source_state.start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1|source_packet_error[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1|source_packet_error[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|source_state.run1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_ready_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|was_stalled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1|sink_stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|send_sop_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|sink_ready_ctrl_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|sop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1|source_stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1|stall_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|data_count_sig[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|source_state.st_err,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|packet_error_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|packet_error_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|dffe_af,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|empty_dff,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_out_state.normal,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|send_eop_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|max_reached,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_state.stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_state.run1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_state.end1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_state.start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_state.st_err,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_1n7:usedw_counter|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_1n7:usedw_counter|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_1n7:usedw_counter|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|usedw_is_1_dff,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|usedw_is_0_dff,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|sink_stall_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|at_source_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1|data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_lmb:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_lmb:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_lmb:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|low_addressa[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_kmb:rd_ptr_msb|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|low_addressa[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|cntr_kmb:rd_ptr_msb|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_pch1:auto_generated|a_dpfifo_en81:dpfifo|low_addressa[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_fft,fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1|at_sink_data_int[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_fft,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|counter_ffa[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|counter_ffa[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|counter_ffa[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|counter_ffa[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|counter_ffa[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_bic:wrptr_gp|parity_ff,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|counter_ffa3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|a_graycounter_cic:wrptr_g1p|parity_ff,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_ogk:auto_generated|pipeline_dffe[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sincos:sc|res_get,sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_4eh:auto_generated|pipeline_dffe[7],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sincos:sc|res_get,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ifclk~input,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sclk~input,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pe6~input,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|lpm_mult:mult1|mult_pnn:auto_generated|mac_mult1,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|log_range_reduction_31e:range_reduction|lpm_mult:mult0|mult_vmo:auto_generated|mac_mult3,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,cypres:cyp_inst|calc:calc_inst|log:log_inst|log_altfp_log_via:log_altfp_log_via_component|log_range_reduction_31e:range_reduction|lpm_mult:mult0|mult_vmo:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,126;0;126;0;0;127;126;0;127;127;0;0;0;0;51;0;0;51;0;0;32;0;0;0;0;0;0;127;108;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,1;127;1;127;127;0;1;127;0;0;127;127;127;127;76;127;127;76;127;127;95;127;127;127;127;127;127;0;19;127,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,fd[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,fd[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,flagb,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,slwr,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,slrd,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ds,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,lclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,clk595,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama0[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rama1[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramoe0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramoe1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramwe0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramwe1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,chan,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k13,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,k14,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k15,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k16,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k17,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k18,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k19,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k20,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k21,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k22,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,k23,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd0[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ramd1[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ifclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,flaga,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,pe6,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pe7,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pe5,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,adc_data[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sclk(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,11,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,19,
