{
  "id": "02-01-introduccion-vhdl",
  "topic": "Introducción a VHDL",
  "type": "learning_module",
  "status": "draft",
  "last_updated": "2026-01-02",
  "human_purpose": "Introducir el lenguaje VHDL, su historia y el flujo de diseño digital.",
  "resource_map": {
    "entry_point": "02-01-Introduccion-Vhdl-Intro.md",
    "main_theory": "theory/02-01-Teoria-Introduccion-Vhdl.md",
    "cheat_sheet": "02-01-Resumen-Formulas.md",
    "methods": [
      "methods/02-01-Metodos-Introduccion-Vhdl.md"
    ],
    "problems": "problems/02-01-Problemas.md",
    "answers": "solutions/Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ]
  },
  "ai_contract": {
    "strict_mode": true
  },
  "prerequisites": [
    "01-07-memorias"
  ],
  "learning_objectives": [
    "Conocer historia de VHDL",
    "Entender flujo de diseño",
    "Configurar herramientas"
  ],
  "estimated_time": "1-3 horas",
  "difficulty": "básico",
  "subtopics": [],
  "tags": [
    "vhdl",
    "introduccion",
    "hdl",
    "fpga",
    "diseño"
  ],
  "contains_code_examples": true
}