# ğŸ“Œ Verilog-verification-automation-tool
---
## ğŸš€ ì£¼ìš” ê¸°ëŠ¥
  - adder.v: 1bit ë§ì…ˆ ì—°ì‚°ì„ ìœ„í•œ gate ë¡œì§
  - adder_tb.v: ì…ë ¥ txt íŒŒì¼ì„ ì½ì–´ì™€ì„œ ì…ë ¥(a, b, cin), ì¶œë ¥(cout, sum)ê°’ í…ŒìŠ¤íŠ¸
---

### âœ… 0. Full-Adder
![image](https://github.com/user-attachments/assets/7d655f46-7c9b-4b12-8a2e-0887b21b427e)

+ ì…ë ¥ì„ a, b, cin, ì¶œë ¥ì„ cout, sumë¡œ ë‘ëŠ” ë¡œì§
+ xor gate 2ê°œ, and gate 2ê°œ, or gate 1ê°œë¡œ ì´ë£¨ì–´ì§
  
### âœ… 1. adder ë¡œì§ ì„¤ê³„ (adder.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - xor, and, orë¡œ input, output, wire ì—°ê²°
    1. input(a,b,cin), output(sum,cout), wire(s1,c1,c2) ì„ ì–¸
    2. ê° ì—°ê²° ë° ì—°ì‚°ë¶€ë¥¼ xor, and, orë¡œ ê²°í•©

    
### âœ… 2. testbench ì‹¤í–‰ (adder_tb.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**
    
  - file = $fopen(input_file, "r")ë¡œ ì…ë ¥ txt íŒŒì¼ read í›„, ë³€ìˆ˜ì— í• ë‹¹
    1. if (file == 0) ì´ë©´ Error ë©”ì„¸ì§€ ì¶œë ¥ í›„ ì¢…ë£Œ
    2. fileì´ ì¡´ì¬í•œë‹¤ë©´ ë‹¤ìŒ ë¡œì§
   
  - $fscanf(file, "%d %d %d\n", a, b, cin)ë¡œ íŒŒì¼ í•œ ì¤„ì”© ì½ê³  í…ŒìŠ¤íŠ¸ ì‹¤í–‰
    1. ê° ì—°ì‚°ë‹¹ 1ns ì‹¤í–‰
    2. í…ŒìŠ¤íŠ¸ í›„, $displayë¡œ ê°’ ì¶œë ¥

    
  - $fclose(file)ë¡œ íŒŒì¼ ë‹«ê¸°


### âœ… 3. ê²°ê³¼ ì¶œë ¥ ë° íŒŒí˜•
![image](https://github.com/user-attachments/assets/84aff1b9-7caa-41a3-9b9a-cc85e9b62587)
+ ì…ë ¥(a,b,cin)ê³¼ ì¶œë ¥(sum,cout) ê°’ì— ë”°ë¥¸ ì¶œë ¥ ê²°ê³¼


![image](https://github.com/user-attachments/assets/e523e145-1cfa-4962-9958-1eff2b88a430)
+ ì…ë ¥ a=1, b=0, cin=0 / ì¶œë ¥ cout=0, sum=1ì˜ íŒŒí˜•
