var pairs =
{
"clamp":{"pci":1,"output":1,"input":1,"option":1,"attribute":1,"string":1,"pin_name":1,"signal":1,"mode":1}
,"default":{"value":1}
,"value":{"clamp":1,"standard":1}
,"input":{"vccio":1}
,"vccio":{"standard":1,"value":1}
,"option":{"enabled":1}
,"enabled":{"independently":1}
,"independently":{"available":1}
,"available":{"settings":1}
,"settings":{"bottom":1,"clamp":1}
,"bottom":{"edge":1}
,"edge":{"1200":1}
,"1200":{"10k":1}
,"10k":{"devices":1}
,"devices":{"pci":1}
,"pci":{"settings":1}
,"attribute":{"supported":1,"clamp":1}
,"supported":{"lvcmos":1}
,"lvcmos":{"types":1}
,"types":{"used":1}
,"used":{"under-drive":1}
,"under-drive":{"over-drive":1}
,"over-drive":{"mode":1}
,"device":{"support":1}
,"ecp5":{"machxo2":1}
,"machxo2":{"machxo3d":1}
,"machxo3d":{"machxo3l":1}
,"vhdl":{"syntax":1,"example":1}
,"syntax":{"synplify":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"synthesis":1}
,"signal":{"mode":1,"pci":1}
,"example":{"code":1}
,"verilog":{"syntax":1,"example":1}
,"pintype":{"pin_name":1}
,"synthesis":{"clamp":1}
,"mode":{"mode":1,"pci":1}
,"output":{"4:0":1}
,"4:0":{"porta":1}
,"porta":{"synthesis":1}
}
;Search.control.loadWordPairs(pairs);
