/**
 * @file    main.c
 * @brief   RZC main entry point — BSW init, self-test, 1ms tick loop
 * @date    2026-02-23
 *
 * @safety_req SWR-RZC-025 to SWR-RZC-030
 * @traces_to  SSR-RZC-013 to SSR-RZC-017, TSR-046, TSR-047, TSR-048
 *
 * @details  Initializes system clock, MPU, all BSW modules, all SWCs
 *           (Motor, CurrentMonitor, Encoder, TempMonitor, Battery,
 *           Heartbeat, RzcSafety), runs 8-item self-test, then enters
 *           the main loop which dispatches the RTE scheduler from a
 *           1ms SysTick.
 *
 *           Self-test items (SWR-RZC-025):
 *           1. Stack canary — stack overflow detection planted
 *           2. BTS7960 GPIO toggle — R_EN/L_EN verify
 *           3. ACS723 zero-cal — current sensor calibration
 *           4. NTC range check — temperature sensor plausibility
 *           5. Encoder stuck check — quadrature encoder responds
 *           6. CAN loopback — CAN controller self-test
 *           7. MPU verify — MPU regions configured correctly
 *           8. RAM pattern — memory integrity check
 *
 * @standard AUTOSAR, ISO 26262 Part 6
 * @copyright Taktflow Systems 2026
 */
#include "Std_Types.h"
#include "Rzc_Cfg.h"

/* ==================================================================
 * BSW Module Headers (MISRA 20.1: all #includes before any code)
 * ================================================================== */

#include "Adc.h"
#include "Can.h"
#include "CanIf.h"
#include "Com.h"
#include "PduR.h"
#include "E2E.h"
#include "Dem.h"
#include "WdgM.h"
#include "BswM.h"
#include "CanTp.h"
#include "Dcm.h"
#include "Rte.h"
#include "IoHwAb.h"
#include "CanSM.h"
#include "Xcp.h"
#include "SchM_Timing.h"

/* ==================================================================
 * SWC Headers
 * ================================================================== */

#include "Swc_Motor.h"
#include "Swc_CurrentMonitor.h"
#include "Swc_Encoder.h"
#include "Swc_TempMonitor.h"
#include "Swc_Battery.h"
#include "Swc_Heartbeat.h"
#include "Swc_RzcCom.h"
#include "Swc_RzcSafety.h"
#include "Swc_RzcSensorFeeder.h"

/* ==================================================================
 * Det-based debug tracing (replaces DBG_LOG macro)
 * ================================================================== */

#include "Det.h"

#ifdef USE_THREADX
#include "tx_api.h"
#endif

#ifdef USE_OSEK
#include "Os_Cfg_Rzc.h"   /* generated kernel config (S-OS-11) */
#include "Os_TaskMap.h"
#include "Os_Port.h"
#include "Os_FaultRecord.h"   /* S-OS-31-FIX-07 boot forensics */
#endif

/* ==================================================================
 * External Configuration (defined in cfg/ files)
 * ================================================================== */

extern const Rte_ConfigType  rzc_rte_config;
extern const Com_ConfigType  rzc_com_config;
extern const CanTp_ConfigType rzc_cantp_config;
extern const Dcm_ConfigType  rzc_dcm_config;

/* ==================================================================
 * Hardware Abstraction Interface (declared in Main_Hw.h, MISRA 8.5)
 * ================================================================== */

#include "Main_Hw.h"

/* ==================================================================
 * Static Configuration Constants
 * ================================================================== */

/** CAN driver configuration — 500 kbps, controller 0 */
static const Can_ConfigType can_config = {
    .baudrate     = 500000u,
    .controllerId = 0u,
};

/* CanIf config — use GENERATED routing table from CanIf_Cfg_Rzc.c
 * DO NOT hand-write CAN ID routing here. */
extern const CanIf_ConfigType rzc_canif_config;
#define canif_config rzc_canif_config

/* PduR config — use GENERATED routing table from PduR_Cfg_Rzc.c */
extern const PduR_ConfigType rzc_pdur_config;

/** ADC group configuration — motor current, motor temp, battery voltage */
static const Adc_GroupConfigType adc_groups[] = {
    { .numChannels = 1u, .triggerSource = 0u },  /* Group 0: motor current */
    { .numChannels = 1u, .triggerSource = 0u },  /* Group 1: motor temp    */
    { .numChannels = 1u, .triggerSource = 0u },  /* Group 2: battery volt  */
};

static const Adc_ConfigType adc_config = {
    .numGroups  = 3u,
    .groups     = adc_groups,
    .resolution = 12u,
};

/** IoHwAb channel mapping for RZC */
static const IoHwAb_ConfigType iohwab_config = {
    .MotorCurrentAdcGroup = 0u,  /* ADC group for motor current (ACS723)    */
    .MotorTempAdcGroup    = 1u,  /* ADC group for motor temperature (NTC)   */
    .BatteryVoltAdcGroup  = 2u,  /* ADC group for battery voltage (divider) */
    .MotorPwmRpwmCh  = 0u,   /* TIM1_CH1 (PA8) — BTS7960 RPWM (forward) */
    .MotorPwmLpwmCh  = 1u,   /* TIM1_CH2 (PA9) — BTS7960 LPWM (reverse) */
    .MotorCurrentAdcCh = 0u,  /* ADC1_CH0 (PA0) — ACS723 output           */
    .MotorTempAdcCh  = 1u,   /* ADC1_CH1 (PA1) — NTC thermistor           */
    .BatteryAdcCh    = 2u,   /* ADC1_CH2 (PA2) — voltage divider          */
    .EncoderTimCh    = 0u,   /* TIM4 encoder mode — PB6/PB7               */
    .EStopDioChannel = 3u,
    .WdiDioChannel   = RZC_SAFETY_WDI_CHANNEL,  /* PB4 TPS3823 WDI */
    .MotorREnChannel = RZC_MOTOR_R_EN_CHANNEL,   /* R_EN GPIO       */
    .MotorLEnChannel = RZC_MOTOR_L_EN_CHANNEL,   /* L_EN GPIO       */
};

/** WdgM supervised entity configuration */
static const WdgM_SupervisedEntityConfigType wdgm_se_config[] = {
    { 0u, 1u, 1u, 3u },   /* SE 0: Swc_Motor           — ASIL D, 3 failures tolerated */
    { 1u, 1u, 1u, 3u },   /* SE 1: Swc_CurrentMonitor  — ASIL A */
    { 2u, 1u, 1u, 3u },   /* SE 2: Swc_Encoder         — ASIL C */
    { 3u, 1u, 1u, 5u },   /* SE 3: Swc_TempMonitor     — ASIL A, more tolerant */
    { 4u, 1u, 1u, 5u },   /* SE 4: Swc_Battery         — QM, more tolerant */
    { 5u, 1u, 1u, 3u },   /* SE 5: Swc_Heartbeat       — ASIL C */
    { 6u, 1u, 1u, 3u },   /* SE 6: Swc_RzcSafety       — ASIL D */
};

static const WdgM_ConfigType wdgm_config = {
    .seConfig      = wdgm_se_config,
    .seCount       = (uint8)(sizeof(wdgm_se_config) / sizeof(wdgm_se_config[0])),
    .wdtDioChannel = RZC_SAFETY_WDI_CHANNEL,  /* PB4 — TPS3823 WDI */
};

/* ==================================================================
 * BswM Mode Actions (placeholder callbacks)
 * ================================================================== */

static void BswM_Action_Run(void)
{
    /* Enable BTS7960 R_EN/L_EN, start motor PWM output */
}

static void BswM_Action_SafeStop(void)
{
    /* Set PWM to 0%, disable BTS7960 R_EN/L_EN, latch safe state */
}

static void BswM_Action_Shutdown(void)
{
    /* Disable all motor outputs, stop watchdog feed */
}

static const BswM_ModeActionType bswm_actions[] = {
    { BSWM_RUN,       BswM_Action_Run      },
    { BSWM_SAFE_STOP, BswM_Action_SafeStop },
    { BSWM_SHUTDOWN,  BswM_Action_Shutdown  },
};

static const BswM_ConfigType bswm_config = {
    .ModeActions = bswm_actions,
    .ActionCount = (uint8)(sizeof(bswm_actions) / sizeof(bswm_actions[0])),
};

/* ==================================================================
 * Self-Test Sequence (SWR-RZC-025)
 * ================================================================== */

/**
 * @brief  Run RZC power-on self-test sequence (8 items)
 * @return RZC_SELF_TEST_PASS if all tests pass, RZC_SELF_TEST_FAIL otherwise
 *
 * @safety_req SWR-RZC-025
 * @traces_to  SSR-RZC-013
 */
#ifndef PLATFORM_HIL
static uint8 Main_RunSelfTest(void)
{
    /* Item 1: Plant stack canary for stack overflow detection */
    Main_Hw_PlantStackCanary();

    /* Item 2: BTS7960 GPIO toggle — verify R_EN/L_EN control path */
    if (Main_Hw_Bts7960GpioTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_SELF_TEST_FAIL, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 3: ACS723 zero-current calibration */
    if (Main_Hw_Acs723ZeroCalTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_ZERO_CAL, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 4: NTC range check — temperature sensor plausibility (-30..150°C) */
    if (Main_Hw_NtcRangeTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_SELF_TEST_FAIL, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 5: Encoder stuck check — verify quadrature encoder responds */
    if (Main_Hw_EncoderStuckTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_ENCODER, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 6: CAN loopback — CAN controller self-test */
    if (Main_Hw_CanLoopbackTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_CAN_BUS_OFF, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 7: MPU verify — memory protection regions configured */
    if (Main_Hw_MpuVerifyTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_SELF_TEST_FAIL, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    /* Item 8: RAM pattern — memory integrity check */
    if (Main_Hw_RamPatternTest() != E_OK)
    {
        Dem_ReportErrorStatus(RZC_DTC_SELF_TEST_FAIL, DEM_EVENT_STATUS_FAILED);
        return RZC_SELF_TEST_FAIL;
    }

    return RZC_SELF_TEST_PASS;
}
#endif /* !PLATFORM_HIL */

/* ==================================================================
 * Tick Counters
 * ================================================================== */

static volatile uint32 tick_us;

/* ==================================================================
 * ThreadX Timer Callbacks (USE_THREADX only)
 * ================================================================== */

#ifdef USE_THREADX

void Timer_1ms_Callback(ULONG arg)
{
    (void)arg;
    Rte_MainFunction();
}

void Timer_10ms_Callback(ULONG arg)
{
    (void)arg;
    CanTp_MainFunction();
    Dcm_MainFunction();
    BswM_MainFunction();
    CanSM_MainFunction();
}

void Timer_100ms_Callback(ULONG arg)
{
    (void)arg;
    WdgM_MainFunction();
    Dem_MainFunction();
}

void Timer_5s_Callback(ULONG arg)
{
    (void)arg;
    Main_Hw_DebugPrintStatus(Main_Hw_GetTick());
}

#endif

/* ==================================================================
 * OSEK task map (USE_OSEK only — S-OS-22 STM32 cutover)
 *
 * Bridges the legacy super-loop BSW slots into the generated period
 * tasks. Each generated task body (Rte_TaskBodies_Rzc.c) runs
 * Os_TaskMap_RunMappedFunctions() BEFORE its RTE runnables, preserving
 * the legacy slot-before-RTE order within each period group. Array
 * order preserves the legacy call order within a slot. The idle entry
 * binds the legacy Main_Hw_Wfi to the generated idle task's hook loop.
 * ================================================================== */

#ifdef USE_OSEK

/** @brief 5 s debug slot wrapper — legacy loop passed tick_us */
static void Main_Os_DebugPrintStatus(void)
{
    Main_Hw_DebugPrintStatus(Main_Hw_GetTick());
}

/* Registered once via Os_TaskMap_SetTable() before StartOS.
 * Os_TaskMapEntryType is a new-module config (not a generated
 * CanIf/PduR/Com table — development-discipline rule 1). */
static const Os_TaskMapEntryType rzc_os_task_map[] = {
    /* Name, MainFunction, MappedTask, PeriodTicks */
    /* legacy 10 ms slot (super-loop order) */
    { "CanTp_MainFunction",       CanTp_MainFunction,       OS_TASK_RZC_10MS,     10u },
    { "Dcm_MainFunction",         Dcm_MainFunction,         OS_TASK_RZC_10MS,     10u },
    { "BswM_MainFunction",        BswM_MainFunction,        OS_TASK_RZC_10MS,     10u },
    { "CanSM_MainFunction",       CanSM_MainFunction,       OS_TASK_RZC_10MS,     10u },
    /* legacy 100 ms slot */
    { "WdgM_MainFunction",        WdgM_MainFunction,        OS_TASK_RZC_100MS,   100u },
    { "Dem_MainFunction",         Dem_MainFunction,         OS_TASK_RZC_100MS,   100u },
    /* legacy 5 s debug slot */
    { "Main_Hw_DebugPrintStatus", Main_Os_DebugPrintStatus, OS_TASK_RZC_5000MS, 5000u },
    /* legacy idle WFI (generated idle task hook loop) */
    { "Main_Hw_Wfi",              Main_Hw_Wfi,              OS_TASK_RZC_IDLE,      0u },
};
#define RZC_OS_TASK_MAP_COUNT \
    ((uint8)(sizeof(rzc_os_task_map) / sizeof(rzc_os_task_map[0])))

#endif /* USE_OSEK */

/* ==================================================================
 * Main Entry Point
 * ================================================================== */

/**
 * @brief  RZC main function — init, self-test, main loop
 *
 * @safety_req SWR-RZC-025 to SWR-RZC-030
 * @traces_to  SSR-RZC-013 to SSR-RZC-017, TSR-046, TSR-047, TSR-048
 */
int main(void)
{
#if !defined(USE_THREADX) && !defined(USE_OSEK)
    uint32 last_1ms_us   = 0u;
    uint32 last_10ms_us  = 0u;
    uint32 last_100ms_us = 0u;
    uint32 last_5s_us    = 0u;
#endif
    uint8  self_test_result;

    /* ---- Step 1: Hardware initialization ---- */
    Main_Hw_SystemClockInit();
    Main_Hw_MpuConfig();

    /* ---- Step 2: BSW module initialization (order matters) ---- */
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_INIT, DET_E_DBG_BSW_INIT_START);
    Can_Init(&can_config);
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_INIT, DET_E_DBG_CAN_INIT_OK);
    CanIf_Init(&canif_config);
    PduR_Init(&rzc_pdur_config);
    Com_Init(&rzc_com_config);
    E2E_Init();
    Dem_Init(NULL_PTR);
    Dem_SetEcuId(RZC_ECU_ID);                              /* 0x03 — RZC ECU ID */
    Dem_SetBroadcastPduId(RZC_COM_TX_DTC_BROADCAST);       /* CanIf TX for 0x500 */

    /* New BSW modules (Phase 4) */
    {
        static const CanSM_ConfigType rzc_cansm_cfg = { 10u, 5u, 1000u, 10u };
        static const Xcp_ConfigType rzc_xcp_cfg = {
            .RxPduId = RZC_COM_RX_XCP_REQ_RZC,
            .TxPduId = RZC_COM_TX_XCP_RESP_RZC,
        };
        CanSM_Init(&rzc_cansm_cfg);
        Xcp_Init(&rzc_xcp_cfg);
        SchM_TimingInit();
    }

    /* Remap DTC codes from CVC-centric defaults to RZC-specific codes */
    Dem_SetDtcCode(RZC_DTC_OVERCURRENT,    0x00E301u);     /* SG-001 overcurrent */
    Dem_SetDtcCode(RZC_DTC_OVERTEMP,       0x00E302u);     /* Motor overtemp */
    Dem_SetDtcCode(RZC_DTC_BATTERY,        0x00E401u);     /* SG-006 battery */
    Dem_SetDtcCode(RZC_DTC_STALL,          0x00E303u);     /* Motor stall */
    Dem_SetDtcCode(RZC_DTC_DIRECTION,      0x00E304u);     /* Direction mismatch */
    Dem_SetDtcCode(RZC_DTC_SHOOT_THROUGH,  0x00E305u);     /* H-bridge shoot-through */
    Dem_SetDtcCode(RZC_DTC_CAN_BUS_OFF,    0x00E601u);     /* CAN bus-off */
    Dem_SetDtcCode(RZC_DTC_CMD_TIMEOUT,    0x00E602u);     /* Command timeout */
    Dem_SetDtcCode(RZC_DTC_SELF_TEST_FAIL, 0x00E801u);     /* Self-test fail */
    Dem_SetDtcCode(RZC_DTC_WATCHDOG_FAIL,  0x00E802u);     /* Watchdog fail */
    Dem_SetDtcCode(RZC_DTC_ENCODER,        0x00E501u);     /* Encoder fault */
    Dem_SetDtcCode(RZC_DTC_ZERO_CAL,       0x00E502u);     /* Zero-cal fail */

    WdgM_Init(&wdgm_config);
    BswM_Init(&bswm_config);
    CanTp_Init(&rzc_cantp_config);
    Dcm_Init(&rzc_dcm_config);
    Adc_Init(&adc_config);
    IoHwAb_Init(&iohwab_config);
    Rte_Init(&rzc_rte_config);

    /* ---- Step 3: SWC initialization ---- */
    Swc_Motor_Init();
    Swc_CurrentMonitor_Init();
    Swc_Encoder_Init();
    Swc_TempMonitor_Init();
    Swc_Battery_Init();
    Swc_Heartbeat_Init();
    Swc_RzcCom_Init();
    Swc_RzcSafety_Init();
    Swc_RzcSensorFeeder_Init();

    /* ---- Step 4: Self-test sequence (8 items, SWR-RZC-025) ---- */
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_SELF_TEST, DET_E_DBG_SELF_TEST_START);
#ifdef PLATFORM_HIL
    self_test_result = RZC_SELF_TEST_PASS;  /* HIL: skip all self-tests */
#else
    self_test_result = Main_RunSelfTest();
#endif
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_SELF_TEST,
                           (self_test_result == RZC_SELF_TEST_PASS) ? DET_E_DBG_SELF_TEST_PASS
                                                                     : DET_E_DBG_SELF_TEST_FAIL);

    /* Write self-test result to RTE for Swc_RzcSafety */
    (void)Rte_Write(RZC_SIG_SELF_TEST_RESULT, (uint32)self_test_result);

    /* ---- Step 5: Start CAN controller ---- */
#ifdef PLATFORM_HIL
    /* HIL: delay CAN start to let USB-CAN adapter initialize first.
     * Without this, bxCAN transmits into void → error frames → adapter
     * goes error-passive before it can receive our frames. */
    {
        volatile uint32_t delay;
        for (delay = 0u; delay < 5000000u; delay++) { __asm volatile("nop"); }
    }
#endif
    (void)Can_SetControllerMode(0u, CAN_CS_STARTED);
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_INIT, DET_E_DBG_CAN_STARTED);

    Main_Hw_CanTxDiagTest();

    /* ---- Step 6: Request BSW RUN mode (if self-test passed) ---- */
    if (self_test_result == RZC_SELF_TEST_PASS)
    {
        (void)BswM_RequestMode(0u, BSWM_RUN);
        Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_RUN, DET_E_DBG_STATE_RUN);
    }

    /* ---- Step 7: Start SysTick (1ms period = 1000us) ---- */
    Main_Hw_SysTickInit(1000u);
    Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_RUN, DET_E_DBG_SYSTICK_START);

    /* ---- Step 8: Main loop / RTOS kernel ---- */

#ifdef USE_THREADX
    tx_kernel_enter();
#elif defined(USE_OSEK)
    /* OSEK SC3 kernel boot (S-OS-22 STM32 cutover, build-level; on-target
     * bringup is S-OS-31). Port init -> generated config -> StartOS. The
     * generated idle task (autostarted) starts the period schedule tables
     * from task context and loops on the task-map idle hook (Main_Hw_Wfi).
     *
     * Fail-closed: Os_Configure wipes all kernel tables on rejection, so
     * a bad config can never be partially applied. The reaction mirrors
     * the self-test-failure idiom (Det + Dem), then parks the ECU in WFI
     * WITHOUT starting any scheduler — WdgM_MainFunction never runs, the
     * external watchdog starves and forces the safe state. */
    {
        StatusType os_status;

        /* S-OS-31-FIX-07: dump + clear any prior fault record and the
         * RCC_CSR reset flags before the kernel starts (memo section 8.5). */
        Os_FaultRecord_BootReport();

        Os_PortTargetInit();
        Os_TaskMap_SetTable(rzc_os_task_map, RZC_OS_TASK_MAP_COUNT);
        os_status = Os_Configure(&rzc_os_config);
        if (os_status != E_OK)
        {
            Det_ReportRuntimeError(DET_MODULE_RZC_MAIN, 0u, MAIN_API_RUN, DET_E_DBG_OS_CONFIG_FAIL);
            Dem_ReportErrorStatus(RZC_DTC_SELF_TEST_FAIL, DEM_EVENT_STATUS_FAILED);
            for (;;)
            {
                Main_Hw_Wfi();
            }
        }
        StartOS(OSDEFAULTAPPMODE);  /* never returns */
    }
#else
    for (;;)
    {
        Main_Hw_Wfi();

        tick_us = Main_Hw_GetTick();

        /* 1ms task: RTE scheduler (dispatches runnables internally)
         * Main_Hw_GetTick() returns microseconds; 1ms = 1000us */
        if ((tick_us - last_1ms_us) >= 1000u)
        {
            last_1ms_us = tick_us;
            Rte_MainFunction();
        }

        /* 10ms tasks: CanTp, Dcm, BswM */
        if ((tick_us - last_10ms_us) >= 10000u)
        {
            last_10ms_us = tick_us;
            CanTp_MainFunction();
            Dcm_MainFunction();
            BswM_MainFunction();
            CanSM_MainFunction();
        }

        /* 100ms tasks: WdgM, Dem (DTC broadcast) */
        if ((tick_us - last_100ms_us) >= 100000u)
        {
            last_100ms_us = tick_us;
            WdgM_MainFunction();
            Dem_MainFunction();
        }

        /* 5s debug task: platform-specific status print (UART on STM32, no-op on POSIX) */
        if ((tick_us - last_5s_us) >= 5000000u)
        {
            last_5s_us = tick_us;
            Main_Hw_DebugPrintStatus(tick_us);
        }
    }
#endif /* USE_THREADX / USE_OSEK / legacy loop */

    /* MISRA: unreachable but satisfies compiler */
    return 0;
}
