#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 26 18:21:32 2024
# Process ID: 1399390
# Current directory: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1
# Command line: vivado -log system_axi_ad9361_adc_dma_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ad9361_adc_dma_0.tcl
# Log file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/system_axi_ad9361_adc_dma_0.vds
# Journal file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/vivado.jou
# Running On        :debian
# Platform          :Debian
# Operating System  :Debian GNU/Linux 12 (bookworm)
# Processor Detail  :Intel(R) Core(TM) i7-8700K CPU @ 3.70GHz
# CPU Frequency     :4319.247 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :50424 MB
# Swap memory       :0 MB
# Total Virtual     :50424 MB
# Available Virtual :34986 MB
#-----------------------------------------------------------
source system_axi_ad9361_adc_dma_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.539 ; gain = 0.023 ; free physical = 9379 ; free virtual = 31262
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hls/hls_dab/hls_dab/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tomas/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9361_adc_dma_0
Command: synth_design -top system_axi_ad9361_adc_dma_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1399605
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.723 ; gain = 420.715 ; free physical = 2654 ; free virtual = 24537
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'response_dest_partial', assumed default net type 'wire' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:135]
INFO: [Synth 8-11241] undeclared symbol 'dma_req_ready_s', assumed default net type 'wire' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:565]
INFO: [Synth 8-11241] undeclared symbol 'src_req_spltr_valid', assumed default net type 'wire' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1084]
INFO: [Synth 8-11241] undeclared symbol 'src_req_spltr_ready', assumed default net type 'wire' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1085]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap.v:219]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:185]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo_address_generator' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo_address_generator' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_transfer_lenghts_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
WARNING: [Synth 8-7023] instance 'i_transfer_lenghts_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:439]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/0074/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/0074/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_sg' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_sg_addr_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
WARNING: [Synth 8-7023] instance 'i_sg_addr_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:205]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_sg_desc_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
WARNING: [Synth 8-7023] instance 'i_sg_desc_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:269]
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'splitter' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/splitter.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo_address_generator__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo_address_generator__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo_address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_level' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_empty' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_room' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_full' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
WARNING: [Synth 8-7023] instance 'i_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 10 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:323]
INFO: [Synth 8-6155] done synthesizing module 'dmac_sg' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dmac_sg.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_reset_manager.v:171]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'request_arb' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:38]
INFO: [Synth 8-6157] synthesizing module 'dest_axi_mm' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'response_handler' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'response_handler' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dest_axi_mm' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_src_dest_bl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
WARNING: [Synth 8-7023] instance 'i_src_dest_bl_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:445]
INFO: [Synth 8-6157] synthesizing module 'src_fifo_inf' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'data_mover' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/data_mover.v:38]
INFO: [Synth 8-6155] done synthesizing module 'data_mover' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/data_mover.v:38]
INFO: [Synth 8-6155] done synthesizing module 'src_fifo_inf' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2c96/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_register_slice.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/0074/ad_mem_asym.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/0074/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_register_slice.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_dest_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
WARNING: [Synth 8-7023] instance 'i_dest_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1040]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized5' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized5' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_src_req_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
WARNING: [Synth 8-7023] instance 'i_src_req_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:1067]
INFO: [Synth 8-6157] synthesizing module 'request_generator' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'request_generator' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized6' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized6' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/c7a8/util_axis_fifo.v:37]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 'm_axis_almost_empty' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_tlast' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7071] port 's_axis_almost_full' of module 'util_axis_fifo' is unconnected for instance 'i_dest_response_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
WARNING: [Synth 8-7023] instance 'i_dest_response_fifo' of module 'util_axis_fifo' has 20 connections declared, but only 14 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:119]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_ext_sync' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_ext_sync.v:36]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_ext_sync' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_ext_sync.v:36]
INFO: [Synth 8-6155] done synthesizing module 'request_arb' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:53]
WARNING: [Synth 8-3848] Net m_frame_out in module/entity axi_dmac_transfer does not have driver. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:222]
WARNING: [Synth 8-3848] Net m_frame_out_valid in module/entity axi_dmac_transfer does not have driver. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:223]
WARNING: [Synth 8-3848] Net s_frame_out in module/entity axi_dmac_transfer does not have driver. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:227]
WARNING: [Synth 8-3848] Net s_frame_out_valid in module/entity axi_dmac_transfer does not have driver. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:228]
WARNING: [Synth 8-3848] Net dma_req_islast in module/entity axi_dmac_transfer does not have driver. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4716/axi_dmac_transfer.v:250]
WARNING: [Synth 8-7129] Port req_clk in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_resetn in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_resetn in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_clk in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_resetn in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_ext_sync in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_ext_sync in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_sync_valid in module axi_dmac_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module util_axis_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aresetn in module util_axis_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module util_axis_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module util_axis_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_response_resp[1] in module axi_dmac_response_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port dest_response_resp[0] in module axi_dmac_response_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module util_axis_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module util_axis_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module util_axis_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module util_axis_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module util_axis_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resetn in module axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axi_dmac_resize_dest is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module axi_dmac_resize_dest is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axi_dmac_resize_src is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module axi_dmac_resize_src is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port resetn in module axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_resetn in module sync_bits__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_clk in module sync_bits__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rewind_req_ready in module data_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_last in module data_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_xlast in module data_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[-1] in module util_axis_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module util_axis_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module util_axis_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_src_axi_aclk in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_src_axi_aresetn in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[63] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[62] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[61] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[60] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[59] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[58] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[57] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[56] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[55] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[54] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[53] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[52] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[51] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[50] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[49] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[48] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[47] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[46] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[45] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[44] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[43] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[42] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[41] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[40] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[39] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[38] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[37] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[36] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[35] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[34] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[33] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[32] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module request_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module request_arb is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.691 ; gain = 516.684 ; free physical = 2144 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2281.566 ; gain = 528.559 ; free physical = 2115 ; free virtual = 24003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2281.566 ; gain = 528.559 ; free physical = 2115 ; free virtual = 24003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2281.566 ; gain = 0.000 ; free physical = 2070 ; free virtual = 23958
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports [list m_dest_axi_aclk m_sg_axi_aclk s_axi_aclk]]'. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:16]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:16]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports [list m_dest_axi_aclk m_sg_axi_aclk s_axi_aclk]]'. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:17]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports fifo_wr_clk]'. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:18]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:18]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports [list m_dest_axi_aclk m_sg_axi_aclk s_axi_aclk]]'. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:19]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:19]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_ad9361_adc_dma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_ad9361_adc_dma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.316 ; gain = 0.000 ; free physical = 1692 ; free virtual = 23579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2431.316 ; gain = 0.000 ; free physical = 1689 ; free virtual = 23577
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2431.316 ; gain = 678.309 ; free physical = 1461 ; free virtual = 23355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1460 ; free virtual = 23354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_dest_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_raddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_src_req_fifo/\zerodeep.i_waddr_sync /\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 21).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 187).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property SHREG_EXTRACT = NO for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
Applied set_property ASYNC_REG = true for inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 192).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1424 ; free virtual = 23316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'hwdesc_state_reg' in module 'dmac_sg'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'request_generator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
         STATE_SEND_ADDR |                               10 |                               01
         STATE_RECV_DESC |                               11 |                               10
        STATE_DESC_READY |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hwdesc_state_reg' using encoding 'sequential' in module 'dmac_sg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
            STATE_GEN_ID |                              001 |                              001
         STATE_REWIND_ID |                              010 |                              010
           STATE_CONSUME |                              011 |                              011
         STATE_WAIT_LAST |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'request_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1414 ; free virtual = 23308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              154 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 94    
+---RAMs : 
	               8K Bit	(128 X 64 bit)          RAMs := 1     
	              132 Bit	(4 X 33 bit)          RAMs := 1     
	              104 Bit	(4 X 26 bit)          RAMs := 1     
	               40 Bit	(8 X 5 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 3     
	   7 Input   29 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 7     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 49    
	   5 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 78    
	   7 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1382 ; free virtual = 23279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg | Implied   | 4 x 26               | RAM32M x 5    | 
|inst        | i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg                       | Implied   | 4 x 33               | RAM32M x 6    | 
|inst        | i_transfer/i_request_arb/eot_mem_src_reg                                   | Implied   | 16 x 1               | RAM16X1D x 1  | 
|inst        | i_transfer/i_request_arb/eot_mem_dest_reg                                  | Implied   | 16 x 1               | RAM16X1D x 2  | 
|inst        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg             | Implied   | 8 x 4                | RAM32M x 1    | 
|inst        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                          | Implied   | 16 x 8               | RAM32M x 2    | 
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1560 ; free virtual = 23457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1560 ; free virtual = 23457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg | Implied   | 4 x 26               | RAM32M x 5    | 
|inst        | i_transfer/i_dmac_sg/i_fifo/fifo.sync_clocks.ram_reg                       | Implied   | 4 x 33               | RAM32M x 6    | 
|inst        | i_transfer/i_request_arb/eot_mem_src_reg                                   | Implied   | 16 x 1               | RAM16X1D x 1  | 
|inst        | i_transfer/i_request_arb/eot_mem_dest_reg                                  | Implied   | 16 x 1               | RAM16X1D x 2  | 
|inst        | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg             | Implied   | 8 x 4                | RAM32M x 1    | 
|inst        | i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg                          | Implied   | 16 x 8               | RAM32M x 2    | 
+------------+----------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[2]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_req_gen/FSM_sequential_state_reg[1]) is unused and will be removed from module axi_dmac.
INFO: [Synth 8-7052] The timing for the instance inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 1560 ; free virtual = 23456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    17|
|2     |LUT1     |    24|
|3     |LUT2     |    74|
|4     |LUT3     |   159|
|5     |LUT4     |    77|
|6     |LUT5     |   102|
|7     |LUT6     |   244|
|8     |RAM16X1D |     3|
|9     |RAM32M   |    12|
|10    |RAM32X1D |     2|
|11    |RAMB36E1 |     1|
|12    |FDPE     |    15|
|13    |FDRE     |  1021|
|14    |FDSE     |    43|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.320 ; gain = 686.312 ; free physical = 2146 ; free virtual = 24042
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 411 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2439.320 ; gain = 536.562 ; free physical = 2147 ; free virtual = 24043
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2439.328 ; gain = 686.312 ; free physical = 2147 ; free virtual = 24043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.328 ; gain = 0.000 ; free physical = 2454 ; free virtual = 24350
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.348 ; gain = 0.000 ; free physical = 2722 ; free virtual = 24621
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 1e3f532c
INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2495.348 ; gain = 1085.809 ; free physical = 2730 ; free virtual = 24630
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1792.921; main = 1483.671; forked = 324.498
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3468.520; main = 2495.348; forked = 1029.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.359 ; gain = 0.000 ; free physical = 2730 ; free virtual = 24630
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/system_axi_ad9361_adc_dma_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ad9361_adc_dma_0, cache-ID = 1819090b6c5bcf0b
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.359 ; gain = 0.000 ; free physical = 2720 ; free virtual = 24621
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/system_axi_ad9361_adc_dma_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_ad9361_adc_dma_0_utilization_synth.rpt -pb system_axi_ad9361_adc_dma_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 18:22:14 2024...
