# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project AHW5
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project tutorial
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project tutorial
# Compile of busint.v was successful.
# Compile of errors.v failed with 2 errors.
# Compile of mux.v was successful.
# Compile of receive.v was successful.
# Compile of ssp.v was successful.
# Compile of t_errors.v was successful.
# Compile of t_receive.v was successful.
# Compile of t_ssp.v was successful.
# Compile of t_transmit.v was successful.
# Compile of transmit.v was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of errors.v failed with 2 errors.
# Compile of errors.v failed with 2 errors.
# Compile of errors.v was successful.
vsim work.t_receive -voptargs=+acc
# vsim work.t_receive -voptargs="+acc" 
# Start time: 17:46:17 on Sep 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Receive(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_receive(fast)
# Loading work.Receive(fast)
run
run
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_receive(fast)
# Loading work.Receive(fast)
run
run -all
# ** Note: $stop    : /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v(66)
#    Time: 7905 ns  Iteration: 0  Instance: /t_receive
# Break in Module t_receive at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v line 66
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_receive(fast)
# Loading work.Receive(fast)
run -all
# ** Note: $stop    : /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v(66)
#    Time: 7905 ns  Iteration: 0  Instance: /t_receive
# Break in Module t_receive at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v line 66
add wave -position insertpoint  \
sim:/t_receive/ExpectedDataOut \
sim:/t_receive/DataOut \
sim:/t_receive/Clk \
sim:/t_receive/SerData
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_receive(fast)
# Loading work.Receive(fast)
add wave -position insertpoint sim:/t_receive/DUT/*
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/y/yhuang546/ece551/modelsim/tutorial/wave.do
run -all
# ** Note: $stop    : /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v(66)
#    Time: 7905 ns  Iteration: 0  Instance: /t_receive
# Break in Module t_receive at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_receive.v line 66
quit -sim
# End time: 18:17:58 on Sep 10,2024, Elapsed time: 0:31:41
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.t_ssp
# vsim -voptargs="+acc" work.t_ssp 
# Start time: 18:18:18 on Sep 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Receive(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "transmit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_ssp(fast)
# Loading work.ssp(fast)
# Loading work.BusInt(fast)
# Loading work.Receive(fast)
# Loading work.transmit(fast)
add wave -position insertpoint sim:/t_ssp/*
run -all
# ** Note: $stop    : /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v(105)
#    Time: 1280505 ns  Iteration: 0  Instance: /t_ssp
# Break in Module t_ssp at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v line 105
add wave -position insertpoint sim:/t_ssp/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_ssp(fast)
# Loading work.ssp(fast)
# Loading work.BusInt(fast)
# Loading work.Receive(fast)
# Loading work.transmit(fast)
run -all
# ** Note: $stop    : /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v(105)
#    Time: 1280505 ns  Iteration: 0  Instance: /t_ssp
# Break in Module t_ssp at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v line 105
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_ssp(fast)
# Loading work.ssp(fast)
# Loading work.BusInt(fast)
# Loading work.Receive(fast)
# Loading work.transmit(fast)
run
# Break in Module t_ssp at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v line 88
run -continue
# Break in Module t_ssp at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v line 88
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_ssp(fast)
# Loading work.ssp(fast)
# Loading work.BusInt(fast)
# Loading work.Receive(fast)
# Loading work.transmit(fast)
run -continue
# Break in Module t_ssp at /filespace/y/yhuang546/ece551/modelsim/tutorial/t_ssp.v line 99
# End time: 18:32:23 on Sep 10,2024, Elapsed time: 0:14:05
# Errors: 0, Warnings: 2
