
---------- Begin Simulation Statistics ----------
final_tick                               103046666378001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3691431                       # Simulator instruction rate (inst/s)
host_mem_usage                                1747916                       # Number of bytes of host memory used
host_op_rate                                  3806040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.34                       # Real time elapsed on the host
host_tick_rate                              153480687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6516631528                       # Number of instructions simulated
sim_ops                                    6718956021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.270946                       # Number of seconds simulated
sim_ticks                                270945647001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            4                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1092    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1092                      
system.ruby.DMA_Controller.M.allocTBE    |        1096    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1096                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       16299    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        16299                      
system.ruby.DMA_Controller.S.SloadSEvent |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           28                      
system.ruby.DMA_Controller.S.allocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            4                      
system.ruby.DMA_Controller.S.deallocTBE  |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            6                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            5                      
system.ruby.DMA_Controller.SloadSEvent   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           28                      
system.ruby.DMA_Controller.Stallmandatory_in |       16304    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        16304                      
system.ruby.DMA_Controller.allocI_load   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            4                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1100    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1100                      
system.ruby.DMA_Controller.deallocTBE    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            6                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1092    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1092                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1666195     24.21%     24.21% |     1870353     27.18%     51.39% |     1681177     24.43%     75.82% |     1664096     24.18%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      6881821                      
system.ruby.Directory_Controller.I.deallocTBE |     1665382     24.21%     24.21% |     1869530     27.18%     51.39% |     1680383     24.43%     75.82% |     1663287     24.18%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      6878582                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         339      3.11%      3.11% |        9406     86.32%     89.43% |         860      7.89%     97.32% |         292      2.68%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total        10897                      
system.ruby.Directory_Controller.M.allocTBE |      640333     24.85%     24.85% |      660222     25.62%     50.47% |      640028     24.84%     75.31% |      636199     24.69%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2576782                      
system.ruby.Directory_Controller.M.deallocTBE |      640693     24.85%     24.85% |      660602     25.62%     50.47% |      640409     24.84%     75.31% |      636574     24.69%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2578278                      
system.ruby.Directory_Controller.M_GetM.Progress |        4770     24.88%     24.88% |        4902     25.57%     50.45% |        4812     25.10%     75.54% |        4689     24.46%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        19173                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           3     60.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.M_GetS.Progress |        1076     31.08%     31.08% |         758     21.89%     52.98% |         864     24.96%     77.93% |         764     22.07%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3462                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          14     48.28%     48.28% |           0      0.00%     48.28% |           5     17.24%     65.52% |          10     34.48%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          56     23.63%     23.63% |          23      9.70%     33.33% |         133     56.12%     89.45% |          25     10.55%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          237                      
system.ruby.Directory_Controller.Progress |        6105     26.59%     26.59% |        5680     24.74%     51.33% |        5693     24.80%     76.12% |        5482     23.88%    100.00%
system.ruby.Directory_Controller.Progress::total        22960                      
system.ruby.Directory_Controller.S.allocTBE |     1999430     21.23%     21.23% |     3008805     31.94%     53.17% |     2477105     26.30%     79.47% |     1933594     20.53%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9418934                      
system.ruby.Directory_Controller.S.deallocTBE |     1999883     21.23%     21.23% |     3009247     31.94%     53.17% |     2477518     26.30%     79.47% |     1934028     20.53%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9420676                      
system.ruby.Directory_Controller.S_GetM.Progress |         259     79.69%     79.69% |          20      6.15%     85.85% |          17      5.23%     91.08% |          29      8.92%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total          325                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          12     41.38%     41.38% |           9     31.03%     72.41% |           5     17.24%     89.66% |           3     10.34%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         918     31.54%     31.54% |         588     20.20%     51.73% |         769     26.42%     78.15% |         636     21.85%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         2911                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         918     31.54%     31.54% |         588     20.20%     51.73% |         769     26.42%     78.15% |         636     21.85%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         2911                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           6     35.29%     35.29% |           4     23.53%     58.82% |           2     11.76%     70.59% |           5     29.41%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total           17                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |        1337      2.36%      2.36% |       36766     64.89%     67.24% |       17636     31.12%     98.37% |         924      1.63%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total        56663                      
system.ruby.Directory_Controller.Stallreqto_in |        1764      2.60%      2.60% |       46212     68.08%     70.68% |       18641     27.46%     98.14% |        1261      1.86%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        67878                      
system.ruby.Directory_Controller.allocTBE |     4306876     22.81%     22.81% |     5539968     29.34%     52.15% |     4799079     25.42%     77.57% |     4234525     22.43%    100.00%
system.ruby.Directory_Controller.allocTBE::total     18880448                      
system.ruby.Directory_Controller.deallocTBE |     4306876     22.81%     22.81% |     5539967     29.34%     52.15% |     4799079     25.42%     77.57% |     4234525     22.43%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     18880447                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    385667340                      
system.ruby.IFETCH.hit_latency_hist_seqr |   385667340    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    385667340                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    386921321                      
system.ruby.IFETCH.latency_hist_seqr     |   386921321    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    386921321                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1253981                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1253981    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1253981                      
system.ruby.L1Cache_Controller.I.allocI_load |     1729515     24.90%     24.90% |     1761591     25.37%     50.27% |     1708645     24.60%     74.88% |     1744780     25.12%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6944531                      
system.ruby.L1Cache_Controller.I.allocI_store |      603522     24.78%     24.78% |      623379     25.60%     50.38% |      598636     24.58%     74.95% |      609993     25.05%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2435530                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2332017     24.87%     24.87% |     2383970     25.43%     50.30% |     2306286     24.60%     74.90% |     2353759     25.10%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      9376032                      
system.ruby.L1Cache_Controller.I_store.Progress |         468     46.43%     46.43% |         191     18.95%     65.38% |         166     16.47%     81.85% |         183     18.15%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1008                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           1      5.56%      5.56% |           5     27.78%     33.33% |           7     38.89%     72.22% |           5     27.78%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           18                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     5349886     25.30%     25.30% |     5255326     24.85%     50.15% |     5275862     24.95%     75.09% |     5266908     24.91%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     21147982                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     6658395     25.34%     25.34% |     6525669     24.83%     50.17% |     6545854     24.91%     75.08% |     6549903     24.92%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     26279821                      
system.ruby.L1Cache_Controller.M.allocTBE |      639839     24.84%     24.84% |      659816     25.62%     50.46% |      632372     24.55%     75.01% |      643656     24.99%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2575683                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      640013     24.84%     24.84% |      659926     25.62%     50.46% |      632487     24.55%     75.01% |      643801     24.99%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2576227                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         807     28.52%     28.52% |         729     25.76%     54.28% |         682     24.10%     78.37% |         612     21.63%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         2830                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            3                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total           12                      
system.ruby.L1Cache_Controller.MloadMEvent |     5349886     25.30%     25.30% |     5255326     24.85%     50.15% |     5275862     24.95%     75.09% |     5266908     24.91%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     21147982                      
system.ruby.L1Cache_Controller.MstoreMEvent |     6658395     25.34%     25.34% |     6525669     24.83%     50.17% |     6545854     24.91%     75.08% |     6549903     24.92%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     26279821                      
system.ruby.L1Cache_Controller.Progress  |       37703     26.19%     26.19% |       37258     25.88%     52.08% |       34478     23.95%     76.03% |       34506     23.97%    100.00%
system.ruby.L1Cache_Controller.Progress::total       143945                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   112507365     25.05%     25.05% |   112094885     24.96%     50.01% |   112173539     24.97%     74.98% |   112369432     25.02%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    449145221                      
system.ruby.L1Cache_Controller.S.allocTBE |     1730133     24.91%     24.91% |     1761413     25.36%     50.28% |     1708377     24.60%     74.88% |     1744580     25.12%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6944503                      
system.ruby.L1Cache_Controller.S.deallocTBE |        1464     42.36%     42.36% |         712     20.60%     62.96% |         612     17.71%     80.67% |         668     19.33%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3456                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1729515     24.90%     24.90% |     1761591     25.37%     50.27% |     1708645     24.60%     74.88% |     1744780     25.12%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6944531                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         661     26.38%     26.38% |         636     25.38%     51.76% |         642     25.62%     77.37% |         567     22.63%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2506                      
system.ruby.L1Cache_Controller.S_store.Progress |       37235     26.05%     26.05% |       37064     25.93%     51.98% |       34312     24.01%     75.99% |       34323     24.01%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       142934                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            3                      
system.ruby.L1Cache_Controller.SloadSEvent |   112507365     25.05%     25.05% |   112094885     24.96%     50.01% |   112173539     24.97%     74.98% |   112369432     25.02%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    449145221                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           1      4.76%      4.76% |           7     33.33%     38.10% |           8     38.10%     76.19% |           5     23.81%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           21                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1468     27.45%     27.45% |        1377     25.75%     53.20% |        1324     24.76%     77.95% |        1179     22.05%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5348                      
system.ruby.L1Cache_Controller.allocI_load |     1729515     24.90%     24.90% |     1761591     25.37%     50.27% |     1708645     24.60%     74.88% |     1744780     25.12%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6944531                      
system.ruby.L1Cache_Controller.allocI_store |      603522     24.78%     24.78% |      623379     25.60%     50.38% |      598636     24.58%     74.95% |      609993     25.05%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2435530                      
system.ruby.L1Cache_Controller.allocTBE  |     2369972     24.89%     24.89% |     2421229     25.43%     50.33% |     2340749     24.59%     74.91% |     2388236     25.09%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9520186                      
system.ruby.L1Cache_Controller.deallocTBE |        1464     42.36%     42.36% |         712     20.60%     62.96% |         612     17.71%     80.67% |         668     19.33%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3456                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2332017     24.87%     24.87% |     2383970     25.43%     50.30% |     2306286     24.60%     74.90% |     2353759     25.10%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      9376032                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1729515     24.90%     24.90% |     1761591     25.37%     50.27% |     1708645     24.60%     74.88% |     1744780     25.12%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6944531                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      640013     24.84%     24.84% |      659926     25.62%     50.46% |      632487     24.55%     75.01% |      643801     24.99%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2576227                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     84625863                      
system.ruby.LD.hit_latency_hist_seqr     |    84625863    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     84625863                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     90316413                      
system.ruby.LD.latency_hist_seqr         |    90316413    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      90316413                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5690550                      
system.ruby.LD.miss_latency_hist_seqr    |     5690550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5690550                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2653020                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2653020    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2653020                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      5025110                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     5025110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      5025110                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples      2372090                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |     2372090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total      2372090                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      5025110                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     5025110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      5025110                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      5025110                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     5025110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      5025110                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       125294                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      125294    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       125294                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       142019                      
system.ruby.RMW_Read.latency_hist_seqr   |      142019    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       142019                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        16725                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       16725    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        16725                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     18476397                      
system.ruby.ST.hit_latency_hist_seqr     |    18476397    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     18476397                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     18663809                      
system.ruby.ST.latency_hist_seqr         |    18663809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      18663809                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       187412                      
system.ruby.ST.miss_latency_hist_seqr    |      187412    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       187412                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.023690                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.894409                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.007979                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5415.002666                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.005172                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999990                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.024022                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.803044                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  5331.652408                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005191                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.030487                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.867383                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.011075                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5180.030766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.006352                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999798                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.030874                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.649116                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  5347.945701                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.006380                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999643                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.026397                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.844974                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.009199                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5273.785709                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.005629                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.998997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.026797                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3001.749039                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  5200.893308                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.005651                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.998842                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.023288                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.860810                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.007836                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5421.778090                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.005098                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.023659                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.861328                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  5335.010239                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.005116                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999837                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         3022                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  4038.807252                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 90188.879063                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  6732.204797                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 78894.210710                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   538.164103                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    496573024                      
system.ruby.hit_latency_hist_seqr        |   496573024    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    496573024                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.004306                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6493.703366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.356581                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  6160.548234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.008666                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.004375                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16514.185755                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   998.803247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.005005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6458.620017                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.357620                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  6255.175817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.008858                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.004470                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16454.548813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   998.384971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.004257                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6531.582867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.355006                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  6134.762864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.008565                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.513515                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.004321                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16542.793483                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   998.855469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     1.324497                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6509.379543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.357175                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  6207.970081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.008742                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.004409                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16525.824028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.563232                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      506093782                      
system.ruby.latency_hist_seqr            |   506093782    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        506093782                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9520758                      
system.ruby.miss_latency_hist_seqr       |     9520758    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9520758                      
system.ruby.network.average_flit_latency    16.351547                      
system.ruby.network.average_flit_network_latency    12.033648                      
system.ruby.network.average_flit_queueing_latency     4.317899                      
system.ruby.network.average_flit_vnet_latency |   15.028151                       |    5.000723                       |    9.396139                      
system.ruby.network.average_flit_vqueue_latency |    5.993693                       |    6.000008                       |    1.030550                      
system.ruby.network.average_hops             0.999072                      
system.ruby.network.average_packet_latency    14.915874                      
system.ruby.network.average_packet_network_latency    11.407666                      
system.ruby.network.average_packet_queueing_latency     3.508208                      
system.ruby.network.average_packet_vnet_latency |   25.001216                       |    5.000723                       |    7.713142                      
system.ruby.network.average_packet_vqueue_latency |    5.984845                       |    6.000008                       |    1.016823                      
system.ruby.network.avg_link_utilization     0.476692                      
system.ruby.network.avg_vc_load          |    0.196709     41.27%     41.27% |    0.023129      4.85%     46.12% |    0.022032      4.62%     50.74% |    0.021959      4.61%     55.35% |    0.038901      8.16%     63.51% |    0.004360      0.91%     64.42% |    0.004328      0.91%     65.33% |    0.004328      0.91%     66.24% |    0.118197     24.80%     91.03% |    0.015870      3.33%     94.36% |    0.013454      2.82%     97.18% |    0.013425      2.82%    100.00%
system.ruby.network.avg_vc_load::total       0.476692                      
system.ruby.network.ext_in_link_utilization     86131727                      
system.ruby.network.ext_out_link_utilization     86131727                      
system.ruby.network.flit_network_latency |   716196678                       |    46909763                       |   273372450                      
system.ruby.network.flit_queueing_latency |   285641473                       |    56283653                       |    29982939                      
system.ruby.network.flits_injected       |    47657005     55.33%     55.33% |     9380597     10.89%     66.22% |    29094125     33.78%    100.00%
system.ruby.network.flits_injected::total     86131727                      
system.ruby.network.flits_received       |    47657005     55.33%     55.33% |     9380597     10.89%     66.22% |    29094125     33.78%    100.00%
system.ruby.network.flits_received::total     86131727                      
system.ruby.network.int_link_utilization     86051756                      
system.ruby.network.packet_network_latency |   238809537                       |    46909763                       |   145605131                      
system.ruby.network.packet_queueing_latency |    57166741                       |    56283653                       |    19195115                      
system.ruby.network.packets_injected     |     9551917     25.26%     25.26% |     9380597     24.81%     50.07% |    18877537     49.93%    100.00%
system.ruby.network.packets_injected::total     37810051                      
system.ruby.network.packets_received     |     9551917     25.26%     25.26% |     9380597     24.81%     50.07% |    18877537     49.93%    100.00%
system.ruby.network.packets_received::total     37810051                      
system.ruby.network.routers0.buffer_reads     42301553                      
system.ruby.network.routers0.buffer_writes     42301553                      
system.ruby.network.routers0.crossbar_activity     42301553                      
system.ruby.network.routers0.sw_input_arbiter_activity     42408806                      
system.ruby.network.routers0.sw_output_arbiter_activity     42301553                      
system.ruby.network.routers1.buffer_reads     45351635                      
system.ruby.network.routers1.buffer_writes     45351635                      
system.ruby.network.routers1.crossbar_activity     45351635                      
system.ruby.network.routers1.sw_input_arbiter_activity     45472851                      
system.ruby.network.routers1.sw_output_arbiter_activity     45351635                      
system.ruby.network.routers2.buffer_reads     42576974                      
system.ruby.network.routers2.buffer_writes     42576974                      
system.ruby.network.routers2.crossbar_activity     42576974                      
system.ruby.network.routers2.sw_input_arbiter_activity     42684263                      
system.ruby.network.routers2.sw_output_arbiter_activity     42576974                      
system.ruby.network.routers3.buffer_reads     41953321                      
system.ruby.network.routers3.buffer_writes     41953321                      
system.ruby.network.routers3.crossbar_activity     41953321                      
system.ruby.network.routers3.sw_input_arbiter_activity     42054868                      
system.ruby.network.routers3.sw_output_arbiter_activity     41953321                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    506093783                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000183                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   506093766    100.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    506093783                      
system.switch_cpus0.Branches                  5981459                       # Number of branches fetched
system.switch_cpus0.committedInsts           68947114                       # Number of instructions committed
system.switch_cpus0.committedOps            119936794                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           20405390                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses              1177647                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            6006414                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1186                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.016527                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           96929922                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3107                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.983473                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               541891063                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      532935380.817739                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     41891984                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     38047899                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4398807                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      39482502                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             39482502                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     72461588                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38241785                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1200517                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      8955682.182261                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     85194613                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            85194613                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    179726284                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     66520837                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           19227737                       # Number of load instructions
system.switch_cpus0.num_mem_refs             25233008                       # number of memory refs
system.switch_cpus0.num_store_insts           6005271                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       406117      0.34%      0.34% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         59824259     49.88%     50.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8535      0.01%     50.23% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            19071      0.02%     50.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         869728      0.73%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            704      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     50.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          202720      0.17%     51.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18908633     15.77%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             456      0.00%     66.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        4367834      3.64%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        203053      0.17%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4805230      4.01%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      4452398      3.71%     78.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        71365      0.06%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult       563694      0.47%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16488698     13.75%     92.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5444116      4.54%     97.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2739039      2.28%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       561155      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         119936805                       # Class of executed instruction
system.switch_cpus1.Branches                  5870557                       # Number of branches fetched
system.switch_cpus1.committedInsts           68685159                       # Number of instructions committed
system.switch_cpus1.committedOps            119081463                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           20281550                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses              1177032                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            5896626                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 1095                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.009597                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           96578048                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3049                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.990403                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               541858035                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      536657579.197653                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     41334026                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37844709                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      4309794                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      39439357                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             39439357                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     72384548                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38202791                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1189067                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      5200455.802347                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     84444067                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            84444067                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    178087876                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     65930023                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           19104769                       # Number of load instructions
system.switch_cpus1.num_mem_refs             25000423                       # number of memory refs
system.switch_cpus1.num_store_insts           5895654                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       339435      0.29%      0.29% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         59304134     49.80%     50.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6947      0.01%     50.09% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            18435      0.02%     50.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         868304      0.73%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            400      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          202608      0.17%     51.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        18893127     15.87%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             232      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4362966      3.66%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        202992      0.17%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4800313      4.03%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      4447900      3.74%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        71246      0.06%     78.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult       562004      0.47%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        16369043     13.75%     92.75% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5336315      4.48%     97.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      2735726      2.30%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       559339      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         119081466                       # Class of executed instruction
system.switch_cpus2.Branches                  5872015                       # Number of branches fetched
system.switch_cpus2.committedInsts           68704807                       # Number of instructions committed
system.switch_cpus2.committedOps            119100772                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           20287090                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses              1178435                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            5888823                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1048                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.023185                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           96615003                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2992                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.976815                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               541891293                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      529327786.023277                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     41333492                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     37845492                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      4312263                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      39482942                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             39482942                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     72469588                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38245839                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1185692                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      12563506.976723                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     84422589                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            84422589                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    178025864                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     65909860                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           19108654                       # Number of load instructions
system.switch_cpus2.num_mem_refs             24996459                       # number of memory refs
system.switch_cpus2.num_store_insts           5887805                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       339467      0.29%      0.29% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59287236     49.78%     50.06% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6408      0.01%     50.07% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            19113      0.02%     50.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         869262      0.73%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            496      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          202604      0.17%     50.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     50.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        18912921     15.88%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             224      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4368191      3.67%     70.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        202991      0.17%     70.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4807375      4.04%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      4452982      3.74%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        71315      0.06%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult       563732      0.47%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        16371102     13.75%     92.76% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        5328450      4.47%     97.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2737552      2.30%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       559355      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         119100776                       # Class of executed instruction
system.switch_cpus3.Branches                  5918063                       # Number of branches fetched
system.switch_cpus3.committedInsts           68869823                       # Number of instructions committed
system.switch_cpus3.committedOps            119412367                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           20316856                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses              1178182                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            5902905                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 1085                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.013568                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           96810504                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3008                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.986432                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               541891263                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      534539127.420648                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     41588253                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     37968647                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      4348051                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      39493968                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             39493968                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     72490082                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38256330                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1191519                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      7352135.579352                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     84719839                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            84719839                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    178556682                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     66145688                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           19138675                       # Number of load instructions
system.switch_cpus3.num_mem_refs             25040535                       # number of memory refs
system.switch_cpus3.num_store_insts           5901860                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       340292      0.28%      0.28% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         59542416     49.86%     50.15% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            7245      0.01%     50.15% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            18808      0.02%     50.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         869219      0.73%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            448      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     50.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          202604      0.17%     51.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18920002     15.84%     66.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             224      0.00%     66.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        4370033      3.66%     70.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        202991      0.17%     70.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     70.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4808185      4.03%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      4454998      3.73%     78.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        71342      0.06%     78.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult       563029      0.47%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        16401216     13.73%     92.77% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        5342263      4.47%     97.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2737459      2.29%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       559597      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         119412371                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           72                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           35                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 171946642.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 125436165.527740                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     22068000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    463571000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           35                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 264663893501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   6018132500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 102775984352000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           57                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           28                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 131288142.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 101030770.239205                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1992500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    416446000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           28                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 267095823501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   3676068000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 102775894486500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           63                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           31                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 144446548.387097                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 93690179.018432                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      7692500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    348268000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           31                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 246808915501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   4477843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 102795379619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           48                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 108349479.208333                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 100481833.898363                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value        50000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    385699500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 267969124000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   2600387501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 102776096866500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 270945647001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 270945647001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 270945647001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 270945647001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      7392064                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           7392064                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       115501                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             115501                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     27282461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             27282461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     27282461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            27282461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    115501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000637500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             300379                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     115501                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   115501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7182                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7207                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7189                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             7321                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             7290                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7331                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7173                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7255                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7316                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7200                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7182                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            7348                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            7179                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7097                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7176                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7055                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2399699459                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 577505000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4565343209                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20776.44                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39526.44                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    2589                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                 2.24                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               115501                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 111671                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3354                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     38                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     93                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     54                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       112909                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    65.465251                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    64.673956                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    23.620724                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       111599     98.84%     98.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1134      1.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           60      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           32      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           23      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            6      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           13      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           10      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       112909                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               7392064                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                7392064                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       27.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    27.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 270942066000                       # Total gap between requests
system.mem_ctrls2.avgGap                   2345798.44                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      7392064                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 27282460.824966557324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       115501                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4565343209                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39526.44                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                    2.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2934732                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2934732                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2934732                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2934732                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       115501                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       115501                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       115501                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       115501                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10513718999                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10513718999                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10513718999                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10513718999                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      3050233                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      3050233                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      3050233                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      3050233                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.037866                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.037866                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.037866                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.037866                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 91027.082008                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 91027.082008                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 91027.082008                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 91027.082008                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       115501                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       115501                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       115501                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       115501                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8141945253                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8141945253                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8141945253                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8141945253                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.037866                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.037866                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.037866                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.037866                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 70492.422170                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 70492.422170                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 70492.422170                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 70492.422170                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2299517                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2299517                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       115501                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       115501                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10513718999                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10513718999                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2415018                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2415018                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.047826                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.047826                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 91027.082008                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 91027.082008                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       115501                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       115501                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8141945253                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8141945253                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.047826                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.047826                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 70492.422170                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 70492.422170                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       635215                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       635215                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       635215                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       635215                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     86235.605092                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  102775721337500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 86235.605092                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.328963                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.328963                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       115501                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          817                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       114491                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.440601                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      48919229                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      3050233                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           402424680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           213889995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          410928420                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     53194475940                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     59247567840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      134856914955                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       497.726819                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 153486609252                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 108411817749                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           403767000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           214599660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          413748720                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     53442065700                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     59039030400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      134900839560                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       497.888935                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 152943981503                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 108954445498                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      7384704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           7384704                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       115386                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             115386                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     27255297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             27255297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     27255297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            27255297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    115386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000644000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             300170                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     115386                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   115386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7140                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7190                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7230                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             7232                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             7328                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7271                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7214                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7245                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7283                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7205                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7220                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            7279                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            7183                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7127                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7139                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7100                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2403234963                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 576930000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4566722463                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20827.79                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39577.79                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    2591                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                 2.25                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               115386                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 111571                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3344                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     39                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     43                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     92                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     48                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       112790                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    65.469066                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    64.679961                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    23.651425                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       111453     98.81%     98.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1164      1.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           59      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           36      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           17      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            4      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           12      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           33      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       112790                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               7384704                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                7384704                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       27.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    27.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 270945434000                       # Total gap between requests
system.mem_ctrls3.avgGap                   2348165.58                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      7384704                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 27255296.705219794065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       115386                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4566722463                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39577.79                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                    2.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2647392                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2647392                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2647392                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2647392                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       115386                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       115386                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       115386                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       115386                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10509145614                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10509145614                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10509145614                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10509145614                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2762778                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2762778                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2762778                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2762778                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.041764                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.041764                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.041764                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.041764                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 91078.169050                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 91078.169050                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 91078.169050                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 91078.169050                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       115386                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       115386                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       115386                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       115386                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8139745125                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8139745125                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8139745125                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8139745125                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.041764                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.041764                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.041764                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.041764                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 70543.611227                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 70543.611227                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 70543.611227                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 70543.611227                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2015883                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2015883                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       115386                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       115386                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10509145614                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10509145614                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2131269                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2131269                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.054140                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.054140                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 91078.169050                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 91078.169050                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       115386                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       115386                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8139745125                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8139745125                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.054140                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.054140                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 70543.611227                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 70543.611227                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       631509                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       631509                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       631509                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       631509                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     86218.809313                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  102775720798500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 86218.809313                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.328899                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.328899                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       115386                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       114444                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.440163                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      44319834                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2762778                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           402181920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           213760965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          410807040                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     53199637290                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     59243428320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      134857443615                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       497.728770                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 153477033751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 108421393250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           403174380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           214277085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          413049000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     53436093240                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     59044306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      134898528345                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       497.880405                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 152956665502                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 108941761499                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      7385856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           7385856                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       115404                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             115404                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     27259548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             27259548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     27259548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            27259548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    115404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             300214                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     115404                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   115404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7199                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7173                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             7269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             7337                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            7284                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            7175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7113                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2393619472                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 577020000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4557444472                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20741.22                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39491.22                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    2568                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.23                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               115404                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 111606                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     94                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     92                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       112833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.454326                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.671724                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.474478                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       111527     98.84%     98.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1132      1.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           65      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           32      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           18      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            7      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           34      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       112833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               7385856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                7385856                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       27.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    27.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 270945542000                       # Total gap between requests
system.mem_ctrls0.avgGap                   2347800.27                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      7385856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 27259548.480484504253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       115404                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4557444472                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39491.22                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                    2.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2687470                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2687470                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2687470                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2687470                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       115404                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       115404                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       115404                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       115404                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10500850596                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10500850596                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10500850596                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10500850596                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2802874                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2802874                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2802874                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2802874                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.041173                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.041173                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.041173                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.041173                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 90992.085162                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 90992.085162                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 90992.085162                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 90992.085162                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       115404                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       115404                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       115404                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       115404                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8131056101                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8131056101                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8131056101                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8131056101                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.041173                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.041173                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.041173                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.041173                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 70457.316046                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 70457.316046                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 70457.316046                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 70457.316046                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2051907                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2051907                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       115404                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       115404                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10500850596                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10500850596                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2167311                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2167311                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.053248                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.053248                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 90992.085162                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 90992.085162                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       115404                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       115404                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8131056101                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8131056101                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.053248                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.053248                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 70457.316046                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 70457.316046                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       635563                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       635563                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       635563                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       635563                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     86056.999441                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  102775720799500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 86056.999441                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.328281                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.328281                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       115404                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          795                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       114420                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.440231                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      44961388                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2802874                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           402538920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           213954510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          410992680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     53389069950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     59083781760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      134887965900                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       497.841421                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 153059202001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 108839225000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           403110120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           214246725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          412991880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     53445551250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     59036342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      134899870455                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       497.885358                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 152936118501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 108962308500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      7389504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           7389504                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       115461                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             115461                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     27273012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             27273012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     27273012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            27273012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    115461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000647500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             300324                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     115461                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   115461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             7269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             7295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7313                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7174                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7242                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            7302                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            7223                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2384342219                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 577305000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4549235969                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20650.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39400.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    2687                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.33                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               115461                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 111675                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3310                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    106                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     92                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       112770                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.524377                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.709135                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    23.748884                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       111391     98.78%     98.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1201      1.06%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           57      0.05%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           41      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           18      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           11      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            8      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           10      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           33      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       112770                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               7389504                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                7389504                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       27.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    27.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 270941525000                       # Total gap between requests
system.mem_ctrls1.avgGap                   2346606.43                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      7389504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 27273012.435489423573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       115461                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4549235969                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39400.63                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                    2.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      3326436                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      3326436                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      3326436                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      3326436                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       115461                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       115461                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       115461                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       115461                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10495431039                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10495431039                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10495431039                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10495431039                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      3441897                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      3441897                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      3441897                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      3441897                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.033546                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.033546                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.033546                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.033546                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 90900.226388                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 90900.226388                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 90900.226388                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 90900.226388                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       115461                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       115461                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       115461                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       115461                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8124526048                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8124526048                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8124526048                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8124526048                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.033546                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.033546                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.033546                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.033546                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 70365.976806                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 70365.976806                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 70365.976806                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 70365.976806                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2671117                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2671117                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       115461                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       115461                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10495431039                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10495431039                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2786578                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2786578                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.041435                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.041435                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 90900.226388                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 90900.226388                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       115461                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       115461                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8124526048                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8124526048                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.041435                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.041435                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 70365.976806                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 70365.976806                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       655319                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       655319                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       655319                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       655319                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     86070.418791                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  102775720903500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 86070.418791                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.328333                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.328333                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       115461                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          770                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       114501                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.440449                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      55185813                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      3441897                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           402067680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           213700245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          410928420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     53286826200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     59169965760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      134871116385                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       497.779233                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 153284453255                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 108613973746                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           403138680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           214261905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          413463120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    21387628080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     53361483090                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     59107096320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      134887071195                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       497.838119                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 153118982753                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   9047220000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 108779444248                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  370                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 370                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1757                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1757                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1668                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          349                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1740                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2271                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1508                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1644                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7395                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 103046666378001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              950193                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              952700                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              448000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1232690                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              641000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1349000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              587500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              134999                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              599000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              961690                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
