<h2 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Interfaceattributes">Interface attributes</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Interface</th><th class="confluenceTh">wData</th><th class="confluenceTh">wAddr</th><th class="confluenceTh">wID</th><th class="confluenceTh">wLen</th><th class="confluenceTh">wUser</th><th class="confluenceTh">wRegion</th><th class="confluenceTh">wQoS</th></tr><tr><td class="confluenceTd">AXI</td><td class="confluenceTd">128</td><td class="confluenceTd">32</td><td class="confluenceTd">4</td><td class="confluenceTd">4</td><td class="confluenceTd">0</td><td class="confluenceTd">0</td><td class="confluenceTd">0</td></tr></tbody></table></div><p> </p><p>In this configuration the AXI NIUs:</p><ul style="list-style-type: square;"><li>do not support narrow bursts, but support single narrow accesses</li><li>max wrapping burst size = 64 bytes; the wrapping burst alignments are 16B</li><li>target NIUs do not support exclusive accesses, and there are no exclusive monitors</li><li>Will never assert DECERR (i.e. all errors coming back will be denoted as SLVERR)</li><li>assume initiator IP's AXI interface has the same capabilities as the target IP's AXI interface - i.e. no conversions need to be done at the NIU</li></ul><h2 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Synthesisconditions">Synthesis conditions</h2><ul><li>Library: tcbn16ffplusglbwp16p90ssgnp0p72v125c</li><li><p>DC version : L-2016.03-SP2</p></li></ul><div><ul><li>IO budget: 30% of the clock period for outside, 70% for the NoC</li><li>Clock uncertainty = 0</li><li>Everything flattened from the top</li><li>All clock gating enabled (synthesis level + FlexNoC unit level)</li><li>zero wire load</li><li>2-step compile: 1. map to generic cells, 2. optimizations</li></ul></div><h2 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Config#11GHzResults(2pipelinelatencyRequest+2pipelinelatencyResponse)">Config #1 1GHz Results (2 pipeline latency Request + 2 pipeline latency Response)</h2><p><u>* Note: to extract area numbers for individual units, a synthesis was run to flatten from level 2 downwards. The results will differ slightly from ppt</u></p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-ClockGating">Clock Gating</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"> </th><th class="confluenceTh">Synthesis clock gating</th><th class="confluenceTh">FlexNoC unit level clock gating</th></tr><tr><td class="confluenceTd"><span>Number of Clock gating elements</span></td><td class="confluenceTd">1128</td><td class="confluenceTd">34</td></tr><tr><td class="confluenceTd"><span>Number of Gated registers</span></td><td class="confluenceTd">26820 (97.24%)</td><td class="confluenceTd">27578 (99.99%)</td></tr><tr><td colspan="1" class="confluenceTd"><span>Number of Ungated registers</span></td><td colspan="1" class="confluenceTd">760 ( 2.76%)</td><td colspan="1" class="confluenceTd">2 ( 0.01%)</td></tr><tr><td colspan="1" class="confluenceTd"><span>Total number of registers</span></td><td colspan="1" class="confluenceTd">27580</td><td colspan="1" class="confluenceTd">27580</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Area">Area</h3><pre>DC version : L-2016.03-SP2<br/>Library : CLN16SOC_Pss:V0.72:T125<br/>Reference NAND2 : ND2D1BWP16P90 - ( 0.21 um2 )</pre><p> </p><pre>Combinational area : 22198.04 um2 ( 72464 nb of instances)<br/>Sequential area : 32535.72 um2 ( 28742 nb of instances)<br/>Net Interconnect area : 0.00 um2</pre><pre>Total cell area : 54733.76 um2<br/>Total area : 54733.76 um2</pre><pre>Total equivalent gate : 263.96 Kgate</pre><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Unit</th><th class="confluenceTh">Total um2</th><th class="confluenceTh">Comb um2</th><th class="confluenceTh">DFF um2</th><th class="confluenceTh">ICG um2</th></tr><tr><td class="confluenceTd">Req Switch</td><td class="confluenceTd">2942.02 (5.38%)</td><td class="confluenceTd">2425.70 (4.43%)</td><td class="confluenceTd">496.42 (0.91%) (432 nb)</td><td class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Rsp Switch</td><td colspan="1" class="confluenceTd">3261.15 (5.96%)</td><td colspan="1" class="confluenceTd">2744.82 (5.01%)</td><td colspan="1" class="confluenceTd">496.42 (<span>0.91%) (432 nb)</span></td><td colspan="1" class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">INIU (each)</td><td colspan="1" class="confluenceTd">2,558.3 (4.68%)</td><td colspan="1" class="confluenceTd">894.14 (1.63%)</td><td colspan="1" class="confluenceTd">1,607.77 (2.94%) (1407 nb)</td><td colspan="1" class="confluenceTd">68.00 (0.11%) (68 nb)</td></tr><tr><td colspan="1" class="confluenceTd">TNIU (each)</td><td colspan="1" class="confluenceTd">3,495.57 (6.39%)</td><td colspan="1" class="confluenceTd">1,247.21 (2.28%)</td><td colspan="1" class="confluenceTd">2,192.78 (4%) (1,918 nb)</td><td colspan="1" class="confluenceTd">67.00 (0.10%) (67 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Total</td><td colspan="1" class="confluenceTd">54733.76 (100%)</td><td colspan="1" class="confluenceTd">22198.04 (40.56%)</td><td colspan="1" class="confluenceTd">31531.37 (57.61%) (27580 nb)</td><td colspan="1" class="confluenceTd">1004.35 (1.83%) (1162 nb)</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Timing">Timing</h3><p>Met </p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Performance">Performance</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">WR BW</th><th class="confluenceTh">RD BW</th><th class="confluenceTh">Latency</th></tr><tr><td class="confluenceTd">WR INCR8, RD INCR2</td><td class="confluenceTd">80% of max</td><td class="confluenceTd">20% of max</td><td class="confluenceTd">3 req + 3 rsp</td></tr><tr><td colspan="1" class="confluenceTd">WR INCR2, RD INCR8</td><td colspan="1" class="confluenceTd">20% of max</td><td colspan="1" class="confluenceTd">80% of max</td><td colspan="1" class="confluenceTd">3 req + 3 rsp</td></tr></tbody></table></div><p> </p><h4 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Wirecount(logical)">Wire count (logical)</h4><p>150 wires per connection</p><h2 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Config#22GHzResults(MaxlatencycyclesRequest+MaxlatencycyclesResponse)">Config #2 2GHz Results (Max latency cycles Request + Max latency cycles Response)</h2><p><u>* Note: to extract area numbers for individual units, a synthesis was run to flatten from level 2 downwards. The results will differ slightly from ppt</u></p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-ClockGating.1">Clock Gating</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"> </th><th class="confluenceTh">Synthesis clock gating</th><th class="confluenceTh">FlexNoC unit level clock gating</th></tr><tr><td class="confluenceTd">Number of Clock gating elements</td><td class="confluenceTd">1472</td><td class="confluenceTd">34</td></tr><tr><td class="confluenceTd">Number of Gated registers</td><td class="confluenceTd">69128 (98.41%)</td><td class="confluenceTd">70246 (100.00%)</td></tr><tr><td colspan="1" class="confluenceTd">Number of Ungated registers</td><td colspan="1" class="confluenceTd">1120 (1.59%)</td><td colspan="1" class="confluenceTd">2 (0.00%)</td></tr><tr><td colspan="1" class="confluenceTd">Total number of registers</td><td colspan="1" class="confluenceTd">70248</td><td colspan="1" class="confluenceTd">70248</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Area.1">Area</h3><pre>DC version : L-2016.03-SP2<br/>Library : CLN16SOC_Pss:V0.72:T125<br/>Reference NAND2 : ND2D1BWP16P90 - ( 0.21 um2 )</pre><pre>Combinational area : 32025.66 um2 ( 95641 nb of instances)<br/>Sequential area : 81577.19 um2 ( 71754 nb of instances)<br/>Net Interconnect area : 0.00 um2</pre><pre>Total cell area : 113602.85 um2<br/>Total area : 113602.85 um2</pre><pre>Total equivalent gate : 547.85 Kgate</pre><p>  </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Unit</th><th class="confluenceTh">Total um2</th><th class="confluenceTh">Comb um2</th><th class="confluenceTh">DFF um2</th><th class="confluenceTh">ICG um2</th></tr><tr><td class="confluenceTd">Req Switch</td><td class="confluenceTd">10322.43 (9.09%)</td><td class="confluenceTd">4332.17 (3.81%)</td><td class="confluenceTd">5945.63 (5.19%) (5200 nb)</td><td class="confluenceTd">56.00 (0.04%) (56 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Rsp Switch</td><td colspan="1" class="confluenceTd">10306.00 (9.07%)</td><td colspan="1" class="confluenceTd">4316.35 (3.80%)</td><td colspan="1" class="confluenceTd">5943.20 (5.23%) (5200 nb)</td><td colspan="1" class="confluenceTd">56.00 (0.04%) (56 nb)</td></tr><tr><td colspan="1" class="confluenceTd">INIU (each)</td><td colspan="1" class="confluenceTd">4,954.55 (4.36%)</td><td colspan="1" class="confluenceTd">1,317.41 (1.16%)</td><td colspan="1" class="confluenceTd">3,568.3 (3.14%) (3,124 nb)</td><td colspan="1" class="confluenceTd">83 (0.06%) (83 nb)</td></tr><tr><td colspan="1" class="confluenceTd">TNIU (each)</td><td colspan="1" class="confluenceTd">6,632.2 (5.84%)</td><td colspan="1" class="confluenceTd">1,596.41 (1.40%)</td><td colspan="1" class="confluenceTd">4,963.63 (4.37%) (4,341 nb)</td><td colspan="1" class="confluenceTd">87 (0.06%) (87 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Total</td><td colspan="1" class="confluenceTd">113602.85 (100%)</td><td colspan="1" class="confluenceTd">32025.66 (28.19%)</td><td colspan="1" class="confluenceTd">80287.51 (70.67%) (70248 nb)</td><td colspan="1" class="confluenceTd">1289.68 ( 1.14%) (1506 nb)</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Timing.1">Timing</h3><p>Met </p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Performance.1">Performance</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">WR BW</th><th class="confluenceTh">RD BW</th><th class="confluenceTh">Latency</th></tr><tr><td class="confluenceTd">WR INCR8, RD INCR2</td><td class="confluenceTd">80% of max</td><td class="confluenceTd">20% of max</td><td class="confluenceTd">13 req + 12 rsp</td></tr><tr><td colspan="1" class="confluenceTd">WR INCR2, RD INCR8</td><td colspan="1" class="confluenceTd">20% of max</td><td colspan="1" class="confluenceTd">80% of max</td><td colspan="1" class="confluenceTd">13 req + 12 rsp</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Wirecount(logical).1">Wire count (logical)</h3><p>150 wires per connection</p><h2 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Config#31GHzResults;MaxR/WBandwidth(2pipelinelatencyRequest+2pipelinelatencyResponse)">Config #3 1GHz Results; Max R/W Bandwidth (2 pipeline latency Request + 2 pipeline latency Response)</h2><p><u>* Note: to extract area numbers for individual units, a synthesis was run to flatten from level 2 downwards. The results will differ slightly from ppt</u></p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-ClockGating.2">Clock Gating</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"> </th><th class="confluenceTh">Synthesis clock gating</th><th class="confluenceTh">FlexNoC unit level clock gating</th></tr><tr><td class="confluenceTd">Number of Clock gating elements</td><td class="confluenceTd">1536</td><td class="confluenceTd">68</td></tr><tr><td class="confluenceTd">Number of Gated registers</td><td class="confluenceTd">38120 (96.62%)</td><td class="confluenceTd">39452 (99.99%)</td></tr><tr><td colspan="1" class="confluenceTd">Number of Ungated registers</td><td colspan="1" class="confluenceTd">1334 ( 3.38%)</td><td colspan="1" class="confluenceTd">2 ( 0.01%)</td></tr><tr><td colspan="1" class="confluenceTd">Total number of registers</td><td colspan="1" class="confluenceTd">39454</td><td colspan="1" class="confluenceTd">39454</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Area.2">Area</h3><pre>DC version : L-2016.03-SP2<br/>Library : CLN16SOC_Pss:V0.72:T125<br/>Reference NAND2 : ND2D1BWP16P90 - ( 0.21 um2 )</pre><p> </p><pre>Combinational area : 30607.17 um2 (101790 nb of instances)<br/>Sequential area : 46628.84 um2 ( 41058 nb of instances)<br/>Net Interconnect area : 0.00 um2</pre><pre>Total cell area : 77236.00 um2<br/>Total area : 77236.00 um2</pre><pre>Total equivalent gate : 372.47 Kgate</pre><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Unit</th><th class="confluenceTh">Total um2</th><th class="confluenceTh">Comb um2</th><th class="confluenceTh">DFF um2</th><th class="confluenceTh">ICG um2</th></tr><tr><td class="confluenceTd">Req Switch (rd)</td><td class="confluenceTd">2155.66 (2.79%)</td><td class="confluenceTd">1639.34 (2.12%)</td><td class="confluenceTd">496.42 (0.64%) (432 nb)</td><td class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Req Switch (wr)</td><td colspan="1" class="confluenceTd">3157.63 (4.09%)</td><td colspan="1" class="confluenceTd">2641.30 (3.42%)</td><td colspan="1" class="confluenceTd"><span>496.42</span><span> (</span><span>0.64</span><span>%) (432 nb)</span></td><td colspan="1" class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Rsp Switch (rd)</td><td colspan="1" class="confluenceTd">3253.48 (4.21%)</td><td colspan="1" class="confluenceTd">2733.32 (3.54%)</td><td colspan="1" class="confluenceTd">500.26 (0.65%) (432 nb)</td><td colspan="1" class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Rsp Switch (wr)</td><td colspan="1" class="confluenceTd">2049.49 (2.65%)</td><td colspan="1" class="confluenceTd">1533.17 (1.99%)</td><td colspan="1" class="confluenceTd">496.42 (0.64%) (432 nb)</td><td colspan="1" class="confluenceTd">24.00 (0.04%) (24 nb)</td></tr><tr><td colspan="1" class="confluenceTd">INIU rd (each)</td><td colspan="1" class="confluenceTd">1,915.49 (2.48%)</td><td colspan="1" class="confluenceTd">647.74 (0.84%)</td><td colspan="1" class="confluenceTd">1,229.59 (1.59%) (1,074 nb)</td><td colspan="1" class="confluenceTd">46 (0.05%) (46 nb)</td></tr><tr><td colspan="1" class="confluenceTd">INIU wr (each)</td><td colspan="1" class="confluenceTd">1,566.71 (2.03%)</td><td colspan="1" class="confluenceTd">547.33 (0.71%)</td><td colspan="1" class="confluenceTd">984.54 (1.27%) (859 nb)</td><td colspan="1" class="confluenceTd">42 (0.04%) (42 nb)</td></tr><tr><td colspan="1" class="confluenceTd">TNIU rd (each)</td><td colspan="1" class="confluenceTd">2,836.37 (3.67%)</td><td colspan="1" class="confluenceTd">937.63 (1.21%)</td><td colspan="1" class="confluenceTd">1,849.8 (2.4%) (1,615 nb)</td><td colspan="1" class="confluenceTd">59 (0.07%) (59 nb)</td></tr><tr><td colspan="1" class="confluenceTd">TNIU wr (each)</td><td colspan="1" class="confluenceTd">1,945.51 (2.51%)</td><td colspan="1" class="confluenceTd">610.88 (0.79%)</td><td colspan="1" class="confluenceTd">1,307.25 (1.69%) (1,139 nb)</td><td colspan="1" class="confluenceTd">33 (.04%) (33 nb)</td></tr><tr><td colspan="1" class="confluenceTd">Total</td><td colspan="1" class="confluenceTd">77236.00 (100%)</td><td colspan="1" class="confluenceTd">30607.17 (39.63%)</td><td colspan="1" class="confluenceTd">45217.34 (58.54%) (39454 nb)</td><td colspan="1" class="confluenceTd">1411.50 (1.83%) (1604 nb)</td></tr></tbody></table></div><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Timing.2">Timing</h3><p>Met </p><h3 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Performance.2">Performance</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">WR BW</th><th class="confluenceTh">RD BW</th><th class="confluenceTh">WR Latency</th><th colspan="1" class="confluenceTh">RD Latency</th></tr><tr><td class="confluenceTd">WR INCR8, RD INCR2</td><td class="confluenceTd">88.8% of max</td><td class="confluenceTd">66.6% of max</td><td class="confluenceTd">3 req + 2 rsp</td><td colspan="1" class="confluenceTd">3 req + 3 rsp</td></tr><tr><td colspan="1" class="confluenceTd">WR INCR2, RD INCR8</td><td colspan="1" class="confluenceTd">66.6% of max</td><td colspan="1" class="confluenceTd">88.8% of max</td><td colspan="1" class="confluenceTd">3 req + 2 rsp</td><td colspan="1" class="confluenceTd">3 req + 3 rsp</td></tr></tbody></table></div><p> </p><h4 id="FlexNoCBaselineConfig-8x8AXIcrossbar,with1headercycle-Wirecount(logical).2">Wire count (logical)</h4><p>Separated into RD only and WR only networks</p><p>RD only network: 71 wires on req, 150 wires on rsp</p><p>WR only network: 150 wires on req, 71 wires on rsp</p>