# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RSA.srcs/sources_1/new/ALU.vhd" \
"../../../../RSA.srcs/sources_1/new/Control.vhd" \
"../../../../RSA.srcs/sources_1/new/Core.vhd" \
"../../../../RSA.srcs/sim_1/new/core_tb.vhd" \

# Do not sort compile order
nosort
