-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity minWide is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inData_V : IN STD_LOGIC_VECTOR (111 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of minWide is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal val_assign_fu_72_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal val_assign_1_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_1_reg_276 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_2_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_2_reg_281 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1236_2_fu_126_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1236_2_reg_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_932_3_reg_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_932_4_reg_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_932_5_reg_304 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Result_s_fu_62_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_fu_58_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_932_1_fu_86_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_78_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_932_2_fu_110_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1236_1_fu_102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmpIdx_1_cast_fu_164_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmpIdx_1_1_fu_167_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal val_assign_3_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpIdx_1_2_fu_182_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmpIdx_1_1_cast_fu_174_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1236_3_fu_203_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_assign_4_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1236_4_fu_214_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_assign_5_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpIdx_1_4_fu_226_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmpIdx_1_3_fu_195_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmpIdx_1_5_fu_240_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1236_5_fu_252_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmpIdx_1_5_cast_fu_248_p1 : STD_LOGIC_VECTOR (7 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                p_Result_932_3_reg_292 <= inData_V(79 downto 64);
                p_Result_932_4_reg_298 <= inData_V(95 downto 80);
                p_Result_932_5_reg_304 <= inData_V(111 downto 96);
                tmp_1236_2_reg_286 <= tmp_1236_2_fu_126_p3;
                val_assign_1_reg_276 <= val_assign_1_fu_96_p2;
                val_assign_2_reg_281 <= val_assign_2_fu_120_p2;
                val_assign_reg_271 <= val_assign_fu_72_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= tmp_1236_5_fu_252_p3;
    ap_return_1 <= tmpIdx_1_5_cast_fu_248_p1;
    p_Result_932_1_fu_86_p4 <= inData_V(47 downto 32);
    p_Result_932_2_fu_110_p4 <= inData_V(63 downto 48);
    p_Result_s_fu_62_p4 <= inData_V(31 downto 16);
    tmpIdx_1_1_cast_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmpIdx_1_1_fu_167_p3),3));
    tmpIdx_1_1_fu_167_p3 <= 
        ap_const_lv2_2 when (val_assign_1_reg_276(0) = '1') else 
        tmpIdx_1_cast_fu_164_p1;
    tmpIdx_1_2_fu_182_p3 <= 
        ap_const_lv3_4 when (val_assign_3_fu_178_p2(0) = '1') else 
        ap_const_lv3_3;
    tmpIdx_1_3_fu_195_p3 <= 
        tmpIdx_1_2_fu_182_p3 when (tmp_fu_190_p2(0) = '1') else 
        tmpIdx_1_1_cast_fu_174_p1;
    tmpIdx_1_4_fu_226_p3 <= 
        ap_const_lv3_6 when (val_assign_5_fu_221_p2(0) = '1') else 
        ap_const_lv3_5;
    tmpIdx_1_5_cast_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmpIdx_1_5_fu_240_p3),8));
    tmpIdx_1_5_fu_240_p3 <= 
        tmpIdx_1_4_fu_226_p3 when (tmp_35_fu_234_p2(0) = '1') else 
        tmpIdx_1_3_fu_195_p3;
    tmpIdx_1_cast_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign_reg_271),2));
    tmp_1236_1_fu_102_p3 <= 
        p_Result_932_1_fu_86_p4 when (val_assign_1_fu_96_p2(0) = '1') else 
        tmp_s_fu_78_p3;
    tmp_1236_2_fu_126_p3 <= 
        p_Result_932_2_fu_110_p4 when (val_assign_2_fu_120_p2(0) = '1') else 
        tmp_1236_1_fu_102_p3;
    tmp_1236_3_fu_203_p3 <= 
        p_Result_932_3_reg_292 when (val_assign_3_fu_178_p2(0) = '1') else 
        tmp_1236_2_reg_286;
    tmp_1236_4_fu_214_p3 <= 
        p_Result_932_4_reg_298 when (val_assign_4_fu_209_p2(0) = '1') else 
        tmp_1236_3_fu_203_p3;
    tmp_1236_5_fu_252_p3 <= 
        p_Result_932_5_reg_304 when (val_assign_5_fu_221_p2(0) = '1') else 
        tmp_1236_4_fu_214_p3;
    tmp_35_fu_234_p2 <= (val_assign_5_fu_221_p2 or val_assign_4_fu_209_p2);
    tmp_V_fu_58_p1 <= inData_V(16 - 1 downto 0);
    tmp_fu_190_p2 <= (val_assign_3_fu_178_p2 or val_assign_2_reg_281);
    tmp_s_fu_78_p3 <= 
        p_Result_s_fu_62_p4 when (val_assign_fu_72_p2(0) = '1') else 
        tmp_V_fu_58_p1;
    val_assign_1_fu_96_p2 <= "1" when (signed(p_Result_932_1_fu_86_p4) < signed(tmp_s_fu_78_p3)) else "0";
    val_assign_2_fu_120_p2 <= "1" when (signed(p_Result_932_2_fu_110_p4) < signed(tmp_1236_1_fu_102_p3)) else "0";
    val_assign_3_fu_178_p2 <= "1" when (signed(p_Result_932_3_reg_292) < signed(tmp_1236_2_reg_286)) else "0";
    val_assign_4_fu_209_p2 <= "1" when (signed(p_Result_932_4_reg_298) < signed(tmp_1236_3_fu_203_p3)) else "0";
    val_assign_5_fu_221_p2 <= "1" when (signed(p_Result_932_5_reg_304) < signed(tmp_1236_4_fu_214_p3)) else "0";
    val_assign_fu_72_p2 <= "1" when (signed(p_Result_s_fu_62_p4) < signed(tmp_V_fu_58_p1)) else "0";
end behav;
