# ECC

This repository contains RTL design modules that implement Error correction codes (ECC).
In this case, with 64+8 bits size (72), with Hsiao optimization for Hamming codes version 1.

Both RTL design and testbench files are written in verilog and compatible with any simulator, Vivado and ModelSim simulators have been tested.