TimeQuest Timing Analyzer report for n6480
Thu Feb 26 18:36:39 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 249.88 MHz ; 235.07 MHz      ; n64_clock  ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -2.760 ; -888.818      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1453.344         ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                     ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.760 ; hsync_time[4]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.760 ; hsync_time[4]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.801      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.744 ; hsync_time[12]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.785      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.713 ; hsync_time[2]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.754      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.712 ; hsync_time[13]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.753      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.687 ; hsync_time[3]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.728      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.662 ; vsync_time[9]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.690      ;
; -2.660 ; n64_px_count[4] ; buffer_en_b      ; n64_clock    ; n64_clock   ; 1.000        ; 0.007      ; 3.703      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
; -2.645 ; hsync_time[15]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 3.686      ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; out_red[0]                                                                                                 ; vga_red[0]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; out_red[6]                                                                                                 ; vga_red[6]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_blue[5]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_blue[6]                                                                                                ; vga_blue[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; out_green[2]                                                                                               ; vga_green[2]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; out_green[4]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; out_blue[1]                                                                                                ; vga_blue[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; out_blue[3]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.788      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.536 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.802      ;
; 0.622 ; out_green[5]                                                                                               ; vga_green[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.888      ;
; 0.653 ; out_green[1]                                                                                               ; vga_green[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.921      ;
; 0.653 ; out_blue[4]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.920      ;
; 0.654 ; out_green[3]                                                                                               ; vga_green[3]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.920      ;
; 0.659 ; n64_pixel:rgb_decoder|green_out[5]                                                                         ; buffer_in_b[12]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.925      ;
; 0.662 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.087      ; 0.983      ;
; 0.662 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.087      ; 0.983      ;
; 0.663 ; out_blue[0]                                                                                                ; vga_blue[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; out_red[3]                                                                                                 ; vga_red[3]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.928      ;
; 0.673 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.990      ;
; 0.674 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.991      ;
; 0.676 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.941      ;
; 0.678 ; out_red[4]                                                                                                 ; vga_red[4]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.942      ;
; 0.680 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.087      ; 1.001      ;
; 0.680 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.946      ;
; 0.690 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.983      ;
; 0.690 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.983      ;
; 0.693 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.010      ;
; 0.695 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.005      ; 0.966      ;
; 0.697 ; out_green[0]                                                                                               ; vga_green[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.965      ;
; 0.697 ; out_green[6]                                                                                               ; vga_green[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.965      ;
; 0.697 ; out_blue[2]                                                                                                ; vga_blue[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.965      ;
; 0.698 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                          ; n64_pixel:rgb_decoder|blue_final[0]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.963      ;
; 0.700 ; out_red[2]                                                                                                 ; vga_red[2]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.964      ;
; 0.701 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.990      ;
; 0.702 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.991      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.024      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.024      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.024      ;
; 0.707 ; out_red[5]                                                                                                 ; vga_red[5]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.971      ;
; 0.708 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 1.001      ;
; 0.711 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.976      ;
; 0.712 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.977      ;
; 0.712 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.977      ;
; 0.721 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.010      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.024      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.024      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.024      ;
; 0.781 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.047      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_pixel:rgb_decoder|red_out[6]                                                                           ; buffer_in_b[20]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; n64_pixel:rgb_decoder|blue_out[5]                                                                          ; buffer_in_b[5]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.063      ;
; 0.799 ; n64_pixel:rgb_decoder|green_out[4]                                                                         ; buffer_in_b[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.065      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.431 ; 4.431 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.188 ; 4.188 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.013 ; 4.013 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.431 ; 4.431 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.315 ; 4.315 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.252 ; 4.252 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 3.957 ; 3.957 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.039 ; 4.039 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -3.706 ; -3.706 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -3.932 ; -3.932 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -3.779 ; -3.779 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -3.939 ; -3.939 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -3.970 ; -3.970 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -4.005 ; -4.005 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -3.787 ; -3.787 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -3.706 ; -3.706 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -3.809 ; -3.809 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 9.478 ; 9.478 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.478 ; 9.478 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.780 ; 8.780 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 9.448 ; 9.448 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.186 ; 7.186 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.666 ; 6.666 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.853 ; 6.853 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.842 ; 6.842 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.844 ; 6.844 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.914 ; 6.914 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.952 ; 6.952 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.186 ; 7.186 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.871 ; 6.871 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.667 ; 6.667 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.431 ; 6.431 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.424 ; 6.424 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.456 ; 6.456 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.871 ; 6.871 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.619 ; 6.619 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.958 ; 6.958 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.169 ; 7.169 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.169 ; 7.169 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.642 ; 6.642 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.951 ; 6.951 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 6.907 ; 6.907 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.653 ; 6.653 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.674 ; 6.674 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 6.897 ; 6.897 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.780 ; 8.780 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.478 ; 9.478 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.780 ; 8.780 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 9.448 ; 9.448 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.666 ; 6.666 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.666 ; 6.666 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.853 ; 6.853 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.842 ; 6.842 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.844 ; 6.844 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.914 ; 6.914 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.952 ; 6.952 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.186 ; 7.186 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.424 ; 6.424 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.667 ; 6.667 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.431 ; 6.431 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.424 ; 6.424 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.456 ; 6.456 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.871 ; 6.871 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.619 ; 6.619 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.958 ; 6.958 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 6.642 ; 6.642 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.169 ; 7.169 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.642 ; 6.642 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.951 ; 6.951 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 6.907 ; 6.907 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.653 ; 6.653 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.674 ; 6.674 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 6.897 ; 6.897 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -278.423      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1453.344         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; out_red[0]                                                                                                 ; vga_red[0]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; out_red[6]                                                                                                 ; vga_red[6]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_blue[5]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_blue[6]                                                                                                ; vga_blue[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_green[2]                                                                                               ; vga_green[2]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_green[4]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_blue[1]                                                                                                ; vga_blue[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; out_blue[3]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.249 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.401      ;
; 0.282 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.070      ; 0.490      ;
; 0.282 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.070      ; 0.490      ;
; 0.286 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.490      ;
; 0.286 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.490      ;
; 0.290 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.493      ;
; 0.291 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.494      ;
; 0.293 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.070      ; 0.501      ;
; 0.294 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.493      ;
; 0.294 ; n64_pixel:rgb_decoder|green_out[5]                                                                         ; buffer_in_b[12]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.494      ;
; 0.297 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.501      ;
; 0.303 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.506      ;
; 0.304 ; out_blue[4]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.458      ;
; 0.305 ; out_green[1]                                                                                               ; vga_green[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.459      ;
; 0.307 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.506      ;
; 0.310 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.513      ;
; 0.310 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.513      ;
; 0.310 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.513      ;
; 0.312 ; out_red[3]                                                                                                 ; vga_red[3]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.462      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.513      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.513      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.513      ;
; 0.314 ; out_green[5]                                                                                               ; vga_green[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.004      ; 0.471      ;
; 0.316 ; out_green[0]                                                                                               ; vga_green[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.470      ;
; 0.317 ; out_blue[2]                                                                                                ; vga_blue[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.470      ;
; 0.318 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.469      ;
; 0.318 ; out_green[6]                                                                                               ; vga_green[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 0.472      ;
; 0.319 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                          ; n64_pixel:rgb_decoder|blue_final[0]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.470      ;
; 0.319 ; out_red[4]                                                                                                 ; vga_red[4]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.469      ;
; 0.321 ; out_red[2]                                                                                                 ; vga_red[2]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.471      ;
; 0.323 ; out_green[3]                                                                                               ; vga_green[3]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; out_red[5]                                                                                                 ; vga_red[5]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.475      ;
; 0.327 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.478      ;
; 0.328 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.479      ;
; 0.328 ; out_blue[0]                                                                                                ; vga_blue[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.480      ;
; 0.336 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.488      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; n64_pixel:rgb_decoder|red_out[6]                                                                           ; buffer_in_b[20]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; n64_pixel:rgb_decoder|blue_out[5]                                                                          ; buffer_in_b[5]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; n64_pixel:rgb_decoder|green_out[4]                                                                         ; buffer_in_b[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 2.411 ; 2.411 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.307 ; 2.307 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.186 ; 2.186 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.411 ; 2.411 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.362 ; 2.362 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.317 ; 2.317 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.277 ; 2.277 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.172 ; 2.172 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 2.205 ; 2.205 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -2.033 ; -2.033 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.168 ; -2.168 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.065 ; -2.065 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.166 ; -2.166 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.195 ; -2.195 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.182 ; -2.182 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.091 ; -2.091 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.033 ; -2.033 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.084 ; -2.084 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 5.254 ; 5.254 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.195 ; 5.195 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.889 ; 4.889 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 5.254 ; 5.254 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.033 ; 4.033 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.790 ; 3.790 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.864 ; 3.864 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.854 ; 3.854 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.947 ; 3.947 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.033 ; 4.033 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.693 ; 3.693 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.685 ; 3.685 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.779 ; 3.779 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.703 ; 3.703 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.944 ; 3.944 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.025 ; 4.025 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.025 ; 4.025 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.774 ; 3.774 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.921 ; 3.921 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.897 ; 3.897 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.777 ; 3.777 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.794 ; 3.794 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.771 ; 3.771 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.896 ; 3.896 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.889 ; 4.889 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.195 ; 5.195 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.889 ; 4.889 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 5.254 ; 5.254 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.790 ; 3.790 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.790 ; 3.790 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.864 ; 3.864 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.854 ; 3.854 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.947 ; 3.947 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.033 ; 4.033 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.685 ; 3.685 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.693 ; 3.693 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.685 ; 3.685 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.779 ; 3.779 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.703 ; 3.703 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.944 ; 3.944 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.771 ; 3.771 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.025 ; 4.025 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.774 ; 3.774 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.921 ; 3.921 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.897 ; 3.897 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.777 ; 3.777 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.794 ; 3.794 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.771 ; 3.771 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.896 ; 3.896 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.760   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -2.760   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -888.818 ; 0.0   ; 0.0      ; 0.0     ; -1453.344           ;
;  n64_clock       ; -888.818 ; 0.000 ; N/A      ; N/A     ; -1453.344           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.431 ; 4.431 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.188 ; 4.188 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.013 ; 4.013 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.431 ; 4.431 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.315 ; 4.315 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.252 ; 4.252 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 3.957 ; 3.957 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.039 ; 4.039 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -2.033 ; -2.033 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.168 ; -2.168 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.065 ; -2.065 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.166 ; -2.166 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.195 ; -2.195 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.182 ; -2.182 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.091 ; -2.091 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.033 ; -2.033 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.084 ; -2.084 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 9.478 ; 9.478 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 9.478 ; 9.478 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.780 ; 8.780 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 9.448 ; 9.448 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.186 ; 7.186 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.666 ; 6.666 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.853 ; 6.853 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.842 ; 6.842 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.844 ; 6.844 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.914 ; 6.914 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.952 ; 6.952 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.186 ; 7.186 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.871 ; 6.871 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.667 ; 6.667 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.431 ; 6.431 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.424 ; 6.424 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.456 ; 6.456 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.871 ; 6.871 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.619 ; 6.619 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 6.958 ; 6.958 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.169 ; 7.169 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.169 ; 7.169 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.642 ; 6.642 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 6.951 ; 6.951 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 6.907 ; 6.907 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 6.653 ; 6.653 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 6.674 ; 6.674 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.644 ; 6.644 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 6.897 ; 6.897 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.889 ; 4.889 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 5.195 ; 5.195 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.889 ; 4.889 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 5.254 ; 5.254 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.790 ; 3.790 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.790 ; 3.790 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.864 ; 3.864 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.860 ; 3.860 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.854 ; 3.854 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.930 ; 3.930 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.947 ; 3.947 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.033 ; 4.033 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.685 ; 3.685 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.693 ; 3.693 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.685 ; 3.685 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.779 ; 3.779 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.703 ; 3.703 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.877 ; 3.877 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.753 ; 3.753 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.944 ; 3.944 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.771 ; 3.771 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.025 ; 4.025 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.774 ; 3.774 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 3.921 ; 3.921 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.897 ; 3.897 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.777 ; 3.777 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.794 ; 3.794 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.771 ; 3.771 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.896 ; 3.896 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2483     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2483     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 26 18:36:38 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.760
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.760      -888.818 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1453.344 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -278.423 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1453.344 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 299 megabytes
    Info: Processing ended: Thu Feb 26 18:36:39 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


