Analysis & Synthesis report for IO_driver
Sun Jul 25 22:38:55 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IO_driver|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component
 17. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated
 18. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p
 19. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p
 20. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram
 21. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 22. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12
 23. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 24. Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15
 25. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component
 26. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated
 27. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p
 28. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p
 29. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram
 30. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 31. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12
 32. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 33. Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15
 34. Source assignments for fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 35. Source assignments for fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 36. Source assignments for fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 37. Source assignments for fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 38. Source assignments for fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 39. Source assignments for fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 40. Source assignments for fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 41. Source assignments for fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 42. Source assignments for fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 43. Source assignments for fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 44. Source assignments for fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 45. Source assignments for fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 46. Source assignments for fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 47. Source assignments for fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 48. Source assignments for fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 49. Source assignments for fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 50. Source assignments for fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 51. Source assignments for fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 52. Source assignments for fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 53. Source assignments for fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 54. Source assignments for fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 55. Source assignments for fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 56. Source assignments for fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 57. Source assignments for fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 58. Source assignments for fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 59. Source assignments for fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 60. Source assignments for fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 61. Source assignments for fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 62. Source assignments for fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 63. Source assignments for fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 64. Source assignments for fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 65. Source assignments for fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram
 66. Parameter Settings for User Entity Instance: Top-level Entity: |IO_driver
 67. Parameter Settings for User Entity Instance: fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component
 68. Parameter Settings for User Entity Instance: fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component
 69. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component
 70. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component
 71. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component
 72. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component
 73. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component
 74. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component
 75. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component
 76. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component
 77. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component
 78. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component
 79. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component
 80. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component
 81. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component
 82. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component
 83. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component
 84. Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component
 85. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component
 86. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component
 87. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component
 88. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component
 89. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component
 90. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component
 91. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component
 92. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component
 93. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component
 94. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component
 95. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component
 96. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component
 97. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component
 98. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component
 99. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component
100. Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component
101. dcfifo Parameter Settings by Entity Instance
102. scfifo Parameter Settings by Entity Instance
103. Port Connectivity Checks: "fifo_2clk:spi_miso_fifo"
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 25 22:38:55 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; IO_driver                                   ;
; Top-level Entity Name              ; IO_driver                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,076                                       ;
;     Total combinational functions  ; 2,820                                       ;
;     Dedicated logic registers      ; 2,333                                       ;
; Total registers                    ; 2333                                        ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 540,672                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; IO_driver          ; IO_driver          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; IO_driver.v                      ; yes             ; User Verilog HDL File        ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v                      ;         ;
; fifo_2clk.v                      ; yes             ; User Wizard-Generated File   ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v                      ;         ;
; fifo_1clk.v                      ; yes             ; User Wizard-Generated File   ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v                      ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/dcfifo_2jj1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf               ;         ;
; db/a_graycounter_977.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf         ;         ;
; db/a_graycounter_5lc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf         ;         ;
; db/altsyncram_2v61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_2v61.tdf           ;         ;
; db/alt_synch_pipe_cpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf        ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_2f9.tdf               ;         ;
; db/alt_synch_pipe_hpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf        ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_3f9.tdf               ;         ;
; db/cmpr_r76.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_r76.tdf                  ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; db/scfifo_5531.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf               ;         ;
; db/a_dpfifo_cb31.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf             ;         ;
; db/altsyncram_5kh1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf           ;         ;
; db/decode_a87.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/decode_a87.tdf                ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/mux_j28.tdf                   ;         ;
; db/cmpr_2u8.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_2u8.tdf                  ;         ;
; db/cntr_fpb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_fpb.tdf                  ;         ;
; db/cntr_sp7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_sp7.tdf                  ;         ;
; db/cntr_gpb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_gpb.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,076       ;
;                                             ;             ;
; Total combinational functions               ; 2820        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 877         ;
;     -- 3 input functions                    ; 902         ;
;     -- <=2 input functions                  ; 1041        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1604        ;
;     -- arithmetic mode                      ; 1216        ;
;                                             ;             ;
; Total registers                             ; 2333        ;
;     -- Dedicated logic registers            ; 2333        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 53          ;
; Total memory bits                           ; 540672      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; s_clk~input ;
; Maximum fan-out                             ; 2280        ;
; Total fan-out                               ; 18631       ;
; Average fan-out                             ; 3.50        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                          ; Entity Name        ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |IO_driver                                                      ; 2820 (203)          ; 2333 (77)                 ; 540672      ; 0            ; 0       ; 0         ; 53   ; 0            ; |IO_driver                                                                                                                                                                                   ; IO_driver          ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[10].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[11].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[12].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[13].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[14].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[15].capture_fifo| ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo                                                                                                                        ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component                                                                                                ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                     ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                        ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2     ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3           ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                            ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                         ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|  ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo                                                                                                                         ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 76 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                      ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 76 (32)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                 ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 3 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                         ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2      ; decode_a87         ; work         ;
;                   |mux_j28:mux3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3            ; mux_j28            ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                             ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                 ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                          ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[0].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[10].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[11].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[12].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[13].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[14].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[15].source_fifo|   ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo                                                                                                                          ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component                                                                                                  ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                       ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                  ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                          ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2       ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                              ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                  ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                           ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[1].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[2].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[3].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[4].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[5].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[6].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[7].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[8].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:decode2|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2        ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_1clk:generate_source_fifo_instances[9].source_fifo|    ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo                                                                                                                           ; fifo_1clk          ; work         ;
;       |scfifo:scfifo_component|                                 ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component                                                                                                   ; scfifo             ; work         ;
;          |scfifo_5531:auto_generated|                           ; 77 (0)              ; 62 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated                                                                        ; scfifo_5531        ; work         ;
;             |a_dpfifo_cb31:dpfifo|                              ; 77 (34)             ; 62 (19)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo                                                   ; a_dpfifo_cb31      ; work         ;
;                |altsyncram_5kh1:FIFOram|                        ; 2 (0)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram                           ; altsyncram_5kh1    ; work         ;
;                   |decode_a87:wren_decode_a|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:wren_decode_a  ; decode_a87         ; work         ;
;                |cntr_fpb:rd_ptr_msb|                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb                               ; cntr_fpb           ; work         ;
;                |cntr_gpb:wr_ptr|                                ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr                                   ; cntr_gpb           ; work         ;
;                |cntr_sp7:usedw_counter|                         ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter                            ; cntr_sp7           ; work         ;
;    |fifo_2clk:spi_miso_fifo|                                    ; 82 (0)              ; 136 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo                                                                                                                                                           ; fifo_2clk          ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 82 (0)              ; 136 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component                                                                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_2jj1:auto_generated|                           ; 82 (6)              ; 136 (42)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated                                                                                                        ; dcfifo_2jj1        ; work         ;
;             |a_graycounter_5lc:wrptr_g1p|                       ; 28 (28)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                            ; a_graycounter_5lc  ; work         ;
;             |a_graycounter_977:rdptr_g1p|                       ; 30 (30)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p                                                                            ; a_graycounter_977  ; work         ;
;             |alt_synch_pipe_cpl:rs_dgwp|                        ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                             ; alt_synch_pipe_cpl ; work         ;
;                |dffpipe_2f9:dffpipe12|                          ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12                                                       ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                        ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                             ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe15|                          ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15                                                       ; dffpipe_3f9        ; work         ;
;             |altsyncram_2v61:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram                                                                               ; altsyncram_2v61    ; work         ;
;             |cmpr_r76:rdempty_eq_comp|                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                               ; cmpr_r76           ; work         ;
;             |cmpr_r76:wrfull_eq_comp|                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                ; cmpr_r76           ; work         ;
;    |fifo_2clk:spi_mosi_fifo|                                    ; 87 (0)              ; 136 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo                                                                                                                                                           ; fifo_2clk          ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 87 (0)              ; 136 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component                                                                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_2jj1:auto_generated|                           ; 87 (8)              ; 136 (42)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated                                                                                                        ; dcfifo_2jj1        ; work         ;
;             |a_graycounter_5lc:wrptr_g1p|                       ; 31 (31)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                            ; a_graycounter_5lc  ; work         ;
;             |a_graycounter_977:rdptr_g1p|                       ; 29 (29)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p                                                                            ; a_graycounter_977  ; work         ;
;             |alt_synch_pipe_cpl:rs_dgwp|                        ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                             ; alt_synch_pipe_cpl ; work         ;
;                |dffpipe_2f9:dffpipe12|                          ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12                                                       ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|                        ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                             ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe15|                          ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15                                                       ; dffpipe_3f9        ; work         ;
;             |altsyncram_2v61:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram                                                                               ; altsyncram_2v61    ; work         ;
;             |cmpr_r76:rdempty_eq_comp|                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                               ; cmpr_r76           ; work         ;
;             |cmpr_r76:wrfull_eq_comp|                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IO_driver|fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                ; cmpr_r76           ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384 ; None ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 8192         ; 1            ; 8192         ; 1            ; 8192  ; None ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 8192         ; 1            ; 8192         ; 1            ; 8192  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[0].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[1].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[2].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[3].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[4].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[5].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[6].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[7].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[8].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[9].capture_fifo  ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[10].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[11].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[12].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[13].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[14].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_capture_fifo_instances[15].capture_fifo ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[0].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[1].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[2].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[3].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[4].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[5].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[6].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[7].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[8].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[9].source_fifo    ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[10].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[11].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[12].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[13].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[14].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_1clk:generate_source_fifo_instances[15].source_fifo   ; fifo_1clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_2clk:spi_miso_fifo                                    ; fifo_2clk.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |IO_driver|fifo_2clk:spi_mosi_fifo                                    ; fifo_2clk.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IO_driver|state                                                                                                 ;
+---------------------------+-----------------+-------------------------+---------------------------+-----------+------------------+
; Name                      ; state.EXECUTION ; state.COPY_TO_MISO_FIFO ; state.COPY_FROM_MOSI_FIFO ; state.000 ; state.SET_CLK_EN ;
+---------------------------+-----------------+-------------------------+---------------------------+-----------+------------------+
; state.000                 ; 0               ; 0                       ; 0                         ; 0         ; 0                ;
; state.COPY_FROM_MOSI_FIFO ; 0               ; 0                       ; 1                         ; 1         ; 0                ;
; state.COPY_TO_MISO_FIFO   ; 0               ; 1                       ; 0                         ; 1         ; 0                ;
; state.EXECUTION           ; 1               ; 0                       ; 0                         ; 1         ; 0                ;
; state.SET_CLK_EN          ; 0               ; 0                       ; 0                         ; 1         ; 1                ;
+---------------------------+-----------------+-------------------------+---------------------------+-----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 112                                                                                              ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~6                               ; Lost fanout        ;
; state~7                               ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2333  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2265  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1478  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; req_done_flag                                                                                                     ; 2       ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0 ; 8       ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0 ; 9       ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0 ; 7       ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6    ; 5       ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0 ; 7       ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6    ; 5       ;
; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9    ; 5       ;
; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 9                                                                            ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |IO_driver|exe_start_flags[15] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |IO_driver|Selector19          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------+
; Assignment                      ; Value ; From ; To                    ;
+---------------------------------+-------+------+-----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                     ;
+---------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------+
; Assignment                            ; Value ; From ; To                                         ;
+---------------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                    ;
+---------------------------------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------+
; Assignment                      ; Value ; From ; To                    ;
+---------------------------------+-------+------+-----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                     ;
+---------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------+
; Assignment                            ; Value ; From ; To                                         ;
+---------------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                    ;
+---------------------------------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |IO_driver ;
+---------------------+-------+---------------------------------------------+
; Parameter Name      ; Value ; Type                                        ;
+---------------------+-------+---------------------------------------------+
; FPGA_ADDR           ; 1     ; Signed Integer                              ;
; IDLE_OR_SPI         ; 0     ; Signed Integer                              ;
; COPY_FROM_MOSI_FIFO ; 1     ; Signed Integer                              ;
; COPY_TO_MISO_FIFO   ; 2     ; Signed Integer                              ;
; EXECUTION           ; 3     ; Signed Integer                              ;
; SET_CLK_EN          ; 4     ; Signed Integer                              ;
+---------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                ;
+-------------------------+--------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 1            ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                      ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                             ;
; USE_EAB                 ; ON           ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_2jj1  ; Untyped                                             ;
+-------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                ;
+-------------------------+--------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 1            ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                      ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                             ;
; USE_EAB                 ; ON           ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_2jj1  ; Untyped                                             ;
+-------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 1            ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 1            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 1            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1            ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_5531  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                 ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 2                                               ;
; Entity Instance            ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                      ;
;     -- LPM_WIDTH           ; 1                                               ;
;     -- LPM_NUMWORDS        ; 8192                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
; Entity Instance            ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                      ;
;     -- LPM_WIDTH           ; 1                                               ;
;     -- LPM_NUMWORDS        ; 8192                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
+----------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                    ;
+----------------------------+------------------------------------------------------------------------------------+
; Name                       ; Value                                                                              ;
+----------------------------+------------------------------------------------------------------------------------+
; Number of entity instances ; 32                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[0].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[10].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                       ;
;     -- lpm_width           ; 1                                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_2clk:spi_miso_fifo"                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 2333                        ;
;     CLR               ; 823                         ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 1442                        ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 2820                        ;
;     arith             ; 1216                        ;
;         2 data inputs ; 800                         ;
;         3 data inputs ; 416                         ;
;     normal            ; 1604                        ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 486                         ;
;         4 data inputs ; 877                         ;
; cycloneiii_ram_block  ; 66                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 25 22:38:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IO_driver -c IO_driver
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file io_driver.v
    Info (12023): Found entity 1: IO_driver File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_2clk.v
    Info (12023): Found entity 1: fifo_2clk File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_1clk.v
    Info (12023): Found entity 1: fifo_1clk File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v Line: 39
Info (12127): Elaborating entity "IO_driver" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at IO_driver.v(37): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 37
Warning (10230): Verilog HDL assignment warning at IO_driver.v(46): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 46
Warning (10230): Verilog HDL assignment warning at IO_driver.v(56): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 56
Warning (10230): Verilog HDL assignment warning at IO_driver.v(57): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 57
Warning (10230): Verilog HDL assignment warning at IO_driver.v(115): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 115
Warning (10230): Verilog HDL assignment warning at IO_driver.v(119): truncated value with size 3 to match size of target (2) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 119
Warning (10230): Verilog HDL assignment warning at IO_driver.v(164): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 164
Warning (10230): Verilog HDL assignment warning at IO_driver.v(165): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 165
Warning (10230): Verilog HDL assignment warning at IO_driver.v(166): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 166
Warning (10230): Verilog HDL assignment warning at IO_driver.v(167): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 167
Warning (10230): Verilog HDL assignment warning at IO_driver.v(168): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 168
Warning (10230): Verilog HDL assignment warning at IO_driver.v(169): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 169
Warning (10230): Verilog HDL assignment warning at IO_driver.v(170): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 170
Warning (10230): Verilog HDL assignment warning at IO_driver.v(171): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 171
Warning (10230): Verilog HDL assignment warning at IO_driver.v(172): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 172
Warning (10230): Verilog HDL assignment warning at IO_driver.v(173): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 173
Warning (10230): Verilog HDL assignment warning at IO_driver.v(174): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 174
Warning (10230): Verilog HDL assignment warning at IO_driver.v(175): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 175
Warning (10230): Verilog HDL assignment warning at IO_driver.v(176): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 176
Warning (10230): Verilog HDL assignment warning at IO_driver.v(177): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 177
Warning (10230): Verilog HDL assignment warning at IO_driver.v(178): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 178
Warning (10230): Verilog HDL assignment warning at IO_driver.v(179): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 179
Warning (10230): Verilog HDL assignment warning at IO_driver.v(226): truncated value with size 32 to match size of target (16) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 226
Warning (10230): Verilog HDL assignment warning at IO_driver.v(228): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 228
Warning (10230): Verilog HDL assignment warning at IO_driver.v(232): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 232
Warning (10230): Verilog HDL assignment warning at IO_driver.v(233): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 233
Warning (10230): Verilog HDL assignment warning at IO_driver.v(234): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 234
Warning (10230): Verilog HDL assignment warning at IO_driver.v(235): truncated value with size 32 to match size of target (1) File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 235
Info (12128): Elaborating entity "fifo_2clk" for hierarchy "fifo_2clk:spi_mosi_fifo" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 359
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v Line: 84
Info (12130): Elaborated megafunction instantiation "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v Line: 84
Info (12133): Instantiated megafunction "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_2jj1.tdf
    Info (12023): Found entity 1: dcfifo_2jj1 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_2jj1" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf
    Info (12023): Found entity 1: a_graycounter_977 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_977.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_977" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf
    Info (12023): Found entity 1: a_graycounter_5lc File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_graycounter_5lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5lc" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2v61.tdf
    Info (12023): Found entity 1: altsyncram_2v61 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_2v61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2v61" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_r76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|cmpr_r76:rdempty_eq_comp" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/dcfifo_2jj1.tdf Line: 59
Info (12128): Elaborating entity "fifo_1clk" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 384
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v Line: 74
Info (12130): Elaborated megafunction instantiation "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v Line: 74
Info (12133): Instantiated megafunction "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component" with the following parameter: File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v Line: 74
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5531.tdf
    Info (12023): Found entity 1: scfifo_5531 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf Line: 24
Info (12128): Elaborating entity "scfifo_5531" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cb31.tdf
    Info (12023): Found entity 1: a_dpfifo_cb31 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_cb31" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/scfifo_5531.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kh1.tdf
    Info (12023): Found entity 1: altsyncram_5kh1 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5kh1" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a87.tdf
    Info (12023): Found entity 1: decode_a87 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/decode_a87.tdf Line: 22
Info (12128): Elaborating entity "decode_a87" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|decode_a87:decode2" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|mux_j28:mux3" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/altsyncram_5kh1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2u8.tdf
    Info (12023): Found entity 1: cmpr_2u8 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cmpr_2u8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2u8" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cmpr_2u8:almost_full_comparer" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 52
Info (12128): Elaborating entity "cmpr_2u8" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cmpr_2u8:two_comparison" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf
    Info (12023): Found entity 1: cntr_fpb File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_fpb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fpb" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_fpb:rd_ptr_msb" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf
    Info (12023): Found entity 1: cntr_sp7 File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_sp7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sp7" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf
    Info (12023): Found entity 1: cntr_gpb File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/cntr_gpb.tdf Line: 25
Info (12128): Elaborating entity "cntr_gpb" for hierarchy "fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr" File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/db/a_dpfifo_cb31.tdf Line: 56
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/0_Nalith_Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 3606 logic cells
    Info (21064): Implemented 66 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Sun Jul 25 22:38:55 2021
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:56


