735e7b30a53a ("coresight: etm4x: Do not access TRCIDR1 for identification")
8b94db1edaee ("coresight: etm4x: Use TRCDEVARCH for component discovery")
fd6e79050066 ("coresight: etm4x: Detect access early on the target CPU")
e49516e2df5b ("coresight: etm4x: Handle ETM architecture version")
1d3eead7e9fb ("coresight: etm4x: Cleanup secure exception level masks")
33d5573a15c2 ("coresight: etm4x: Check for Software Lock")
f5bd523690d2 ("coresight: etm4x: Convert all register accesses")
8ce0029658ba ("coresight: Convert claim/disclaim operations to use access wrappers")
020052825e49 ("coresight: Convert coresight_timeout to use access abstraction")
4eb1d85cfda8 ("coresight: tpiu: Prepare for using coresight device access abstraction")
df81b43802f4 ("coresight: etm4x: Skip accessing TRCPDCR in save/restore")
f6a18f354c58 ("coresight: etm4x: Handle access to TRCSSPCICRn")
e72550928ff0 ("coresight: etm4x: Modify core-commit to avoid HiSilicon ETM overflow")
60c519c5d362 ("coresight: etm4x: Handle TRCVIPCSSCTLR accesses")
6288b4ceca86 ("coresight: etm4x: Fix accesses to TRCPROCSELR")
f2603b22e3d2 ("coresight: etm4x: Fix accesses to TRCCIDCTLR1")
93dd64404cbe ("coresight: etm4x: Fix accesses to TRCVMIDCTLR1")
347732627745 ("coresight: etm4x: Fix save and restore of TRCVMIDCCTLR1 register")
22a550a306ad ("coresight: etm4x: Allow etm4x to be built as a module")
97fe626ce64c ("coresight: etm3x: Allow etm3x to be built as a module")
