///Register `APB1LENR` reader
pub struct R(crate::R<APB1LENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<APB1LENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<APB1LENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<APB1LENR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `APB1LENR` writer
pub struct W(crate::W<APB1LENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<APB1LENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<APB1LENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<APB1LENR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `TIM2EN` reader - TIM2 clock enable Set and reset by software.
pub type TIM2EN_R = crate::BitReader<bool>;
///Field `TIM2EN` writer - TIM2 clock enable Set and reset by software.
pub type TIM2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `TIM3EN` reader - TIM3 clock enable Set and reset by software.
pub type TIM3EN_R = crate::BitReader<bool>;
///Field `TIM3EN` writer - TIM3 clock enable Set and reset by software.
pub type TIM3EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `TIM6EN` reader - TIM6 clock enable Set and reset by software.
pub type TIM6EN_R = crate::BitReader<bool>;
///Field `TIM6EN` writer - TIM6 clock enable Set and reset by software.
pub type TIM6EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `TIM7EN` reader - TIM7 clock enable Set and reset by software.
pub type TIM7EN_R = crate::BitReader<bool>;
///Field `TIM7EN` writer - TIM7 clock enable Set and reset by software.
pub type TIM7EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `WWDGEN` reader - WWDG clock enable Set and reset by software.
pub type WWDGEN_R = crate::BitReader<bool>;
///Field `WWDGEN` writer - WWDG clock enable Set and reset by software.
pub type WWDGEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `OPAMPEN` reader - OPAMP clock enable Set and reset by software.
pub type OPAMPEN_R = crate::BitReader<bool>;
///Field `OPAMPEN` writer - OPAMP clock enable Set and reset by software.
pub type OPAMPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `SPI2EN` reader - SPI2 clock enable Set and reset by software.
pub type SPI2EN_R = crate::BitReader<bool>;
///Field `SPI2EN` writer - SPI2 clock enable Set and reset by software.
pub type SPI2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `SPI3EN` reader - SPI3 clock enable Set and reset by software.
pub type SPI3EN_R = crate::BitReader<bool>;
///Field `SPI3EN` writer - SPI3 clock enable Set and reset by software.
pub type SPI3EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `COMPEN` reader - COMP clock enable Set and reset by software.
pub type COMPEN_R = crate::BitReader<bool>;
///Field `COMPEN` writer - COMP clock enable Set and reset by software.
pub type COMPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `USART2EN` reader - USART2 clock enable Set and reset by software.
pub type USART2EN_R = crate::BitReader<bool>;
///Field `USART2EN` writer - USART2 clock enable Set and reset by software.
pub type USART2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `USART3EN` reader - USART3 clock enable Set and reset by software.
pub type USART3EN_R = crate::BitReader<bool>;
///Field `USART3EN` writer - USART3 clock enable Set and reset by software.
pub type USART3EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `I2C1EN` reader - I2C1 clock enable Set and reset by software.
pub type I2C1EN_R = crate::BitReader<bool>;
///Field `I2C1EN` writer - I2C1 clock enable Set and reset by software.
pub type I2C1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `I2C2EN` reader - I2C2 clock enable Set and reset by software.
pub type I2C2EN_R = crate::BitReader<bool>;
///Field `I2C2EN` writer - I2C2 clock enable Set and reset by software.
pub type I2C2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `I3C1EN` reader - I3C1 clock enable Set and reset by software.
pub type I3C1EN_R = crate::BitReader<bool>;
///Field `I3C1EN` writer - I3C1 clock enable Set and reset by software.
pub type I3C1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
///Field `CRSEN` reader - CRS clock enable Set and reset by software.
pub type CRSEN_R = crate::BitReader<bool>;
///Field `CRSEN` writer - CRS clock enable Set and reset by software.
pub type CRSEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1LENR_SPEC, bool, O>;
impl R {
    ///Bit 0 - TIM2 clock enable Set and reset by software.
    #[inline(always)]
    pub fn tim2en(&self) -> TIM2EN_R {
        TIM2EN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3 clock enable Set and reset by software.
    #[inline(always)]
    pub fn tim3en(&self) -> TIM3EN_R {
        TIM3EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 4 - TIM6 clock enable Set and reset by software.
    #[inline(always)]
    pub fn tim6en(&self) -> TIM6EN_R {
        TIM6EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7 clock enable Set and reset by software.
    #[inline(always)]
    pub fn tim7en(&self) -> TIM7EN_R {
        TIM7EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 11 - WWDG clock enable Set and reset by software.
    #[inline(always)]
    pub fn wwdgen(&self) -> WWDGEN_R {
        WWDGEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 13 - OPAMP clock enable Set and reset by software.
    #[inline(always)]
    pub fn opampen(&self) -> OPAMPEN_R {
        OPAMPEN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - SPI2 clock enable Set and reset by software.
    #[inline(always)]
    pub fn spi2en(&self) -> SPI2EN_R {
        SPI2EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - SPI3 clock enable Set and reset by software.
    #[inline(always)]
    pub fn spi3en(&self) -> SPI3EN_R {
        SPI3EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - COMP clock enable Set and reset by software.
    #[inline(always)]
    pub fn compen(&self) -> COMPEN_R {
        COMPEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - USART2 clock enable Set and reset by software.
    #[inline(always)]
    pub fn usart2en(&self) -> USART2EN_R {
        USART2EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - USART3 clock enable Set and reset by software.
    #[inline(always)]
    pub fn usart3en(&self) -> USART3EN_R {
        USART3EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 21 - I2C1 clock enable Set and reset by software.
    #[inline(always)]
    pub fn i2c1en(&self) -> I2C1EN_R {
        I2C1EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C2 clock enable Set and reset by software.
    #[inline(always)]
    pub fn i2c2en(&self) -> I2C2EN_R {
        I2C2EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - I3C1 clock enable Set and reset by software.
    #[inline(always)]
    pub fn i3c1en(&self) -> I3C1EN_R {
        I3C1EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - CRS clock enable Set and reset by software.
    #[inline(always)]
    pub fn crsen(&self) -> CRSEN_R {
        CRSEN_R::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - TIM2 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn tim2en(&mut self) -> TIM2EN_W<0> {
        TIM2EN_W::new(self)
    }
    ///Bit 1 - TIM3 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn tim3en(&mut self) -> TIM3EN_W<1> {
        TIM3EN_W::new(self)
    }
    ///Bit 4 - TIM6 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn tim6en(&mut self) -> TIM6EN_W<4> {
        TIM6EN_W::new(self)
    }
    ///Bit 5 - TIM7 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn tim7en(&mut self) -> TIM7EN_W<5> {
        TIM7EN_W::new(self)
    }
    ///Bit 11 - WWDG clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn wwdgen(&mut self) -> WWDGEN_W<11> {
        WWDGEN_W::new(self)
    }
    ///Bit 13 - OPAMP clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn opampen(&mut self) -> OPAMPEN_W<13> {
        OPAMPEN_W::new(self)
    }
    ///Bit 14 - SPI2 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn spi2en(&mut self) -> SPI2EN_W<14> {
        SPI2EN_W::new(self)
    }
    ///Bit 15 - SPI3 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn spi3en(&mut self) -> SPI3EN_W<15> {
        SPI3EN_W::new(self)
    }
    ///Bit 16 - COMP clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn compen(&mut self) -> COMPEN_W<16> {
        COMPEN_W::new(self)
    }
    ///Bit 17 - USART2 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn usart2en(&mut self) -> USART2EN_W<17> {
        USART2EN_W::new(self)
    }
    ///Bit 18 - USART3 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn usart3en(&mut self) -> USART3EN_W<18> {
        USART3EN_W::new(self)
    }
    ///Bit 21 - I2C1 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn i2c1en(&mut self) -> I2C1EN_W<21> {
        I2C1EN_W::new(self)
    }
    ///Bit 22 - I2C2 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn i2c2en(&mut self) -> I2C2EN_W<22> {
        I2C2EN_W::new(self)
    }
    ///Bit 23 - I3C1 clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn i3c1en(&mut self) -> I3C1EN_W<23> {
        I3C1EN_W::new(self)
    }
    ///Bit 24 - CRS clock enable Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn crsen(&mut self) -> CRSEN_W<24> {
        CRSEN_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC APB1 peripheral clock register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [apb1lenr](index.html) module
pub struct APB1LENR_SPEC;
impl crate::RegisterSpec for APB1LENR_SPEC {
    type Ux = u32;
}
///`read()` method returns [apb1lenr::R](R) reader structure
impl crate::Readable for APB1LENR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [apb1lenr::W](W) writer structure
impl crate::Writable for APB1LENR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets APB1LENR to value 0
impl crate::Resettable for APB1LENR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
