![image](https://github.com/Lalitgangwar9837/verilog_project/assets/81949971/2f4876f2-2c98-41ab-bd47-d9862c7f9987)
