#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 24 18:08:36 2019
# Process ID: 17044
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12196 E:\ECE532\WorkSpace\IPU_proj\Verification\tb_proj\proj_p3.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.xpruupdate_compile_order -fileset sources_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  E:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IPU:2.8 IPU_0
endgroup
set_property location {3.5 846 461} [get_bd_cells IPU_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins IPU_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins IPU_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
connect_bd_net [get_bd_ports clk] [get_bd_pins IPU_0/aclk]
set_property location {4 871 473} [get_bd_cells IPU_0]
connect_bd_net [get_bd_pins IPU_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
assign_bd_address
validate_bd_design
save_bd_design
launch_simulation
make_wrapper -files [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_1_0/design_1_axi_vip_1_0.xci] -top -fileset [get_filesets sources_1] -import
make_wrapper -files [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target Simulation [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source part3_tb.tcl
restart
save_wave_config {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
set_property xsim.view E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg [get_filesets sim_1]
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run design_1_IPU_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property USED_IN {out_of_context} [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN {out_of_context} [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_SYNTHESIS 0 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_IMPLEMENTATION 0 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
reset_run design_1_IPU_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property USED_IN_IMPLEMENTATION 1 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_SYNTHESIS 1 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_IMPLEMENTATION 0 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_SYNTHESIS 0 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN {} [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_IMPLEMENTATION 1 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
set_property USED_IN_SYNTHESIS 1 [get_files e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]
get_ports clkb
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_IPU_0_0_synth_1
launch_runs design_1_IPU_0_0_synth_1
wait_on_run design_1_IPU_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_IPU_0_0_synth_1
wait_on_run design_1_IPU_0_0_synth_1
synth_design -rtl -name rtl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
close_sim
