// Seed: 1405595565
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input reg id_5,
    output id_6,
    output id_7,
    input id_8 id_9
);
  logic id_10;
  always @((1) or negedge 1 | 1)
    if (1'h0) begin
      #1 id_6 = id_4 + id_10 * 1;
      SystemTFIdentifier(1, 1, id_8, 1);
      if (id_1) id_7[1] <= id_5;
    end else id_9 <= 1;
endmodule
