

================================================================
== Vitis HLS Report for 'tx_sar_table'
================================================================
* Date:           Sat Mar 18 14:38:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.298 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      968|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      213|    -|
|Register             |        -|     -|     1445|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|     1445|     1533|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory              |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tx_table_not_ackd_V_U             |reverseLookupTableInterface_reverseLookupTable_theirIp_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |tx_table_ackd_V_U                 |tx_sar_table_tx_table_ackd_V_RAM_T2P_BRAM_1R1W                              |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |tx_table_app_V_U                  |tx_sar_table_tx_table_app_V_RAM_T2P_BRAM_1R1W                               |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |tx_table_cong_window_V_U          |tx_sar_table_tx_table_cong_window_V_RAM_T2P_BRAM_1R1W                       |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |tx_table_count_V_U                |tx_sar_table_tx_table_count_V_RAM_T2P_BRAM_1R1W                             |        1|  0|   0|    0|  1000|    2|     1|         2000|
    |tx_table_fastRetransmitted_U      |tx_sar_table_tx_table_fastRetransmitted_RAM_T2P_BRAM_1R1W                   |        1|  0|   0|    0|  1000|    1|     1|         1000|
    |tx_table_finReady_U               |tx_sar_table_tx_table_finReady_RAM_T2P_BRAM_1R1W                            |        1|  0|   0|    0|  1000|    1|     1|         1000|
    |tx_table_finSent_U                |tx_sar_table_tx_table_finReady_RAM_T2P_BRAM_1R1W                            |        1|  0|   0|    0|  1000|    1|     1|         1000|
    |tx_table_recv_window_V_U          |tx_sar_table_tx_table_recv_window_V_RAM_T2P_BRAM_1R1W                       |        1|  0|   0|    0|  1000|   16|     1|        16000|
    |tx_table_slowstart_threshold_V_U  |tx_sar_table_tx_table_slowstart_threshold_V_RAM_T2P_BRAM_1R1W               |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |tx_table_win_shift_V_U            |tx_sar_table_tx_table_win_shift_V_RAM_T2P_BRAM_1R1W                         |        1|  0|   0|    0|  1000|    4|     1|         4000|
    +----------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                             |                                                                            |       16|  0|   0|    0| 11000|  143|    11|       143000|
    +----------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |tx_table_ackd_V_d1                 |         +|   0|  0|  39|          32|           2|
    |sub_ln414_1_fu_889_p2              |         -|   0|  0|  12|           4|           5|
    |sub_ln414_fu_761_p2                |         -|   0|  0|  12|           4|           5|
    |usableWindow_V_fu_844_p2           |         -|   0|  0|  25|          18|          18|
    |usedLength_V_fu_751_p2             |         -|   0|  0|  25|          18|          18|
    |and_ln414_2_fu_925_p2              |       and|   0|  0|  30|          30|          30|
    |and_ln414_fu_808_p2                |       and|   0|  0|  30|          30|          30|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1129                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1131                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1138                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1142                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1146                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_557                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_578                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_store_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_store_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_store_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_store_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op117_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op134_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op136_load_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_load_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op162_store_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_load_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op170_store_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op184_load_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op196_write_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op199_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op219_write_state7    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op222_write_state7    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op87_store_state2     |       and|   0|  0|   2|           1|           1|
    |p_Result_1_fu_931_p2               |       and|   0|  0|  30|          30|          30|
    |p_Result_s_fu_814_p2               |       and|   0|  0|  30|          30|          30|
    |tmp_3_i_nbreadreq_fu_170_p3        |       and|   0|  0|  30|           1|           0|
    |tmp_6_i_nbreadreq_fu_184_p3        |       and|   0|  0|  30|           1|           0|
    |tmp_i_nbreadreq_fu_156_p3          |       and|   0|  0|  30|           1|           0|
    |icmp_ln1072_1_fu_840_p2            |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1072_2_fu_944_p2            |      icmp|   0|  0|  19|          30|          30|
    |icmp_ln1072_fu_823_p2              |      icmp|   0|  0|  19|          30|          30|
    |lshr_ln414_1_fu_919_p2             |      lshr|   0|  0|  77|           2|          30|
    |lshr_ln414_fu_802_p2               |      lshr|   0|  0|  77|           2|          30|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6   |        or|   0|  0|   2|           1|           1|
    |minWindow_1_fu_949_p3              |    select|   0|  0|  18|           1|          18|
    |minWindow_V_1_fu_833_p3            |    select|   0|  0|  18|           1|          18|
    |select_ln133_fu_848_p3             |    select|   0|  0|  18|           1|          18|
    |shl_ln414_1_fu_796_p2              |       shl|   0|  0|  77|           2|          30|
    |shl_ln414_2_fu_907_p2              |       shl|   0|  0|  77|          30|          30|
    |shl_ln414_3_fu_913_p2              |       shl|   0|  0|  77|           2|          30|
    |shl_ln414_fu_790_p2                |       shl|   0|  0|  77|          30|          30|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 968|         387|         520|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538  |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538  |   9|          2|    4|          8|
    |rxEng2txSar_upd_req_blk_n                   |   9|          2|    1|          2|
    |txApp2txSar_push_blk_n                      |   9|          2|    1|          2|
    |txEng2txSar_upd_req_blk_n                   |   9|          2|    1|          2|
    |txSar2rxEng_upd_rsp_blk_n                   |   9|          2|    1|          2|
    |txSar2txApp_ack_push_blk_n                  |   9|          2|    1|          2|
    |txSar2txApp_ack_push_din                    |  14|          3|   53|        159|
    |txSar2txEng_upd_rsp_blk_n                   |   9|          2|    1|          2|
    |tx_table_ackd_V_address1                    |  14|          3|   10|         30|
    |tx_table_app_V_address1                     |  14|          3|   10|         30|
    |tx_table_cong_window_V_address1             |  20|          4|   10|         40|
    |tx_table_finReady_address0                  |  14|          3|   10|         30|
    |tx_table_finSent_address0                   |  14|          3|   10|         30|
    |tx_table_not_ackd_V_address0                |  14|          3|   10|         30|
    |tx_table_slowstart_threshold_V_address0     |  14|          3|   10|         30|
    |tx_table_slowstart_threshold_V_d0           |  14|          3|   18|         54|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 213|         46|  156|        463|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_win_shift_V_1_reg_538    |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter2_win_shift_V_1_reg_538    |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538    |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter4_win_shift_V_1_reg_538    |   4|   0|    4|          0|
    |ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538    |   4|   0|    4|          0|
    |entry_ackd_V_reg_1133                         |  32|   0|   32|          0|
    |entry_ackd_V_reg_1133_pp0_iter3_reg           |  32|   0|   32|          0|
    |entry_app_V_reg_1160                          |  18|   0|   18|          0|
    |entry_app_V_reg_1160_pp0_iter3_reg            |  18|   0|   18|          0|
    |entry_cong_window_V_reg_1154                  |  18|   0|   18|          0|
    |entry_finReady_reg_1165                       |   1|   0|    1|          0|
    |entry_finReady_reg_1165_pp0_iter3_reg         |   1|   0|    1|          0|
    |entry_finSent_reg_1170                        |   1|   0|    1|          0|
    |entry_finSent_reg_1170_pp0_iter3_reg          |   1|   0|    1|          0|
    |entry_not_ackd_V_reg_1138                     |  32|   0|   32|          0|
    |entry_not_ackd_V_reg_1138_pp0_iter3_reg       |  32|   0|   32|          0|
    |entry_recv_window_V_reg_1143                  |  16|   0|   16|          0|
    |entry_win_shift_V_reg_1148                    |   4|   0|    4|          0|
    |minWindow_V_1_reg_1222                        |  18|   0|   18|          0|
    |p_Result_1_reg_1263                           |  30|   0|   30|          0|
    |sub_ln414_reg_1182                            |   5|   0|    5|          0|
    |tmp_3_i_reg_1018                              |   1|   0|    1|          0|
    |tmp_6_i_reg_1077                              |   1|   0|    1|          0|
    |tmp_ackd_V_reg_1086                           |  32|   0|   32|          0|
    |tmp_app_V_reg_1027                            |  18|   0|   18|          0|
    |tmp_cong_window_V_reg_1097                    |  18|   0|   18|          0|
    |tmp_count_V_reg_1104                          |   2|   0|    2|          0|
    |tmp_i_reg_975                                 |   1|   0|    1|          0|
    |tmp_init_V_1_reg_1124                         |   1|   0|    1|          0|
    |tmp_init_V_1_reg_1124_pp0_iter3_reg           |   1|   0|    1|          0|
    |tmp_init_V_reg_1000                           |   1|   0|    1|          0|
    |tmp_not_ackd_V_reg_990                        |  32|   0|   32|          0|
    |tmp_recv_window_V_reg_1091                    |  16|   0|   16|          0|
    |tmp_sessionID_V_1_reg_1022                    |  10|   0|   10|          0|
    |tmp_sessionID_V_2_reg_1081                    |  16|   0|   16|          0|
    |tmp_sessionID_V_reg_985                       |  16|   0|   16|          0|
    |tmp_win_shift_V_reg_1114                      |   4|   0|    4|          0|
    |tmp_write_V_1_reg_1120                        |   1|   0|    1|          0|
    |tmp_write_V_reg_996                           |   1|   0|    1|          0|
    |trunc_ln173_2_reg_1128                        |  34|   0|   34|          0|
    |trunc_ln173_reg_1072                          |  34|   0|   34|          0|
    |trunc_ln223_3_reg_1268                        |  18|   0|   18|          0|
    |tst_rxEngUpdate_fastRetransmitted_reg_1109    |   1|   0|    1|          0|
    |tst_txEngUpdate_finReady_reg_1004             |   1|   0|    1|          0|
    |tst_txEngUpdate_finSent_reg_1009              |   1|   0|    1|          0|
    |tst_txEngUpdate_isRtQuery_reg_1014            |   1|   0|    1|          0|
    |txEng2txSar_upd_req_read_reg_979              |  53|   0|   53|          0|
    |tx_table_ackd_V_load_reg_1228                 |  32|   0|   32|          0|
    |tx_table_cong_window_V_load_reg_1238          |  18|   0|   18|          0|
    |tx_table_count_V_load_reg_1248                |   2|   0|    2|          0|
    |tx_table_fastRetransmitted_load_reg_1253      |   1|   0|    1|          0|
    |tx_table_not_ackd_V_load_reg_1233             |  32|   0|   32|          0|
    |tx_table_slowstart_threshold_V_load_reg_1243  |  18|   0|   18|          0|
    |usedLength_V_reg_1175                         |  18|   0|   18|          0|
    |usedLength_V_reg_1175_pp0_iter3_reg           |  18|   0|   18|          0|
    |tmp_3_i_reg_1018                              |  64|  32|    1|          0|
    |tmp_6_i_reg_1077                              |  64|  32|    1|          0|
    |tmp_cong_window_V_reg_1097                    |  64|  32|   18|          0|
    |tmp_i_reg_975                                 |  64|  32|    1|          0|
    |tmp_init_V_reg_1000                           |  64|  32|    1|          0|
    |tmp_recv_window_V_reg_1091                    |  64|  32|   16|          0|
    |tmp_write_V_1_reg_1120                        |  64|  32|    1|          0|
    |tmp_write_V_reg_996                           |  64|  32|    1|          0|
    |trunc_ln173_2_reg_1128                        |  64|  32|   34|          0|
    |trunc_ln173_reg_1072                          |  64|  32|   34|          0|
    |tst_txEngUpdate_isRtQuery_reg_1014            |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1445| 352|  850|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          tx_sar_table|  return value|
|txEng2txSar_upd_req_dout     |   in|   53|     ap_fifo|   txEng2txSar_upd_req|       pointer|
|txEng2txSar_upd_req_empty_n  |   in|    1|     ap_fifo|   txEng2txSar_upd_req|       pointer|
|txEng2txSar_upd_req_read     |  out|    1|     ap_fifo|   txEng2txSar_upd_req|       pointer|
|txApp2txSar_push_dout        |   in|   34|     ap_fifo|      txApp2txSar_push|       pointer|
|txApp2txSar_push_empty_n     |   in|    1|     ap_fifo|      txApp2txSar_push|       pointer|
|txApp2txSar_push_read        |  out|    1|     ap_fifo|      txApp2txSar_push|       pointer|
|rxEng2txSar_upd_req_dout     |   in|   91|     ap_fifo|   rxEng2txSar_upd_req|       pointer|
|rxEng2txSar_upd_req_empty_n  |   in|    1|     ap_fifo|   rxEng2txSar_upd_req|       pointer|
|rxEng2txSar_upd_req_read     |  out|    1|     ap_fifo|   rxEng2txSar_upd_req|       pointer|
|txSar2txEng_upd_rsp_din      |  out|  124|     ap_fifo|   txSar2txEng_upd_rsp|       pointer|
|txSar2txEng_upd_rsp_full_n   |   in|    1|     ap_fifo|   txSar2txEng_upd_rsp|       pointer|
|txSar2txEng_upd_rsp_write    |  out|    1|     ap_fifo|   txSar2txEng_upd_rsp|       pointer|
|txSar2rxEng_upd_rsp_din      |  out|  103|     ap_fifo|   txSar2rxEng_upd_rsp|       pointer|
|txSar2rxEng_upd_rsp_full_n   |   in|    1|     ap_fifo|   txSar2rxEng_upd_rsp|       pointer|
|txSar2rxEng_upd_rsp_write    |  out|    1|     ap_fifo|   txSar2rxEng_upd_rsp|       pointer|
|txSar2txApp_ack_push_din     |  out|   53|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_full_n  |   in|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_write   |  out|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

