# Content Addressable Memory (CAM) â€“ Verilog RTL Design

## ğŸ“Œ Overview

This project implements a Content Addressable Memory (CAM) in Verilog.
Unlike conventional RAM, which retrieves data using an address, CAM retrieves the address by searching the data content.

### In other words:

RAM: Input = Address â†’ Output = Data

CAM: Input = Data â†’ Output = Address (if match found)

This makes CAM highly suitable for applications requiring fast parallel searching.

## âš™ï¸ Features of the Design

4x4 CAM array (4 words of 4-bit data each)

Write operation to store data at a given address

Search operation for a given word

### Outputs:

match â†’ indicates if search word is present

match_addr â†’ returns the address of the matched word

## ğŸ§© Applications

High-speed IP routing tables in networking

Cache memory lookups

Pattern recognition and matching

Associative memory in AI accelerators
