// Seed: 840958428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wor id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_12 = -1;
  logic id_13[(  -1  ) : -1 'b0];
  ;
  logic id_14;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wor id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_5
  );
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_6;
  logic id_8;
  assign id_5 = 1;
endmodule
