// Seed: 2434891791
module module_0 (
    input  logic id_0,
    output logic id_1
);
  type_10(
      1
  );
  logic id_2;
  logic id_3;
  logic id_4, id_5 = 1;
  always @(posedge 1) if (id_0) if ((1));
  assign #1 id_3 = 1;
  assign id_1 = 1;
  type_0 id_6 (
      id_4,
      id_7,
      {id_7, 1, id_3, id_5, id_3}
  );
endmodule
`define pp_2 0
