{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652769247546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652769247546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 01:34:07 2022 " "Processing started: Tue May 17 01:34:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652769247546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769247546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769247546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652769247884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652769247885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "acumulador.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/acumulador.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254221 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/acumulador.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.bdf" "" { Schematic "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/practica5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UPA_in-Behavioral " "Found design unit 1: UPA_in-Behavioral" {  } { { "UPA_in.vhd" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/UPA_in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254224 ""} { "Info" "ISGN_ENTITY_NAME" "1 UPA_in " "Found entity 1: UPA_in" {  } { { "UPA_in.vhd" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/UPA_in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8bit-Behavioral " "Found design unit 1: ALU_8bit-Behavioral" {  } { { "ALU_8bit.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/ALU_8bit.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8bit " "Found entity 1: ALU_8bit" {  } { { "ALU_8bit.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/ALU_8bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa_out_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file upa_out_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UPA_out_A-Behavioral " "Found design unit 1: UPA_out_A-Behavioral" {  } { { "UPA_out_A.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/UPA_out_A.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254227 ""} { "Info" "ISGN_ENTITY_NAME" "1 UPA_out_A " "Found entity 1: UPA_out_A" {  } { { "UPA_out_A.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/UPA_out_A.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/Counter.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhdl" "" { Text "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/Counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPA " "Found entity 1: UPA" {  } { { "UPA.bdf" "" { Schematic "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/UPA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652769254229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769254229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica5 " "Elaborating entity \"practica5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652769254255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst\"" {  } { { "practica5.bdf" "inst" { Schematic "C:/Users/kart-/OneDrive/Documentos/UNAM/Lab_Arqui_Org/practica5/practica5.bdf" { { 168 432 592 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652769254256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652769254638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652769254980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652769254980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652769255001 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652769255001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652769255001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652769255001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652769255012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 01:34:15 2022 " "Processing ended: Tue May 17 01:34:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652769255012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652769255012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652769255012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652769255012 ""}
