# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Oct 07 03:20:34 2018


##### DESIGN INFO #######################################################

Top View:                "MATTY_MAIN_VHDL"
Constraint File(s):      "C:\Users\david\Desktop\luc\MATTY serie\timing_const_matty.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     45   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      668  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================
