

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sun Nov  3 13:41:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384                     |pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1                     |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418  |pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10                    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 32 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 
32 --> 33 
33 --> 34 31 
34 --> 35 38 
35 --> 36 
36 --> 37 
37 --> 34 
38 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%buf = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 39 'alloca' 'buf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%buf_1 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 40 'alloca' 'buf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%buf_2 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 41 'alloca' 'buf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%buf_3 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 42 'alloca' 'buf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%buf_4 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 43 'alloca' 'buf_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%buf_5 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 44 'alloca' 'buf_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%buf_6 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 45 'alloca' 'buf_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%buf_7 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 46 'alloca' 'buf_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%buf_8 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 47 'alloca' 'buf_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%buf_9 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 48 'alloca' 'buf_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%buf_10 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 49 'alloca' 'buf_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%buf_11 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 50 'alloca' 'buf_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%acc = alloca i64 1" [./../hw_library/pool.h:121]   --->   Operation 51 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%valIn_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:70]   --->   Operation 52 'read' 'valIn_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (3.58ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_13" [./../hw_library/pool.h:72]   --->   Operation 53 'write' 'write_ln72' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 54 [1/1] (3.63ns)   --->   "%valIn_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:74]   --->   Operation 54 'read' 'valIn_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (3.58ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_14" [./../hw_library/pool.h:76]   --->   Operation 55 'write' 'write_ln76' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%valIn_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:78]   --->   Operation 56 'read' 'valIn_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.58ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_15" [./../hw_library/pool.h:80]   --->   Operation 57 'write' 'write_ln80' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 58 [1/1] (3.63ns)   --->   "%valIn_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:82]   --->   Operation 58 'read' 'valIn_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (3.58ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_16" [./../hw_library/pool.h:84]   --->   Operation 59 'write' 'write_ln84' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 60 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:86]   --->   Operation 60 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 61 [1/1] (3.58ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn" [./../hw_library/pool.h:88]   --->   Operation 61 'write' 'write_ln88' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 62 [1/1] (3.63ns)   --->   "%valIn_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:90]   --->   Operation 62 'read' 'valIn_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (3.58ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_17" [./../hw_library/pool.h:92]   --->   Operation 63 'write' 'write_ln92' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 64 [1/1] (3.63ns)   --->   "%valIn_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:94]   --->   Operation 64 'read' 'valIn_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 65 [1/1] (3.58ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_18" [./../hw_library/pool.h:96]   --->   Operation 65 'write' 'write_ln96' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (3.63ns)   --->   "%valIn_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:98]   --->   Operation 68 'read' 'valIn_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 69 [1/1] (3.58ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_12" [./../hw_library/pool.h:100]   --->   Operation 69 'write' 'write_ln100' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 70 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %valIn_13, i32 1" [./../hw_library/pool.h:109]   --->   Operation 70 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %if.end, void %if.then" [./../hw_library/pool.h:109]   --->   Operation 71 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %valIn_17, i32 %IFMCH_curr_1" [./../hw_library/pool.h:111]   --->   Operation 72 'store' 'store_ln111' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %valIn_18, i32 %IFMDim_curr_1" [./../hw_library/pool.h:112]   --->   Operation 73 'store' 'store_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end" [./../hw_library/pool.h:114]   --->   Operation 74 'br' 'br_ln114' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 76 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr" [./../hw_library/pool.h:132]   --->   Operation 77 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 78 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %valIn_13, i32 0" [./../hw_library/pool.h:137]   --->   Operation 78 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%acc_addr_50 = getelementptr i32 %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 80 'getelementptr' 'acc_addr_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_50" [./../hw_library/pool.h:132]   --->   Operation 81 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%acc_addr_51 = getelementptr i32 %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 82 'getelementptr' 'acc_addr_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_51" [./../hw_library/pool.h:132]   --->   Operation 83 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%acc_addr_52 = getelementptr i32 %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 84 'getelementptr' 'acc_addr_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_52" [./../hw_library/pool.h:132]   --->   Operation 85 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%acc_addr_53 = getelementptr i32 %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 86 'getelementptr' 'acc_addr_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_53" [./../hw_library/pool.h:132]   --->   Operation 87 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%acc_addr_54 = getelementptr i32 %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 88 'getelementptr' 'acc_addr_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_54" [./../hw_library/pool.h:132]   --->   Operation 89 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%acc_addr_55 = getelementptr i32 %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 90 'getelementptr' 'acc_addr_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_55" [./../hw_library/pool.h:132]   --->   Operation 91 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%acc_addr_56 = getelementptr i32 %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 92 'getelementptr' 'acc_addr_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_56" [./../hw_library/pool.h:132]   --->   Operation 93 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%acc_addr_57 = getelementptr i32 %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 94 'getelementptr' 'acc_addr_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_57" [./../hw_library/pool.h:132]   --->   Operation 95 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%acc_addr_58 = getelementptr i32 %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 96 'getelementptr' 'acc_addr_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_58" [./../hw_library/pool.h:132]   --->   Operation 97 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%acc_addr_59 = getelementptr i32 %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 98 'getelementptr' 'acc_addr_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_59" [./../hw_library/pool.h:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%acc_addr_60 = getelementptr i32 %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 100 'getelementptr' 'acc_addr_60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_60" [./../hw_library/pool.h:132]   --->   Operation 101 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%acc_addr_61 = getelementptr i32 %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 102 'getelementptr' 'acc_addr_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_61" [./../hw_library/pool.h:132]   --->   Operation 103 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%acc_addr_62 = getelementptr i32 %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 104 'getelementptr' 'acc_addr_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_62" [./../hw_library/pool.h:132]   --->   Operation 105 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%acc_addr_63 = getelementptr i32 %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 106 'getelementptr' 'acc_addr_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_63" [./../hw_library/pool.h:132]   --->   Operation 107 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%acc_addr_64 = getelementptr i32 %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 108 'getelementptr' 'acc_addr_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_64" [./../hw_library/pool.h:132]   --->   Operation 109 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%acc_addr_65 = getelementptr i32 %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 110 'getelementptr' 'acc_addr_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_65" [./../hw_library/pool.h:132]   --->   Operation 111 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr_66 = getelementptr i32 %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 112 'getelementptr' 'acc_addr_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_66" [./../hw_library/pool.h:132]   --->   Operation 113 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr i32 %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 114 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_67" [./../hw_library/pool.h:132]   --->   Operation 115 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 116 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 117 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 118 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 119 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 120 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 121 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 122 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 123 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 124 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 125 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 126 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 127 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:122]   --->   Operation 128 'specmemcore' 'specmemcore_ln122' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr i32 %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 129 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_68" [./../hw_library/pool.h:132]   --->   Operation 130 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %fpga_resource_hint.if.else267.22, void %if.then62" [./../hw_library/pool.h:137]   --->   Operation 131 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_17, i32 %valIn_15" [./../hw_library/pool.h:188]   --->   Operation 132 'mul' 'KER_size_0' <Predicate = (!icmp_ln137)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:191]   --->   Operation 133 'specfucore' 'specfucore_ln191' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%empty_81 = wait i32 @_ssdm_op_Wait"   --->   Operation 134 'wait' 'empty_81' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 135 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32 %IFMDim_curr_1" [./../hw_library/pool.h:138]   --->   Operation 136 'load' 'IFMDim_curr_1_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_1_load, i32 1, i32 31" [./../hw_library/pool.h:138]   --->   Operation 137 'partselect' 'trunc_ln' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32 %IFMCH_curr_1"   --->   Operation 138 'load' 'IFMCH_curr_1_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i31 %trunc_ln" [./../hw_library/pool.h:138]   --->   Operation 139 'zext' 'zext_ln138' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i32 %IFMCH_curr_1_load" [./../hw_library/pool.h:138]   --->   Operation 140 'zext' 'zext_ln138_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3" [./../hw_library/pool.h:138]   --->   Operation 141 'mul' 'mul_ln138' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i32 %valIn_14" [./../hw_library/pool.h:138]   --->   Operation 142 'zext' 'zext_ln138_4' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 143 'mul' 'mul_ln138_2' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 144 'store' 'store_ln0' <Predicate = (icmp_ln137)> <Delay = 1.58>

State 28 <SV = 27> <Delay = 12.5>
ST_28 : Operation 145 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_15, i32 %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 145 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%specfucore_ln192 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:192]   --->   Operation 146 'specfucore' 'specfucore_ln192' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 12.5>
ST_29 : Operation 147 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_16, i32 %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 147 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:193]   --->   Operation 148 'specfucore' 'specfucore_ln193' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.14>
ST_30 : Operation 149 [2/2] (4.14ns)   --->   "%call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3" [./../hw_library/pool.h:190]   --->   Operation 149 'call' 'call_ln190' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [./../hw_library/pool.h:188]   --->   Operation 150 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin8" [./../hw_library/pool.h:188]   --->   Operation 151 'specregionend' 'rend9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [./../hw_library/pool.h:189]   --->   Operation 152 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin6" [./../hw_library/pool.h:189]   --->   Operation 153 'specregionend' 'rend7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [./../hw_library/pool.h:190]   --->   Operation 154 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin" [./../hw_library/pool.h:190]   --->   Operation 155 'specregionend' 'rend' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3" [./../hw_library/pool.h:190]   --->   Operation 156 'call' 'call_ln190' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [./../hw_library/pool.h:201]   --->   Operation 158 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 6.91>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_1_load, i1 0" [./../hw_library/pool.h:138]   --->   Operation 159 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln, i1 0" [./../hw_library/pool.h:138]   --->   Operation 160 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3" [./../hw_library/pool.h:138]   --->   Operation 161 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/2] (6.91ns)   --->   "%mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 162 'mul' 'mul_ln138_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:139]   --->   Operation 163 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 33 <SV = 28> <Delay = 3.49>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 164 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (3.49ns)   --->   "%icmp_ln139 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln138_2" [./../hw_library/pool.h:139]   --->   Operation 165 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 166 [1/1] (3.49ns)   --->   "%add_ln139 = add i63 %indvar_flatten20_load, i63 1" [./../hw_library/pool.h:139]   --->   Operation 166 'add' 'add_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc264.loopexit, void %if.end279.loopexit" [./../hw_library/pool.h:139]   --->   Operation 167 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln141 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:141]   --->   Operation 169 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 5.77>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc264.loopexit, i32 %add_ln141, void %for.inc171" [./../hw_library/pool.h:141]   --->   Operation 171 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc264.loopexit, i31 %add_ln142, void %for.inc171" [./../hw_library/pool.h:142]   --->   Operation 172 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_7" [./../hw_library/pool.h:141]   --->   Operation 173 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln141 = add i32 %indvar_flatten6, i32 1" [./../hw_library/pool.h:141]   --->   Operation 174 'add' 'add_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc171, void %for.inc255.preheader" [./../hw_library/pool.h:141]   --->   Operation 175 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (2.52ns)   --->   "%icmp_ln142 = icmp_eq  i31 %xp, i31 %trunc_ln" [./../hw_library/pool.h:142]   --->   Operation 176 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 177 [1/1] (0.73ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i31 0, i31 %xp" [./../hw_library/pool.h:141]   --->   Operation 177 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "%empty_80 = wait i32 @_ssdm_op_Wait"   --->   Operation 178 'wait' 'empty_80' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 179 'call' 'call_ln138' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i31 %select_ln141" [./../hw_library/pool.h:142]   --->   Operation 180 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (2.52ns)   --->   "%add_ln142 = add i31 %select_ln141, i31 1" [./../hw_library/pool.h:142]   --->   Operation 181 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 182 'wait' 'empty' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3" [./../hw_library/pool.h:138]   --->   Operation 183 'call' 'call_ln138' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln139 = store i63 %add_ln139, i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 184 'store' 'store_ln139' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 35 <SV = 30> <Delay = 0.00>
ST_35 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 185 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 1.88>
ST_36 : Operation 186 [2/2] (1.88ns)   --->   "%call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 186 'call' 'call_ln142' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/2] (0.00ns)   --->   "%call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 188 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln142 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:142]   --->   Operation 189 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 38 <SV = 30> <Delay = 0.00>
ST_38 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3" [./../hw_library/pool.h:138]   --->   Operation 190 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:140]   --->   Operation 191 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                   (alloca         ) [ 001111111111111111111111111100001111111]
buf_1                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_2                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_3                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_4                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_5                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_6                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_7                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_8                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_9                 (alloca         ) [ 001111111111111111111111111100001111111]
buf_10                (alloca         ) [ 001111111111111111111111111100001111111]
buf_11                (alloca         ) [ 001111111111111111111111111100001111111]
acc                   (alloca         ) [ 001111111111111111111111111100001111111]
valIn_13              (read           ) [ 001111111000000000000000000000000000000]
write_ln72            (write          ) [ 000000000000000000000000000000000000000]
valIn_14              (read           ) [ 000111111111111111111111111100000000000]
write_ln76            (write          ) [ 000000000000000000000000000000000000000]
valIn_15              (read           ) [ 000011111111111111111111111110000000000]
write_ln80            (write          ) [ 000000000000000000000000000000000000000]
valIn_16              (read           ) [ 000001111111111111111111111111000000000]
write_ln84            (write          ) [ 000000000000000000000000000000000000000]
valIn                 (read           ) [ 000000000000000000000000000000000000000]
write_ln88            (write          ) [ 000000000000000000000000000000000000000]
valIn_17              (read           ) [ 000000011111111111111111111100000000000]
write_ln92            (write          ) [ 000000000000000000000000000000000000000]
valIn_18              (read           ) [ 000000001000000000000000000000000000000]
write_ln96            (write          ) [ 000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000000000000]
valIn_12              (read           ) [ 000000000000000000000000000000000000000]
write_ln100           (write          ) [ 000000000000000000000000000000000000000]
icmp_ln109            (icmp           ) [ 000000001000000000000000000000000000000]
br_ln109              (br             ) [ 000000000000000000000000000000000000000]
store_ln111           (store          ) [ 000000000000000000000000000000000000000]
store_ln112           (store          ) [ 000000000000000000000000000000000000000]
br_ln114              (br             ) [ 000000000000000000000000000000000000000]
acc_addr              (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
icmp_ln137            (icmp           ) [ 000000000111111111111111111111111111111]
call_ln0              (call           ) [ 000000000000000000000000000000000000000]
acc_addr_50           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_51           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_52           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_53           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_54           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_55           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_56           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_57           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_58           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_59           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_60           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_61           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_62           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_63           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_64           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_65           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_66           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
acc_addr_67           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln120     (specmemcore    ) [ 000000000000000000000000000000000000000]
specmemcore_ln122     (specmemcore    ) [ 000000000000000000000000000000000000000]
acc_addr_68           (getelementptr  ) [ 000000000000000000000000000000000000000]
store_ln132           (store          ) [ 000000000000000000000000000000000000000]
br_ln137              (br             ) [ 000000000000000000000000000000000000000]
KER_size_0            (mul            ) [ 000000000000000000000000000010000000000]
specfucore_ln191      (specfucore     ) [ 000000000000000000000000000000000000000]
empty_81              (wait           ) [ 000000000000000000000000000000000000000]
indvar_flatten20      (alloca         ) [ 000000000000000000000000000100001111111]
IFMDim_curr_1_load    (load           ) [ 000000000000000000000000000000000000000]
trunc_ln              (partselect     ) [ 000000000000000000000000000000001111111]
IFMCH_curr_1_load     (load           ) [ 000000000000000000000000000000001111111]
zext_ln138            (zext           ) [ 000000000000000000000000000000001000000]
zext_ln138_3          (zext           ) [ 000000000000000000000000000000001000000]
zext_ln138_4          (zext           ) [ 000000000000000000000000000000001000000]
store_ln0             (store          ) [ 000000000000000000000000000000000000000]
KER_size_1            (mul            ) [ 000000000000000000000000000001000000000]
specfucore_ln192      (specfucore     ) [ 000000000000000000000000000000000000000]
KER_bound             (mul            ) [ 000000000000000000000000000000110000000]
specfucore_ln193      (specfucore     ) [ 000000000000000000000000000000000000000]
rbegin8               (specregionbegin) [ 000000000000000000000000000000000000000]
rend9                 (specregionend  ) [ 000000000000000000000000000000000000000]
rbegin6               (specregionbegin) [ 000000000000000000000000000000000000000]
rend7                 (specregionend  ) [ 000000000000000000000000000000000000000]
rbegin                (specregionbegin) [ 000000000000000000000000000000000000000]
rend                  (specregionend  ) [ 000000000000000000000000000000000000000]
call_ln190            (call           ) [ 000000000000000000000000000000000000000]
br_ln0                (br             ) [ 000000000000000000000000000000000000000]
ret_ln201             (ret            ) [ 000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate ) [ 000000000000000000000000000000000111111]
tmp_7                 (bitconcatenate ) [ 000000000000000000000000000000000111111]
mul_ln138             (mul            ) [ 000000000000000000000000000000000111111]
mul_ln138_2           (mul            ) [ 000000000000000000000000000000000111111]
br_ln139              (br             ) [ 000000000000000000000000000000000000000]
indvar_flatten20_load (load           ) [ 000000000000000000000000000000000000000]
icmp_ln139            (icmp           ) [ 000000000000000000000000000000000111111]
add_ln139             (add            ) [ 000000000000000000000000000000000011110]
br_ln139              (br             ) [ 000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 000000000000000000000000000000000000000]
br_ln141              (br             ) [ 000000000000000000000000000000000111111]
br_ln0                (br             ) [ 000000000000000000000000000000000000000]
indvar_flatten6       (phi            ) [ 000000000000000000000000000000000010000]
xp                    (phi            ) [ 000000000000000000000000000000000010000]
icmp_ln141            (icmp           ) [ 000000000000000000000000000000000111111]
add_ln141             (add            ) [ 000000000000000000000000000000000111111]
br_ln141              (br             ) [ 000000000000000000000000000000000000000]
icmp_ln142            (icmp           ) [ 000000000000000000000000000000000000000]
select_ln141          (select         ) [ 000000000000000000000000000000000000000]
empty_80              (wait           ) [ 000000000000000000000000000000000000000]
trunc_ln142           (trunc          ) [ 000000000000000000000000000000000001110]
add_ln142             (add            ) [ 000000000000000000000000000000000111111]
empty                 (wait           ) [ 000000000000000000000000000000000000000]
store_ln139           (store          ) [ 000000000000000000000000000000000000000]
call_ln138            (call           ) [ 000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 000000000000000000000000000000000000000]
call_ln142            (call           ) [ 000000000000000000000000000000000000000]
br_ln142              (br             ) [ 000000000000000000000000000000000111111]
call_ln138            (call           ) [ 000000000000000000000000000000000000000]
br_ln140              (br             ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="buf_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buf_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_2_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_3_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buf_4_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_5_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_6_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buf_7_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buf_8_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_9_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_9/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_10_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_10/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buf_11_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_11/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="acc_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten20_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/27 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_13/1 valIn_14/2 valIn_15/3 valIn_16/4 valIn/5 valIn_17/6 valIn_18/7 valIn_12/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/1 write_ln76/2 write_ln80/3 write_ln84/4 write_ln88/5 write_ln92/6 write_ln96/7 write_ln100/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="5" slack="0"/>
<pin id="205" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/8 store_ln132/9 store_ln132/10 store_ln132/11 store_ln132/12 store_ln132/13 store_ln132/14 store_ln132/15 store_ln132/16 store_ln132/17 store_ln132/18 store_ln132/19 store_ln132/20 store_ln132/21 store_ln132/22 store_ln132/23 store_ln132/24 store_ln132/25 store_ln132/26 store_ln132/27 "/>
</bind>
</comp>

<comp id="210" class="1004" name="acc_addr_50_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_50/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="acc_addr_51_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_51/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="acc_addr_52_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_52/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_addr_53_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_53/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="acc_addr_54_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_54/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="acc_addr_55_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_55/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="acc_addr_56_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_56/15 "/>
</bind>
</comp>

<comp id="266" class="1004" name="acc_addr_57_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_57/16 "/>
</bind>
</comp>

<comp id="274" class="1004" name="acc_addr_58_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_58/17 "/>
</bind>
</comp>

<comp id="282" class="1004" name="acc_addr_59_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_59/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="acc_addr_60_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_60/19 "/>
</bind>
</comp>

<comp id="298" class="1004" name="acc_addr_61_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_61/20 "/>
</bind>
</comp>

<comp id="306" class="1004" name="acc_addr_62_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_62/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="acc_addr_63_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_63/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="acc_addr_64_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_64/23 "/>
</bind>
</comp>

<comp id="330" class="1004" name="acc_addr_65_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_65/24 "/>
</bind>
</comp>

<comp id="338" class="1004" name="acc_addr_66_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_66/25 "/>
</bind>
</comp>

<comp id="346" class="1004" name="acc_addr_67_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_67/26 "/>
</bind>
</comp>

<comp id="354" class="1004" name="acc_addr_68_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_68/27 "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten6_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten6_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/34 "/>
</bind>
</comp>

<comp id="373" class="1005" name="xp_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="1"/>
<pin id="375" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="xp_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="31" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/34 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="0" index="3" bw="32" slack="0"/>
<pin id="405" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/30 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="33" slack="2"/>
<pin id="412" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="3" bw="32" slack="0"/>
<pin id="414" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/34 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="63" slack="2"/>
<pin id="421" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="16" bw="32" slack="0"/>
<pin id="436" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/34 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="13" bw="4" slack="2"/>
<pin id="454" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/36 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/27 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="31" slack="0"/>
<pin id="464" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138_2/27 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln109_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="7"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln111_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln112_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln137_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="7"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="KER_size_0_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="21"/>
<pin id="487" dir="0" index="1" bw="32" slack="24"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/27 "/>
</bind>
</comp>

<comp id="489" class="1004" name="IFMDim_curr_1_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_1_load/27 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/27 "/>
</bind>
</comp>

<comp id="503" class="1004" name="IFMCH_curr_1_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_1_load/27 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln138_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="0"/>
<pin id="509" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/27 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln138_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/27 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln138_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="25"/>
<pin id="520" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/27 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln0_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="63" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/27 "/>
</bind>
</comp>

<comp id="527" class="1004" name="KER_size_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="25"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/28 "/>
</bind>
</comp>

<comp id="531" class="1004" name="KER_bound_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="25"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/29 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="33" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/32 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_7_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="31" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/32 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indvar_flatten20_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="63" slack="2"/>
<pin id="551" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/33 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln139_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="63" slack="0"/>
<pin id="554" dir="0" index="1" bw="63" slack="1"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/33 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln139_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="63" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/33 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln141_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/34 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln141_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/34 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln142_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="0" index="1" bw="31" slack="3"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/34 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln141_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="31" slack="0"/>
<pin id="583" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/34 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln142_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="0"/>
<pin id="589" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/34 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln142_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/34 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln139_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="63" slack="1"/>
<pin id="599" dir="0" index="1" bw="63" slack="3"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/34 "/>
</bind>
</comp>

<comp id="601" class="1005" name="valIn_13_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="7"/>
<pin id="603" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="valIn_13 "/>
</bind>
</comp>

<comp id="607" class="1005" name="valIn_14_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="25"/>
<pin id="609" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="valIn_14 "/>
</bind>
</comp>

<comp id="612" class="1005" name="valIn_15_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="24"/>
<pin id="614" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="valIn_15 "/>
</bind>
</comp>

<comp id="618" class="1005" name="valIn_16_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="25"/>
<pin id="620" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="valIn_16 "/>
</bind>
</comp>

<comp id="623" class="1005" name="valIn_17_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="2"/>
<pin id="625" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_17 "/>
</bind>
</comp>

<comp id="629" class="1005" name="valIn_18_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_18 "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln137_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="19"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="641" class="1005" name="KER_size_0_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="646" class="1005" name="indvar_flatten20_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="63" slack="0"/>
<pin id="648" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="653" class="1005" name="trunc_ln_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="1"/>
<pin id="655" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln138_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="63" slack="1"/>
<pin id="664" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="668" class="1005" name="zext_ln138_3_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="63" slack="1"/>
<pin id="670" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_3 "/>
</bind>
</comp>

<comp id="673" class="1005" name="zext_ln138_4_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="63" slack="1"/>
<pin id="675" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_4 "/>
</bind>
</comp>

<comp id="678" class="1005" name="KER_size_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="KER_bound_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_5_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="33" slack="2"/>
<pin id="690" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_7_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="2"/>
<pin id="695" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="698" class="1005" name="mul_ln138_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="63" slack="2"/>
<pin id="700" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln138 "/>
</bind>
</comp>

<comp id="703" class="1005" name="mul_ln138_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="63" slack="1"/>
<pin id="705" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln138_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln139_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="63" slack="1"/>
<pin id="713" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln141_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="724" class="1005" name="trunc_ln142_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="2"/>
<pin id="726" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln142 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln142_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="31" slack="0"/>
<pin id="731" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="209"><net_src comp="192" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="74" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="110" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="112" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="0" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="437"><net_src comp="116" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="2" pin="0"/><net_sink comp="418" pin=16"/></net>

<net id="456"><net_src comp="118" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="4" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="18" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="6" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="24" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="4" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="493" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="100" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="102" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="100" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="104" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="366" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="366" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="24" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="377" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="110" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="377" pin="4"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="579" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="114" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="178" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="610"><net_src comp="178" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="615"><net_src comp="178" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="621"><net_src comp="178" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="626"><net_src comp="178" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="632"><net_src comp="178" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="640"><net_src comp="480" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="485" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="649"><net_src comp="174" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="656"><net_src comp="493" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="665"><net_src comp="507" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="671"><net_src comp="513" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="676"><net_src comp="518" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="681"><net_src comp="527" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="686"><net_src comp="531" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="691"><net_src comp="535" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="696"><net_src comp="542" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="701"><net_src comp="457" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="706"><net_src comp="461" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="714"><net_src comp="557" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="722"><net_src comp="568" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="727"><net_src comp="587" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="439" pin=13"/></net>

<net id="732"><net_src comp="591" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="377" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_3 | {1 2 3 4 5 6 7 8 30 31 34 38 }
	Port: IFMCH_curr_1 | {8 }
	Port: IFMDim_curr_1 | {8 }
 - Input state : 
	Port: pool<2u, 20u, 24u> : connect_2 | {1 2 3 4 5 6 7 8 30 31 34 35 }
	Port: pool<2u, 20u, 24u> : IFMCH_curr_1 | {27 }
	Port: pool<2u, 20u, 24u> : IFMDim_curr_1 | {27 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		br_ln109 : 1
		store_ln132 : 1
	State 9
		store_ln132 : 1
	State 10
		store_ln132 : 1
	State 11
		store_ln132 : 1
	State 12
		store_ln132 : 1
	State 13
		store_ln132 : 1
	State 14
		store_ln132 : 1
	State 15
		store_ln132 : 1
	State 16
		store_ln132 : 1
	State 17
		store_ln132 : 1
	State 18
		store_ln132 : 1
	State 19
		store_ln132 : 1
	State 20
		store_ln132 : 1
	State 21
		store_ln132 : 1
	State 22
		store_ln132 : 1
	State 23
		store_ln132 : 1
	State 24
		store_ln132 : 1
	State 25
		store_ln132 : 1
	State 26
		store_ln132 : 1
	State 27
		store_ln132 : 1
		specfucore_ln191 : 1
		trunc_ln : 1
		zext_ln138 : 2
		zext_ln138_3 : 1
		mul_ln138 : 3
		mul_ln138_2 : 3
		store_ln0 : 1
	State 28
		specfucore_ln192 : 1
	State 29
		specfucore_ln193 : 1
	State 30
	State 31
		rend9 : 1
		rend7 : 1
		rend : 1
	State 32
	State 33
		icmp_ln139 : 1
		add_ln139 : 1
		br_ln139 : 2
	State 34
		icmp_ln141 : 1
		add_ln141 : 1
		br_ln141 : 2
		icmp_ln142 : 1
		select_ln141 : 2
		trunc_ln142 : 3
		add_ln142 : 3
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                grp_fu_457                               |    4    |    0    |   165   |    50   |
|          |                                grp_fu_461                               |    4    |    0    |   165   |    50   |
|    mul   |                            KER_size_0_fu_485                            |    0    |    0    |    0    |   1042  |
|          |                            KER_size_1_fu_527                            |    0    |    0    |    0    |   1042  |
|          |                             KER_bound_fu_531                            |    0    |    0    |    0    |   1042  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384          |    0    |    0    |    5    |    26   |
|          |          grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400          |    0    |    0    |    32   |    78   |
|   call   |  grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409  |    0    |    0    |   265   |   364   |
|          | grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418 |    0    |  19.056 |   318   |   492   |
|          |          grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439          |    0    |  20.644 |   139   |   279   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln109_fu_465                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln137_fu_480                            |    0    |    0    |    0    |    39   |
|   icmp   |                            icmp_ln139_fu_552                            |    0    |    0    |    0    |    70   |
|          |                            icmp_ln141_fu_563                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln142_fu_574                            |    0    |    0    |    0    |    38   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             add_ln139_fu_557                            |    0    |    0    |    0    |    70   |
|    add   |                             add_ln141_fu_568                            |    0    |    0    |    0    |    39   |
|          |                             add_ln142_fu_591                            |    0    |    0    |    0    |    38   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln141_fu_579                           |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                             grp_read_fu_178                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             grp_write_fu_184                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             trunc_ln_fu_493                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln138_fu_507                            |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln138_3_fu_513                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln138_4_fu_518                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                               tmp_5_fu_535                              |    0    |    0    |    0    |    0    |
|          |                               tmp_7_fu_542                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                            trunc_ln142_fu_587                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    8    |   39.7  |   1089  |   4868  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+
|      |   FF   |   LUT  |
+------+--------+--------+
|  acc |   64   |   10   |
|  buf |   64   |   10   |
| buf_1|   64   |   10   |
|buf_10|   64   |   10   |
|buf_11|   64   |   10   |
| buf_2|   64   |   10   |
| buf_3|   64   |   10   |
| buf_4|   64   |   10   |
| buf_5|   64   |   10   |
| buf_6|   64   |   10   |
| buf_7|   64   |   10   |
| buf_8|   64   |   10   |
| buf_9|   64   |   10   |
+------+--------+--------+
| Total|   832  |   130  |
+------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    KER_bound_reg_683   |   32   |
|   KER_size_0_reg_641   |   32   |
|   KER_size_1_reg_678   |   32   |
|    add_ln139_reg_711   |   63   |
|    add_ln141_reg_719   |   32   |
|    add_ln142_reg_729   |   31   |
|   icmp_ln137_reg_637   |    1   |
|indvar_flatten20_reg_646|   63   |
| indvar_flatten6_reg_362|   32   |
|   mul_ln138_2_reg_703  |   63   |
|    mul_ln138_reg_698   |   63   |
|      tmp_5_reg_688     |   33   |
|      tmp_7_reg_693     |   32   |
|   trunc_ln142_reg_724  |    4   |
|    trunc_ln_reg_653    |   31   |
|    valIn_13_reg_601    |   32   |
|    valIn_14_reg_607    |   32   |
|    valIn_15_reg_612    |   32   |
|    valIn_16_reg_618    |   32   |
|    valIn_17_reg_623    |   32   |
|    valIn_18_reg_629    |   32   |
|       xp_reg_373       |   31   |
|  zext_ln138_3_reg_668  |   63   |
|  zext_ln138_4_reg_673  |   63   |
|   zext_ln138_reg_662   |   63   |
+------------------------+--------+
|          Total         |   956  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_199 |  p2  |  20  |   0  |    0   ||   100   |
|     grp_fu_457    |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_457    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_461    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_461    |  p1  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   252  ||  9.3722 ||   136   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |   39   |  1089  |  4868  |
|   Memory  |    -   |    -   |   832  |   130  |
|Multiplexer|    -   |    9   |    -   |   136  |
|  Register |    -   |    -   |   956  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   49   |  2877  |  5134  |
+-----------+--------+--------+--------+--------+
